All of lore.kernel.org
 help / color / mirror / Atom feed
* [GIT PULL] clk: meson: update for v5.3
@ 2019-06-11 12:38 ` Jerome Brunet
  0 siblings, 0 replies; 8+ messages in thread
From: Jerome Brunet @ 2019-06-11 12:38 UTC (permalink / raw)
  To: Stephen Boyd, Michael Turquette
  Cc: Kevin Hilman, Neil Armstrong, open list:ARM/Amlogic Meson..., linux-clk

Dear clock maintainers,

Below is a request to pull Amlogic clock update for v5.3 based on the fixes
we just send. This update add the init() callback to the mpll clock driver
as discussed in the previous cycle. As promised, the rework to register/deregister
will follow.

Apart from this, we've got a fairly regular update, adding a bunch of new
clocks to several SoC families. It also adds support for g12b derived from the
g12a, which explains the significant line count in the g12a file.

The following changes since commit 3ff46efbcd90d3d469de8eddaf03d12293aaa50c:

  clk: meson: meson8b: fix a typo in the VPU parent names array variable (2019-05-20 12:11:08 +0200)

are available in the Git repository at:

  git://github.com/BayLibre/clk-meson.git tags/clk-meson-5.3-1

for you to fetch changes up to eda91833f099277998814105c77b5b12cbfab6db:

  clk: meson: g12a: mark fclk_div3 as critical (2019-06-11 11:28:44 +0200)

----------------------------------------------------------------
Fix mpll fractional part and spread sprectrum issues
Add meson8 audio clocks
Add g12a temperature sensors clocks
Add g12a and g12b cpu clocks

----------------------------------------------------------------
Guillaume La Roque (2):
      dt-bindings: clk: g12a-clkc: add Temperature Sensor clock IDs
      clk: meson-g12a: add temperature sensor clocks

Jerome Brunet (10):
      clk: meson: mpll: properly handle spread spectrum
      clk: meson: gxbb: no spread spectrum on mpll0
      clk: meson: axg: spread spectrum is on mpll2
      clk: meson: mpll: add init callback and regs
      clk: meson: g12a: add mpll register init sequences
      clk: meson: eeclk: add init regs
      clk: meson: g12a: add controller register init
      Merge branch 'v5.3/dt' into v5.3/drivers
      Merge branch 'v5.3/dt' into v5.3/drivers
      Merge branch 'v5.3/dt' into v5.3/drivers

Martin Blumenstingl (4):
      dt-bindings: clock: meson8b: add the audio clocks
      clk: meson: meson8b: add the cts_amclk clocks
      clk: meson: meson8b: add the cts_mclk_i958 clocks
      clk: meson: meson8b: add the cts_i958 clock

Neil Armstrong (3):
      dt-bindings: clk: meson: add g12b periph clock controller bindings
      clk: meson: g12a: Add support for G12B CPUB clocks
      clk: meson: g12a: mark fclk_div3 as critical

 .../bindings/clock/amlogic,gxbb-clkc.txt           |   1 +
 drivers/clk/meson/axg.c                            |  10 +-
 drivers/clk/meson/clk-mpll.c                       |  36 +-
 drivers/clk/meson/clk-mpll.h                       |   3 +
 drivers/clk/meson/g12a.c                           | 843 ++++++++++++++++++++-
 drivers/clk/meson/g12a.h                           |  41 +-
 drivers/clk/meson/gxbb.c                           |   5 -
 drivers/clk/meson/meson-eeclk.c                    |   3 +
 drivers/clk/meson/meson-eeclk.h                    |   2 +
 drivers/clk/meson/meson8b.c                        | 154 ++++
 drivers/clk/meson/meson8b.h                        |   8 +-
 include/dt-bindings/clock/g12a-clkc.h              |   1 +
 include/dt-bindings/clock/meson8b-clkc.h           |   3 +
 13 files changed, 1083 insertions(+), 27 deletions(-)


^ permalink raw reply	[flat|nested] 8+ messages in thread

* [GIT PULL] clk: meson: update for v5.3
@ 2019-06-11 12:38 ` Jerome Brunet
  0 siblings, 0 replies; 8+ messages in thread
From: Jerome Brunet @ 2019-06-11 12:38 UTC (permalink / raw)
  To: Stephen Boyd, Michael Turquette
  Cc: open list:ARM/Amlogic Meson..., Kevin Hilman, linux-clk, Neil Armstrong

Dear clock maintainers,

Below is a request to pull Amlogic clock update for v5.3 based on the fixes
we just send. This update add the init() callback to the mpll clock driver
as discussed in the previous cycle. As promised, the rework to register/deregister
will follow.

Apart from this, we've got a fairly regular update, adding a bunch of new
clocks to several SoC families. It also adds support for g12b derived from the
g12a, which explains the significant line count in the g12a file.

The following changes since commit 3ff46efbcd90d3d469de8eddaf03d12293aaa50c:

  clk: meson: meson8b: fix a typo in the VPU parent names array variable (2019-05-20 12:11:08 +0200)

are available in the Git repository at:

  git://github.com/BayLibre/clk-meson.git tags/clk-meson-5.3-1

for you to fetch changes up to eda91833f099277998814105c77b5b12cbfab6db:

  clk: meson: g12a: mark fclk_div3 as critical (2019-06-11 11:28:44 +0200)

----------------------------------------------------------------
Fix mpll fractional part and spread sprectrum issues
Add meson8 audio clocks
Add g12a temperature sensors clocks
Add g12a and g12b cpu clocks

----------------------------------------------------------------
Guillaume La Roque (2):
      dt-bindings: clk: g12a-clkc: add Temperature Sensor clock IDs
      clk: meson-g12a: add temperature sensor clocks

Jerome Brunet (10):
      clk: meson: mpll: properly handle spread spectrum
      clk: meson: gxbb: no spread spectrum on mpll0
      clk: meson: axg: spread spectrum is on mpll2
      clk: meson: mpll: add init callback and regs
      clk: meson: g12a: add mpll register init sequences
      clk: meson: eeclk: add init regs
      clk: meson: g12a: add controller register init
      Merge branch 'v5.3/dt' into v5.3/drivers
      Merge branch 'v5.3/dt' into v5.3/drivers
      Merge branch 'v5.3/dt' into v5.3/drivers

Martin Blumenstingl (4):
      dt-bindings: clock: meson8b: add the audio clocks
      clk: meson: meson8b: add the cts_amclk clocks
      clk: meson: meson8b: add the cts_mclk_i958 clocks
      clk: meson: meson8b: add the cts_i958 clock

Neil Armstrong (3):
      dt-bindings: clk: meson: add g12b periph clock controller bindings
      clk: meson: g12a: Add support for G12B CPUB clocks
      clk: meson: g12a: mark fclk_div3 as critical

 .../bindings/clock/amlogic,gxbb-clkc.txt           |   1 +
 drivers/clk/meson/axg.c                            |  10 +-
 drivers/clk/meson/clk-mpll.c                       |  36 +-
 drivers/clk/meson/clk-mpll.h                       |   3 +
 drivers/clk/meson/g12a.c                           | 843 ++++++++++++++++++++-
 drivers/clk/meson/g12a.h                           |  41 +-
 drivers/clk/meson/gxbb.c                           |   5 -
 drivers/clk/meson/meson-eeclk.c                    |   3 +
 drivers/clk/meson/meson-eeclk.h                    |   2 +
 drivers/clk/meson/meson8b.c                        | 154 ++++
 drivers/clk/meson/meson8b.h                        |   8 +-
 include/dt-bindings/clock/g12a-clkc.h              |   1 +
 include/dt-bindings/clock/meson8b-clkc.h           |   3 +
 13 files changed, 1083 insertions(+), 27 deletions(-)


_______________________________________________
linux-amlogic mailing list
linux-amlogic@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-amlogic

^ permalink raw reply	[flat|nested] 8+ messages in thread

* Re: [GIT PULL] clk: meson: update for v5.3
  2019-06-11 12:38 ` Jerome Brunet
@ 2019-06-25  0:47   ` Stephen Boyd
  -1 siblings, 0 replies; 8+ messages in thread
From: Stephen Boyd @ 2019-06-25  0:47 UTC (permalink / raw)
  To: Jerome Brunet, Michael Turquette
  Cc: Kevin Hilman, Neil Armstrong, open list:ARM/Amlogic Meson..., linux-clk

Quoting Jerome Brunet (2019-06-11 05:38:17)
> Dear clock maintainers,
> 
> Below is a request to pull Amlogic clock update for v5.3 based on the fixes
> we just send. This update add the init() callback to the mpll clock driver
> as discussed in the previous cycle. As promised, the rework to register/deregister
> will follow.
> 
> Apart from this, we've got a fairly regular update, adding a bunch of new
> clocks to several SoC families. It also adds support for g12b derived from the
> g12a, which explains the significant line count in the g12a file.
> 
> The following changes since commit 3ff46efbcd90d3d469de8eddaf03d12293aaa50c:
> 
>   clk: meson: meson8b: fix a typo in the VPU parent names array variable (2019-05-20 12:11:08 +0200)
> 
> are available in the Git repository at:
> 
>   git://github.com/BayLibre/clk-meson.git tags/clk-meson-5.3-1
> 
> for you to fetch changes up to eda91833f099277998814105c77b5b12cbfab6db:
> 
>   clk: meson: g12a: mark fclk_div3 as critical (2019-06-11 11:28:44 +0200)
> 
> ----------------------------------------------------------------

Thanks. Pulled into clk-next


^ permalink raw reply	[flat|nested] 8+ messages in thread

* Re: [GIT PULL] clk: meson: update for v5.3
@ 2019-06-25  0:47   ` Stephen Boyd
  0 siblings, 0 replies; 8+ messages in thread
From: Stephen Boyd @ 2019-06-25  0:47 UTC (permalink / raw)
  To: Jerome Brunet, Michael Turquette
  Cc: open list:ARM/Amlogic Meson..., Kevin Hilman, linux-clk, Neil Armstrong

Quoting Jerome Brunet (2019-06-11 05:38:17)
> Dear clock maintainers,
> 
> Below is a request to pull Amlogic clock update for v5.3 based on the fixes
> we just send. This update add the init() callback to the mpll clock driver
> as discussed in the previous cycle. As promised, the rework to register/deregister
> will follow.
> 
> Apart from this, we've got a fairly regular update, adding a bunch of new
> clocks to several SoC families. It also adds support for g12b derived from the
> g12a, which explains the significant line count in the g12a file.
> 
> The following changes since commit 3ff46efbcd90d3d469de8eddaf03d12293aaa50c:
> 
>   clk: meson: meson8b: fix a typo in the VPU parent names array variable (2019-05-20 12:11:08 +0200)
> 
> are available in the Git repository at:
> 
>   git://github.com/BayLibre/clk-meson.git tags/clk-meson-5.3-1
> 
> for you to fetch changes up to eda91833f099277998814105c77b5b12cbfab6db:
> 
>   clk: meson: g12a: mark fclk_div3 as critical (2019-06-11 11:28:44 +0200)
> 
> ----------------------------------------------------------------

Thanks. Pulled into clk-next


_______________________________________________
linux-amlogic mailing list
linux-amlogic@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-amlogic

^ permalink raw reply	[flat|nested] 8+ messages in thread

* Re: [GIT PULL] clk: meson: update for v5.3
  2019-06-11 12:38 ` Jerome Brunet
@ 2019-06-25  8:56   ` Jerome Brunet
  -1 siblings, 0 replies; 8+ messages in thread
From: Jerome Brunet @ 2019-06-25  8:56 UTC (permalink / raw)
  To: Stephen Boyd, Michael Turquette
  Cc: Kevin Hilman, Neil Armstrong, open list:ARM/Amlogic Meson..., linux-clk

On Tue 11 Jun 2019 at 14:38, Jerome Brunet <jbrunet@baylibre.com> wrote:

> Dear clock maintainers,
>
> Below is a request to pull Amlogic clock update for v5.3 based on the fixes
> we just send. This update add the init() callback to the mpll clock driver
> as discussed in the previous cycle. As promised, the rework to register/deregister
> will follow.
>
> Apart from this, we've got a fairly regular update, adding a bunch of new
> clocks to several SoC families. It also adds support for g12b derived from the
> g12a, which explains the significant line count in the g12a file.
>
> The following changes since commit 3ff46efbcd90d3d469de8eddaf03d12293aaa50c:
>
>   clk: meson: meson8b: fix a typo in the VPU parent names array variable (2019-05-20 12:11:08 +0200)
>
> are available in the Git repository at:
>
>   git://github.com/BayLibre/clk-meson.git tags/clk-meson-5.3-1
>
> for you to fetch changes up to eda91833f099277998814105c77b5b12cbfab6db:
>
>   clk: meson: g12a: mark fclk_div3 as critical (2019-06-11 11:28:44 +0200)
>

Hi Stephen,

Could let us if you intend to take this PR as it is or if you are expecting
any change ?

Best regards
Jerome

^ permalink raw reply	[flat|nested] 8+ messages in thread

* Re: [GIT PULL] clk: meson: update for v5.3
@ 2019-06-25  8:56   ` Jerome Brunet
  0 siblings, 0 replies; 8+ messages in thread
From: Jerome Brunet @ 2019-06-25  8:56 UTC (permalink / raw)
  To: Stephen Boyd, Michael Turquette
  Cc: open list:ARM/Amlogic Meson..., Kevin Hilman, linux-clk, Neil Armstrong

On Tue 11 Jun 2019 at 14:38, Jerome Brunet <jbrunet@baylibre.com> wrote:

> Dear clock maintainers,
>
> Below is a request to pull Amlogic clock update for v5.3 based on the fixes
> we just send. This update add the init() callback to the mpll clock driver
> as discussed in the previous cycle. As promised, the rework to register/deregister
> will follow.
>
> Apart from this, we've got a fairly regular update, adding a bunch of new
> clocks to several SoC families. It also adds support for g12b derived from the
> g12a, which explains the significant line count in the g12a file.
>
> The following changes since commit 3ff46efbcd90d3d469de8eddaf03d12293aaa50c:
>
>   clk: meson: meson8b: fix a typo in the VPU parent names array variable (2019-05-20 12:11:08 +0200)
>
> are available in the Git repository at:
>
>   git://github.com/BayLibre/clk-meson.git tags/clk-meson-5.3-1
>
> for you to fetch changes up to eda91833f099277998814105c77b5b12cbfab6db:
>
>   clk: meson: g12a: mark fclk_div3 as critical (2019-06-11 11:28:44 +0200)
>

Hi Stephen,

Could let us if you intend to take this PR as it is or if you are expecting
any change ?

Best regards
Jerome

_______________________________________________
linux-amlogic mailing list
linux-amlogic@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-amlogic

^ permalink raw reply	[flat|nested] 8+ messages in thread

* Re: [GIT PULL] clk: meson: update for v5.3
  2019-06-25  8:56   ` Jerome Brunet
@ 2019-06-25  9:26     ` Jerome Brunet
  -1 siblings, 0 replies; 8+ messages in thread
From: Jerome Brunet @ 2019-06-25  9:26 UTC (permalink / raw)
  To: Stephen Boyd, Michael Turquette
  Cc: Kevin Hilman, Neil Armstrong, open list:ARM/Amlogic Meson..., linux-clk

On Tue 25 Jun 2019 at 10:56, Jerome Brunet <jbrunet@baylibre.com> wrote:

> On Tue 11 Jun 2019 at 14:38, Jerome Brunet <jbrunet@baylibre.com> wrote:
>
>> Dear clock maintainers,
>>
>> Below is a request to pull Amlogic clock update for v5.3 based on the fixes
>> we just send. This update add the init() callback to the mpll clock driver
>> as discussed in the previous cycle. As promised, the rework to register/deregister
>> will follow.
>>
>> Apart from this, we've got a fairly regular update, adding a bunch of new
>> clocks to several SoC families. It also adds support for g12b derived from the
>> g12a, which explains the significant line count in the g12a file.
>>
>> The following changes since commit 3ff46efbcd90d3d469de8eddaf03d12293aaa50c:
>>
>>   clk: meson: meson8b: fix a typo in the VPU parent names array variable (2019-05-20 12:11:08 +0200)
>>
>> are available in the Git repository at:
>>
>>   git://github.com/BayLibre/clk-meson.git tags/clk-meson-5.3-1
>>
>> for you to fetch changes up to eda91833f099277998814105c77b5b12cbfab6db:
>>
>>   clk: meson: g12a: mark fclk_div3 as critical (2019-06-11 11:28:44 +0200)
>>
>
> Hi Stephen,
>
> Could let us if you intend to take this PR as it is or if you are expecting
> any change ?
>
> Best regards
> Jerome

Nevermind, I missed your reply.
Thanks for merging.

Regards

^ permalink raw reply	[flat|nested] 8+ messages in thread

* Re: [GIT PULL] clk: meson: update for v5.3
@ 2019-06-25  9:26     ` Jerome Brunet
  0 siblings, 0 replies; 8+ messages in thread
From: Jerome Brunet @ 2019-06-25  9:26 UTC (permalink / raw)
  To: Stephen Boyd, Michael Turquette
  Cc: open list:ARM/Amlogic Meson..., Kevin Hilman, linux-clk, Neil Armstrong

On Tue 25 Jun 2019 at 10:56, Jerome Brunet <jbrunet@baylibre.com> wrote:

> On Tue 11 Jun 2019 at 14:38, Jerome Brunet <jbrunet@baylibre.com> wrote:
>
>> Dear clock maintainers,
>>
>> Below is a request to pull Amlogic clock update for v5.3 based on the fixes
>> we just send. This update add the init() callback to the mpll clock driver
>> as discussed in the previous cycle. As promised, the rework to register/deregister
>> will follow.
>>
>> Apart from this, we've got a fairly regular update, adding a bunch of new
>> clocks to several SoC families. It also adds support for g12b derived from the
>> g12a, which explains the significant line count in the g12a file.
>>
>> The following changes since commit 3ff46efbcd90d3d469de8eddaf03d12293aaa50c:
>>
>>   clk: meson: meson8b: fix a typo in the VPU parent names array variable (2019-05-20 12:11:08 +0200)
>>
>> are available in the Git repository at:
>>
>>   git://github.com/BayLibre/clk-meson.git tags/clk-meson-5.3-1
>>
>> for you to fetch changes up to eda91833f099277998814105c77b5b12cbfab6db:
>>
>>   clk: meson: g12a: mark fclk_div3 as critical (2019-06-11 11:28:44 +0200)
>>
>
> Hi Stephen,
>
> Could let us if you intend to take this PR as it is or if you are expecting
> any change ?
>
> Best regards
> Jerome

Nevermind, I missed your reply.
Thanks for merging.

Regards

_______________________________________________
linux-amlogic mailing list
linux-amlogic@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-amlogic

^ permalink raw reply	[flat|nested] 8+ messages in thread

end of thread, other threads:[~2019-06-25  9:26 UTC | newest]

Thread overview: 8+ messages (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2019-06-11 12:38 [GIT PULL] clk: meson: update for v5.3 Jerome Brunet
2019-06-11 12:38 ` Jerome Brunet
2019-06-25  0:47 ` Stephen Boyd
2019-06-25  0:47   ` Stephen Boyd
2019-06-25  8:56 ` Jerome Brunet
2019-06-25  8:56   ` Jerome Brunet
2019-06-25  9:26   ` Jerome Brunet
2019-06-25  9:26     ` Jerome Brunet

This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.