All of lore.kernel.org
 help / color / mirror / Atom feed
* [U-Boot] [PATCH V2 00/51] Support i.MX8MM/N
@ 2019-07-08  1:38 Peng Fan
  2019-07-08  1:38 ` [U-Boot] [PATCH V2 01/51] linux: compat: guard PAGE_SIZE Peng Fan
                   ` (51 more replies)
  0 siblings, 52 replies; 75+ messages in thread
From: Peng Fan @ 2019-07-08  1:38 UTC (permalink / raw)
  To: u-boot

This patchset is to support i.MX8MM/8MN with some update
in ddr settings and ddr driver update.

V2:
Fix build break, add Cc for some patches, and drop CCF select in i.MX8MM
Fix script to remove srctree in tools/imx8m_image.sh
Fix License
Rebased

V1:
The initial patchset to support i.MX8MM is
https://patchwork.ozlabs.org/cover/1093140/
But in this patchset I dropped CCF, and use original CLK uclass


Bai Ping (1):
  imx8mq: Update the ddrc QoS setting for B1 chip

Jacky Bai (2):
  driver: ddr: Refine the ddr init driver on imx8m
  ddr: imx8m: Fix the ddr init hang on imx8mq

Peng Fan (46):
  linux: compat: guard PAGE_SIZE
  dm: clk: ignore default settings when node not valid
  pinctrl: imx: use devfdt_get_addr_size_index
  i2c: mxc: add CONFIG_CLK support
  tools: imx8m_image: align spl bin image size
  ddr: imx8m: fix ddr firmware location when enable SPL OF
  tools: imx8mimage: fix HDMI/FIT parsing
  imx8m: add image cfg for i.MX8MM lpddr4
  imx: add IMX8MQ kconfig entry
  imx: add IMX8MM kconfig entry
  imx: imx8mm: add clock bindings header
  imx: add i.MX8MM cpu type
  imx: spl: add spl_board_boot_device for i.MX8MM
  imx8m: update imx-regs for i.MX8MM
  imx: add get_cpu_rev support for i.MX8MM
  imx8m: rename clock to clock_imx8mq
  imx8m: restructure clock.h
  imx8m: add clk support for i.MX8MM
  imx8m: soc: probe clk before relocation
  imx8m: add pin header for i.MX8MM
  imx: add i.MX8MM PE property
  imx8m: Fix MMU table issue for OPTEE memory
  imx8m: set BYPASS ID SWAP to avoid AXI bus errors
  imx8m: soc: enable SCTR clock before timer init
  serial: Kconfig: make MXC_UART usable for MX7 and IMX8M
  clk: imx: add Kconfig entry for i.MX8MM
  clk: imx: add i.MX8MM clk driver
  imx: add i.MX8MM EVK board support
  imx: add i.MX8MN kconfig entry
  imx8mn: support get_cpu_rev
  imx8m: add clk support for i.MX8MN
  imx8mn: set BYPASS ID SWAP to avoid AXI bus errors
  imx: add i.MX8MN PE property
  imx8mn: add pin header
  imx: spl: use spl_board_boot_device for i.MX8MN
  spl: pass args to board_return_to_bootrom
  imx: add rom api support
  imx: cpu: restrict get_boot_device
  imx8mn: add get_boot_device
  tools: imx8mimage: add ROM VERSION
  pinctrl: imx8m: support i.MX8MN
  tools: imx8m_image: support ddr4 firmware
  clk: imx: add i.MX8MN clk support
  imx8m: add i.MX8MN ddr4 image cfg file
  imx: add dtsi for i.MX8MN
  imx: add i.MX8MN DDR4 board support

Ye Li (2):
  imx8m: Configure trustzone region 0 for non-secure access
  ddr: imx8m: Fix ddr4 driver build issue

 arch/arm/dts/Makefile                              |    4 +-
 arch/arm/dts/imx8mm-evk-u-boot.dtsi                |   92 +
 arch/arm/dts/imx8mm-evk.dts                        |  235 +++
 arch/arm/dts/imx8mm-pinfunc.h                      |  629 +++++++
 arch/arm/dts/imx8mm.dtsi                           |  733 ++++++++
 arch/arm/dts/imx8mn-ddr4-evk-u-boot.dtsi           |   92 +
 arch/arm/dts/imx8mn-ddr4-evk.dts                   |  221 +++
 arch/arm/dts/imx8mn-pinfunc.h                      |  646 +++++++
 arch/arm/dts/imx8mn.dtsi                           |  712 +++++++
 arch/arm/include/asm/arch-imx/cpu.h                |    7 +
 arch/arm/include/asm/arch-imx8m/clock.h            |  494 +----
 arch/arm/include/asm/arch-imx8m/clock_imx8mm.h     |  465 +++++
 arch/arm/include/asm/arch-imx8m/clock_imx8mq.h     |  424 +++++
 arch/arm/include/asm/arch-imx8m/imx-regs.h         |   75 +-
 arch/arm/include/asm/arch-imx8m/imx8mm_pins.h      |  691 +++++++
 arch/arm/include/asm/arch-imx8m/imx8mn_pins.h      |  763 ++++++++
 arch/arm/include/asm/mach-imx/iomux-v3.h           |    4 +
 arch/arm/include/asm/mach-imx/mxc_i2c.h            |    6 +
 arch/arm/include/asm/mach-imx/sys_proto.h          |   42 +
 arch/arm/mach-imx/Kconfig                          |    4 +
 arch/arm/mach-imx/Makefile                         |    2 +
 arch/arm/mach-imx/cpu.c                            |   16 +-
 arch/arm/mach-imx/imx8m/Kconfig                    |   28 +-
 arch/arm/mach-imx/imx8m/Makefile                   |    4 +-
 arch/arm/mach-imx/imx8m/clock_imx8mm.c             |  707 +++++++
 .../arm/mach-imx/imx8m/{clock.c => clock_imx8mq.c} |    7 +-
 arch/arm/mach-imx/imx8m/clock_slice.c              |  815 ++++++++
 arch/arm/mach-imx/imx8m/imximage-8mm-lpddr4.cfg    |   16 +
 arch/arm/mach-imx/imx8m/imximage-8mn-ddr4.cfg      |   17 +
 arch/arm/mach-imx/imx8m/soc.c                      |  162 +-
 arch/arm/mach-imx/imx_romapi.c                     |  292 +++
 arch/arm/mach-imx/spl.c                            |    8 +
 arch/arm/mach-rockchip/rk3288-board-tpl.c          |    5 +-
 arch/arm/mach-rockchip/rk3368-board-tpl.c          |    5 +-
 arch/arm/mach-rockchip/rk3399-board-spl.c          |    5 +-
 arch/arm/mach-rockchip/rk3399-board-tpl.c          |    5 +-
 board/freescale/imx8mm_evk/Kconfig                 |   12 +
 board/freescale/imx8mm_evk/MAINTAINERS             |    6 +
 board/freescale/imx8mm_evk/Makefile                |   12 +
 board/freescale/imx8mm_evk/imx8mm_evk.c            |   90 +
 board/freescale/imx8mm_evk/lpddr4_timing.c         | 1980 ++++++++++++++++++++
 board/freescale/imx8mm_evk/spl.c                   |  216 +++
 board/freescale/imx8mn_evk/Kconfig                 |   14 +
 board/freescale/imx8mn_evk/MAINTAINERS             |    6 +
 board/freescale/imx8mn_evk/Makefile                |   12 +
 board/freescale/imx8mn_evk/ddr4_timing.c           | 1213 ++++++++++++
 board/freescale/imx8mn_evk/imx8mn_evk.c            |   85 +
 board/freescale/imx8mn_evk/spl.c                   |   90 +
 board/freescale/imx8mq_evk/lpddr4_timing.c         |   16 +-
 common/spl/spl_bootrom.c                           |    7 +-
 configs/imx8mm_evk_defconfig                       |   51 +
 configs/imx8mn_ddr4_evk_defconfig                  |   53 +
 drivers/clk/clk-uclass.c                           |    3 +
 drivers/clk/imx/Kconfig                            |   14 +
 drivers/clk/imx/Makefile                           |    1 +
 drivers/clk/imx/clk-imx8mm.c                       |  121 ++
 drivers/ddr/imx/imx8m/Kconfig                      |    6 +
 drivers/ddr/imx/imx8m/Makefile                     |    4 +-
 drivers/ddr/imx/imx8m/ddr4_init.c                  |  113 --
 drivers/ddr/imx/imx8m/ddr_init.c                   |  168 ++
 drivers/ddr/imx/imx8m/ddrphy_utils.c               |    4 +
 drivers/ddr/imx/imx8m/helper.c                     |   22 +-
 drivers/ddr/imx/imx8m/lpddr4_init.c                |  188 --
 drivers/i2c/mxc_i2c.c                              |   17 +
 drivers/pinctrl/nxp/pinctrl-imx.c                  |    4 +-
 drivers/pinctrl/nxp/pinctrl-imx8m.c                |    1 +
 drivers/serial/Kconfig                             |    2 +-
 include/configs/imx8mm_evk.h                       |  200 ++
 include/configs/imx8mn_evk.h                       |  198 ++
 include/dt-bindings/clock/imx8mm-clock.h           |  244 +++
 include/dt-bindings/clock/imx8mn-clock.h           |  215 +++
 include/imximage.h                                 |    1 +
 include/linux/compat.h                             |    2 +
 include/spl.h                                      |    3 +-
 tools/imx8m_image.sh                               |   15 +-
 tools/imx8mimage.c                                 |   31 +-
 76 files changed, 13065 insertions(+), 808 deletions(-)
 create mode 100644 arch/arm/dts/imx8mm-evk-u-boot.dtsi
 create mode 100644 arch/arm/dts/imx8mm-evk.dts
 create mode 100644 arch/arm/dts/imx8mm-pinfunc.h
 create mode 100644 arch/arm/dts/imx8mm.dtsi
 create mode 100644 arch/arm/dts/imx8mn-ddr4-evk-u-boot.dtsi
 create mode 100644 arch/arm/dts/imx8mn-ddr4-evk.dts
 create mode 100644 arch/arm/dts/imx8mn-pinfunc.h
 create mode 100644 arch/arm/dts/imx8mn.dtsi
 create mode 100644 arch/arm/include/asm/arch-imx8m/clock_imx8mm.h
 create mode 100644 arch/arm/include/asm/arch-imx8m/clock_imx8mq.h
 create mode 100644 arch/arm/include/asm/arch-imx8m/imx8mm_pins.h
 create mode 100644 arch/arm/include/asm/arch-imx8m/imx8mn_pins.h
 create mode 100644 arch/arm/mach-imx/imx8m/clock_imx8mm.c
 rename arch/arm/mach-imx/imx8m/{clock.c => clock_imx8mq.c} (99%)
 create mode 100644 arch/arm/mach-imx/imx8m/imximage-8mm-lpddr4.cfg
 create mode 100644 arch/arm/mach-imx/imx8m/imximage-8mn-ddr4.cfg
 create mode 100644 arch/arm/mach-imx/imx_romapi.c
 create mode 100644 board/freescale/imx8mm_evk/Kconfig
 create mode 100644 board/freescale/imx8mm_evk/MAINTAINERS
 create mode 100644 board/freescale/imx8mm_evk/Makefile
 create mode 100644 board/freescale/imx8mm_evk/imx8mm_evk.c
 create mode 100644 board/freescale/imx8mm_evk/lpddr4_timing.c
 create mode 100644 board/freescale/imx8mm_evk/spl.c
 create mode 100644 board/freescale/imx8mn_evk/Kconfig
 create mode 100644 board/freescale/imx8mn_evk/MAINTAINERS
 create mode 100644 board/freescale/imx8mn_evk/Makefile
 create mode 100644 board/freescale/imx8mn_evk/ddr4_timing.c
 create mode 100644 board/freescale/imx8mn_evk/imx8mn_evk.c
 create mode 100644 board/freescale/imx8mn_evk/spl.c
 create mode 100644 configs/imx8mm_evk_defconfig
 create mode 100644 configs/imx8mn_ddr4_evk_defconfig
 create mode 100644 drivers/clk/imx/clk-imx8mm.c
 delete mode 100644 drivers/ddr/imx/imx8m/ddr4_init.c
 create mode 100644 drivers/ddr/imx/imx8m/ddr_init.c
 delete mode 100644 drivers/ddr/imx/imx8m/lpddr4_init.c
 create mode 100644 include/configs/imx8mm_evk.h
 create mode 100644 include/configs/imx8mn_evk.h
 create mode 100644 include/dt-bindings/clock/imx8mm-clock.h
 create mode 100644 include/dt-bindings/clock/imx8mn-clock.h

-- 
2.16.4

^ permalink raw reply	[flat|nested] 75+ messages in thread

* [U-Boot] [PATCH V2 01/51] linux: compat: guard PAGE_SIZE
  2019-07-08  1:38 [U-Boot] [PATCH V2 00/51] Support i.MX8MM/N Peng Fan
@ 2019-07-08  1:38 ` Peng Fan
  2019-07-08  1:38 ` [U-Boot] [PATCH V2 02/51] dm: clk: ignore default settings when node not valid Peng Fan
                   ` (50 subsequent siblings)
  51 siblings, 0 replies; 75+ messages in thread
From: Peng Fan @ 2019-07-08  1:38 UTC (permalink / raw)
  To: u-boot

Some archs defined PAGE_SIZE, such as ARMv8, to avoid build warning,
guard PAGE_SIZE.

Cc: Joe Hershberger <joe.hershberger@ni.com>
Cc: Bin Meng <bmeng.cn@gmail.com>
Signed-off-by: Peng Fan <peng.fan@nxp.com>
---
 include/linux/compat.h | 2 ++
 1 file changed, 2 insertions(+)

diff --git a/include/linux/compat.h b/include/linux/compat.h
index d0f51baab4..c1f8bdf8f2 100644
--- a/include/linux/compat.h
+++ b/include/linux/compat.h
@@ -123,7 +123,9 @@ static inline void kmem_cache_destroy(struct kmem_cache *cachep)
 
 #define KERNEL_VERSION(a,b,c)	(((a) << 16) + ((b) << 8) + (c))
 
+#ifndef PAGE_SIZE
 #define PAGE_SIZE	4096
+#endif
 
 /* drivers/char/random.c */
 #define get_random_bytes(...)
-- 
2.16.4

^ permalink raw reply related	[flat|nested] 75+ messages in thread

* [U-Boot] [PATCH V2 02/51] dm: clk: ignore default settings when node not valid
  2019-07-08  1:38 [U-Boot] [PATCH V2 00/51] Support i.MX8MM/N Peng Fan
  2019-07-08  1:38 ` [U-Boot] [PATCH V2 01/51] linux: compat: guard PAGE_SIZE Peng Fan
@ 2019-07-08  1:38 ` Peng Fan
  2019-07-08  1:38 ` [U-Boot] [PATCH V2 03/51] pinctrl: imx: use devfdt_get_addr_size_index Peng Fan
                   ` (49 subsequent siblings)
  51 siblings, 0 replies; 75+ messages in thread
From: Peng Fan @ 2019-07-08  1:38 UTC (permalink / raw)
  To: u-boot

When the device not binded with a node, we need ignore
the parents and rate settings.

Cc: Simon Glass <sjg@chromium.org>
Cc: Jagan Teki <jagan@amarulasolutions.com>
Cc: Philipp Tomsich <philipp.tomsich@theobroma-systems.com>
Cc: Neil Armstrong <narmstrong@baylibre.com>
Cc: Andreas Dannenberg <dannenberg@ti.com>
Signed-off-by: Peng Fan <peng.fan@nxp.com>
---
 drivers/clk/clk-uclass.c | 3 +++
 1 file changed, 3 insertions(+)

diff --git a/drivers/clk/clk-uclass.c b/drivers/clk/clk-uclass.c
index 79b3b0494c..6e10d7d3f0 100644
--- a/drivers/clk/clk-uclass.c
+++ b/drivers/clk/clk-uclass.c
@@ -282,6 +282,9 @@ int clk_set_defaults(struct udevice *dev)
 {
 	int ret;
 
+	if (!dev_of_valid(dev))
+		return 0;
+
 	/* If this not in SPL and pre-reloc state, don't take any action. */
 	if (!(IS_ENABLED(CONFIG_SPL_BUILD) || (gd->flags & GD_FLG_RELOC)))
 		return 0;
-- 
2.16.4

^ permalink raw reply related	[flat|nested] 75+ messages in thread

* [U-Boot] [PATCH V2 03/51] pinctrl: imx: use devfdt_get_addr_size_index
  2019-07-08  1:38 [U-Boot] [PATCH V2 00/51] Support i.MX8MM/N Peng Fan
  2019-07-08  1:38 ` [U-Boot] [PATCH V2 01/51] linux: compat: guard PAGE_SIZE Peng Fan
  2019-07-08  1:38 ` [U-Boot] [PATCH V2 02/51] dm: clk: ignore default settings when node not valid Peng Fan
@ 2019-07-08  1:38 ` Peng Fan
  2019-07-08  1:38 ` [U-Boot] [PATCH V2 04/51] i2c: mxc: add CONFIG_CLK support Peng Fan
                   ` (48 subsequent siblings)
  51 siblings, 0 replies; 75+ messages in thread
From: Peng Fan @ 2019-07-08  1:38 UTC (permalink / raw)
  To: u-boot

fdtdec_get_addr_size could not parse addr/size correctly is
using address-cells 2 and size-cells 2 on an ARM32 SoC.
So switch to use devfdt_get_addr_size_index.

Signed-off-by: Peng Fan <peng.fan@nxp.com>
---
 drivers/pinctrl/nxp/pinctrl-imx.c | 4 +---
 1 file changed, 1 insertion(+), 3 deletions(-)

diff --git a/drivers/pinctrl/nxp/pinctrl-imx.c b/drivers/pinctrl/nxp/pinctrl-imx.c
index 0c9d15cb0c..69c4144365 100644
--- a/drivers/pinctrl/nxp/pinctrl-imx.c
+++ b/drivers/pinctrl/nxp/pinctrl-imx.c
@@ -214,9 +214,7 @@ int imx_pinctrl_probe(struct udevice *dev,
 	if (info->flags & IMX8_USE_SCU)
 		return 0;
 
-	addr = fdtdec_get_addr_size(gd->fdt_blob, dev_of_offset(dev), "reg",
-				    &size);
-
+	addr = devfdt_get_addr_size_index(dev, 0, &size);
 	if (addr == FDT_ADDR_T_NONE)
 		return -EINVAL;
 
-- 
2.16.4

^ permalink raw reply related	[flat|nested] 75+ messages in thread

* [U-Boot] [PATCH V2 04/51] i2c: mxc: add CONFIG_CLK support
  2019-07-08  1:38 [U-Boot] [PATCH V2 00/51] Support i.MX8MM/N Peng Fan
                   ` (2 preceding siblings ...)
  2019-07-08  1:38 ` [U-Boot] [PATCH V2 03/51] pinctrl: imx: use devfdt_get_addr_size_index Peng Fan
@ 2019-07-08  1:38 ` Peng Fan
  2019-07-10  8:03   ` Lukasz Majewski
  2019-07-10 14:10   ` Schrempf Frieder
  2019-07-08  1:38 ` [U-Boot] [PATCH V2 05/51] tools: imx8m_image: align spl bin image size Peng Fan
                   ` (47 subsequent siblings)
  51 siblings, 2 replies; 75+ messages in thread
From: Peng Fan @ 2019-07-08  1:38 UTC (permalink / raw)
  To: u-boot

When CONFIG_CLK enabled, use CLK UCLASS for clk related settings.

Signed-off-by: Peng Fan <peng.fan@nxp.com>
---
 arch/arm/include/asm/mach-imx/mxc_i2c.h |  6 ++++++
 drivers/i2c/mxc_i2c.c                   | 17 +++++++++++++++++
 2 files changed, 23 insertions(+)

diff --git a/arch/arm/include/asm/mach-imx/mxc_i2c.h b/arch/arm/include/asm/mach-imx/mxc_i2c.h
index 8e1ea9af19..81fd981444 100644
--- a/arch/arm/include/asm/mach-imx/mxc_i2c.h
+++ b/arch/arm/include/asm/mach-imx/mxc_i2c.h
@@ -6,6 +6,9 @@
 #define __ASM_ARCH_MXC_MXC_I2C_H__
 #include <asm-generic/gpio.h>
 #include <asm/mach-imx/iomux-v3.h>
+#if CONFIG_IS_ENABLED(CLK)
+#include <clk.h>
+#endif
 
 struct i2c_pin_ctrl {
 	iomux_v3_cfg_t i2c_mode;
@@ -47,6 +50,9 @@ struct mxc_i2c_bus {
 	ulong driver_data;
 	int speed;
 	struct i2c_pads_info *pads_info;
+#if CONFIG_IS_ENABLED(CLK)
+	struct clk per_clk;
+#endif
 #ifndef CONFIG_DM_I2C
 	int (*idle_bus_fn)(void *p);
 	void *idle_bus_data;
diff --git a/drivers/i2c/mxc_i2c.c b/drivers/i2c/mxc_i2c.c
index 23119cce65..2e157bca58 100644
--- a/drivers/i2c/mxc_i2c.c
+++ b/drivers/i2c/mxc_i2c.c
@@ -890,9 +890,22 @@ static int mxc_i2c_probe(struct udevice *bus)
 	i2c_bus->bus = bus;
 
 	/* Enable clk */
+#if CONFIG_IS_ENABLED(CLK)
+	ret = clk_get_by_index(bus, 0, &i2c_bus->per_clk);
+	if (ret) {
+		printf("Failed to get i2c clk\n");
+		return ret;
+	}
+	ret = clk_enable(&i2c_bus->per_clk);
+	if (ret) {
+		printf("Failed to enable i2c clk\n");
+		return ret;
+	}
+#else
 	ret = enable_i2c_clk(1, bus->seq);
 	if (ret < 0)
 		return ret;
+#endif
 
 	/*
 	 * See Documentation/devicetree/bindings/i2c/i2c-imx.txt
@@ -919,7 +932,11 @@ static int mxc_i2c_probe(struct udevice *bus)
 	ret = i2c_idle_bus(i2c_bus);
 	if (ret < 0) {
 		/* Disable clk */
+#if CONFIG_IS_ENABLED(CLK)
+		clk_disable(&i2c_bus->per_clk);
+#else
 		enable_i2c_clk(0, bus->seq);
+#endif
 		return ret;
 	}
 
-- 
2.16.4

^ permalink raw reply related	[flat|nested] 75+ messages in thread

* [U-Boot] [PATCH V2 05/51] tools: imx8m_image: align spl bin image size
  2019-07-08  1:38 [U-Boot] [PATCH V2 00/51] Support i.MX8MM/N Peng Fan
                   ` (3 preceding siblings ...)
  2019-07-08  1:38 ` [U-Boot] [PATCH V2 04/51] i2c: mxc: add CONFIG_CLK support Peng Fan
@ 2019-07-08  1:38 ` Peng Fan
  2019-07-08  1:38 ` [U-Boot] [PATCH V2 06/51] ddr: imx8m: fix ddr firmware location when enable SPL OF Peng Fan
                   ` (46 subsequent siblings)
  51 siblings, 0 replies; 75+ messages in thread
From: Peng Fan @ 2019-07-08  1:38 UTC (permalink / raw)
  To: u-boot

Align spl bin image size to 4 byte aligned, because we need
to pad ddr firmware in the end of spl bin. However when enable
SPL OF, the spl dtb will be padded to u-boot-nodtb.bin, then
u-boot-spl.bin size might not be 4 bytes aligned.

ddr_load_train_firmware in drivers/ddr/imx/imx8m/helper.c use 4 bytes
aligned address to load ddr firmware, so we need make sure
u-boot-spl.bin is 4 bytes aligned, in this patch we use dd
to create a new file named u-boot-spl-pad.bin, then pad ddr firmware.

If SPL OF not enabled, this patch not hurt, because `_end` already
is 4 bytes aligned.

Signed-off-by: Peng Fan <peng.fan@nxp.com>
---
 tools/imx8m_image.sh | 5 +++--
 1 file changed, 3 insertions(+), 2 deletions(-)

diff --git a/tools/imx8m_image.sh b/tools/imx8m_image.sh
index ec0881a128..08a6a48180 100755
--- a/tools/imx8m_image.sh
+++ b/tools/imx8m_image.sh
@@ -35,8 +35,9 @@ if [ $post_process = 1 ]; then
 		objcopy -I binary -O binary --pad-to 0x8000 --gap-fill=0x0 $srctree/lpddr4_pmu_train_2d_imem.bin lpddr4_pmu_train_2d_imem_pad.bin
 		cat lpddr4_pmu_train_1d_imem_pad.bin lpddr4_pmu_train_1d_dmem_pad.bin > lpddr4_pmu_train_1d_fw.bin
 		cat lpddr4_pmu_train_2d_imem_pad.bin $srctree/lpddr4_pmu_train_2d_dmem.bin > lpddr4_pmu_train_2d_fw.bin
-		cat spl/u-boot-spl.bin lpddr4_pmu_train_1d_fw.bin lpddr4_pmu_train_2d_fw.bin > spl/u-boot-spl-ddr.bin
-		rm -f lpddr4_pmu_train_1d_fw.bin lpddr4_pmu_train_2d_fw.bin lpddr4_pmu_train_1d_imem_pad.bin lpddr4_pmu_train_1d_dmem_pad.bin lpddr4_pmu_train_2d_imem_pad.bin
+		dd if=spl/u-boot-spl.bin of=spl/u-boot-spl-pad.bin bs=4 conv=sync
+		cat spl/u-boot-spl-pad.bin lpddr4_pmu_train_1d_fw.bin lpddr4_pmu_train_2d_fw.bin > spl/u-boot-spl-ddr.bin
+		rm -f lpddr4_pmu_train_1d_fw.bin lpddr4_pmu_train_2d_fw.bin lpddr4_pmu_train_1d_imem_pad.bin lpddr4_pmu_train_1d_dmem_pad.bin lpddr4_pmu_train_2d_imem_pad.bin spl/u-boot-spl-pad.bin
 	fi
 fi
 
-- 
2.16.4

^ permalink raw reply related	[flat|nested] 75+ messages in thread

* [U-Boot] [PATCH V2 06/51] ddr: imx8m: fix ddr firmware location when enable SPL OF
  2019-07-08  1:38 [U-Boot] [PATCH V2 00/51] Support i.MX8MM/N Peng Fan
                   ` (4 preceding siblings ...)
  2019-07-08  1:38 ` [U-Boot] [PATCH V2 05/51] tools: imx8m_image: align spl bin image size Peng Fan
@ 2019-07-08  1:38 ` Peng Fan
  2019-07-08  1:38 ` [U-Boot] [PATCH V2 07/51] tools: imx8mimage: fix HDMI/FIT parsing Peng Fan
                   ` (45 subsequent siblings)
  51 siblings, 0 replies; 75+ messages in thread
From: Peng Fan @ 2019-07-08  1:38 UTC (permalink / raw)
  To: u-boot

With SPL_OF_SPERATE, the device tree will be padded to
end of the u-boot-spl-nodtb.bin, however we also put
the ddr firmware file to this location, so need to adapt
the code with SPL OF and align to 16bytes to ease copy firmware.

Signed-off-by: Peng Fan <peng.fan@nxp.com>
---
 drivers/ddr/imx/imx8m/helper.c | 12 +++++++++++-
 1 file changed, 11 insertions(+), 1 deletion(-)

diff --git a/drivers/ddr/imx/imx8m/helper.c b/drivers/ddr/imx/imx8m/helper.c
index 61cd4f6db1..3e605353ea 100644
--- a/drivers/ddr/imx/imx8m/helper.c
+++ b/drivers/ddr/imx/imx8m/helper.c
@@ -31,7 +31,17 @@ void ddr_load_train_firmware(enum fw_type type)
 	unsigned long pr_to32, pr_from32;
 	unsigned long fw_offset = type ? IMEM_2D_OFFSET : 0;
 	unsigned long imem_start = (unsigned long)&_end + fw_offset;
-	unsigned long dmem_start = imem_start + IMEM_LEN;
+	unsigned long dmem_start;
+
+#ifdef CONFIG_SPL_OF_CONTROL
+	if (gd->fdt_blob && !fdt_check_header(gd->fdt_blob)) {
+		imem_start = roundup((unsigned long)&_end +
+				     fdt_totalsize(gd->fdt_blob), 4) +
+			fw_offset;
+	}
+#endif
+
+	dmem_start = imem_start + IMEM_LEN;
 
 	pr_from32 = imem_start;
 	pr_to32 = DDR_TRAIN_CODE_BASE_ADDR + 4 * IMEM_OFFSET_ADDR;
-- 
2.16.4

^ permalink raw reply related	[flat|nested] 75+ messages in thread

* [U-Boot] [PATCH V2 07/51] tools: imx8mimage: fix HDMI/FIT parsing
  2019-07-08  1:38 [U-Boot] [PATCH V2 00/51] Support i.MX8MM/N Peng Fan
                   ` (5 preceding siblings ...)
  2019-07-08  1:38 ` [U-Boot] [PATCH V2 06/51] ddr: imx8m: fix ddr firmware location when enable SPL OF Peng Fan
@ 2019-07-08  1:38 ` Peng Fan
  2019-07-08  1:38 ` [U-Boot] [PATCH V2 08/51] imx8m: add image cfg for i.MX8MM lpddr4 Peng Fan
                   ` (44 subsequent siblings)
  51 siblings, 0 replies; 75+ messages in thread
From: Peng Fan @ 2019-07-08  1:38 UTC (permalink / raw)
  To: u-boot

Add missed break for HDMI entry.
And moving FIT parsing earlier, because it does not have parameter,
it will not runs into CFG_REG_SIZE.

Signed-off-by: Peng Fan <peng.fan@nxp.com>
---
 tools/imx8mimage.c | 7 +++++--
 1 file changed, 5 insertions(+), 2 deletions(-)

diff --git a/tools/imx8mimage.c b/tools/imx8mimage.c
index 50a256cbac..6c02337698 100644
--- a/tools/imx8mimage.c
+++ b/tools/imx8mimage.c
@@ -99,8 +99,6 @@ static void parse_cfg_cmd(int32_t cmd, char *token, char *name, int lineno)
 		break;
 	case CMD_SIGNED_HDMI:
 		signed_hdmi = token;
-	case CMD_FIT:
-		using_fit = 1;
 		break;
 	case CMD_DDR_FW:
 		/* Do nothing */
@@ -120,6 +118,11 @@ static void parse_cfg_fld(int32_t *cmd, char *token,
 				name, lineno, token);
 			exit(EXIT_FAILURE);
 		}
+		switch (*cmd) {
+		case CMD_FIT:
+			using_fit = 1;
+			break;
+		}
 		break;
 	case CFG_REG_SIZE:
 		parse_cfg_cmd(*cmd, token, name, lineno);
-- 
2.16.4

^ permalink raw reply related	[flat|nested] 75+ messages in thread

* [U-Boot] [PATCH V2 08/51] imx8m: add image cfg for i.MX8MM lpddr4
  2019-07-08  1:38 [U-Boot] [PATCH V2 00/51] Support i.MX8MM/N Peng Fan
                   ` (6 preceding siblings ...)
  2019-07-08  1:38 ` [U-Boot] [PATCH V2 07/51] tools: imx8mimage: fix HDMI/FIT parsing Peng Fan
@ 2019-07-08  1:38 ` Peng Fan
  2019-07-08  1:39 ` [U-Boot] [PATCH V2 09/51] imx: add IMX8MQ kconfig entry Peng Fan
                   ` (43 subsequent siblings)
  51 siblings, 0 replies; 75+ messages in thread
From: Peng Fan @ 2019-07-08  1:38 UTC (permalink / raw)
  To: u-boot

There is no HDMI on i.MX8MM, so we need to remove HDMI entry, then
we could not reuse imximage.cfg, so create a new one.

Signed-off-by: Peng Fan <peng.fan@nxp.com>
---
 arch/arm/mach-imx/imx8m/imximage-8mm-lpddr4.cfg | 16 ++++++++++++++++
 1 file changed, 16 insertions(+)
 create mode 100644 arch/arm/mach-imx/imx8m/imximage-8mm-lpddr4.cfg

diff --git a/arch/arm/mach-imx/imx8m/imximage-8mm-lpddr4.cfg b/arch/arm/mach-imx/imx8m/imximage-8mm-lpddr4.cfg
new file mode 100644
index 0000000000..1a2e43e671
--- /dev/null
+++ b/arch/arm/mach-imx/imx8m/imximage-8mm-lpddr4.cfg
@@ -0,0 +1,16 @@
+/* SPDX-License-Identifier: GPL-2.0+ */
+/*
+ * Copyright 2019 NXP
+ */
+
+#define __ASSEMBLY__
+
+FIT
+BOOT_FROM	sd
+LOADER		spl/u-boot-spl-ddr.bin	0x7E1000
+SECOND_LOADER	u-boot.itb		0x40200000 0x60000
+
+DDR_FW lpddr4_pmu_train_1d_imem.bin
+DDR_FW lpddr4_pmu_train_1d_dmem.bin
+DDR_FW lpddr4_pmu_train_2d_imem.bin
+DDR_FW lpddr4_pmu_train_2d_dmem.bin
-- 
2.16.4

^ permalink raw reply related	[flat|nested] 75+ messages in thread

* [U-Boot] [PATCH V2 09/51] imx: add IMX8MQ kconfig entry
  2019-07-08  1:38 [U-Boot] [PATCH V2 00/51] Support i.MX8MM/N Peng Fan
                   ` (7 preceding siblings ...)
  2019-07-08  1:38 ` [U-Boot] [PATCH V2 08/51] imx8m: add image cfg for i.MX8MM lpddr4 Peng Fan
@ 2019-07-08  1:39 ` Peng Fan
  2019-07-08  1:39 ` [U-Boot] [PATCH V2 10/51] imx: add IMX8MM " Peng Fan
                   ` (42 subsequent siblings)
  51 siblings, 0 replies; 75+ messages in thread
From: Peng Fan @ 2019-07-08  1:39 UTC (permalink / raw)
  To: u-boot

Add IMX8MQ kconfig entry, preparing support IMX8MM

Signed-off-by: Peng Fan <peng.fan@nxp.com>
---
 arch/arm/mach-imx/imx8m/Kconfig | 6 +++++-
 1 file changed, 5 insertions(+), 1 deletion(-)

diff --git a/arch/arm/mach-imx/imx8m/Kconfig b/arch/arm/mach-imx/imx8m/Kconfig
index 317dee9bc1..9c487870a6 100644
--- a/arch/arm/mach-imx/imx8m/Kconfig
+++ b/arch/arm/mach-imx/imx8m/Kconfig
@@ -4,6 +4,10 @@ config IMX8M
 	bool
 	select ROM_UNIFIED_SECTIONS
 
+config IMX8MQ
+	bool
+	select IMX8M
+
 config SYS_SOC
 	default "imx8m"
 
@@ -13,7 +17,7 @@ choice
 
 config TARGET_IMX8MQ_EVK
 	bool "imx8mq_evk"
-	select IMX8M
+	select IMX8MQ
 	select IMX8M_LPDDR4
 
 endchoice
-- 
2.16.4

^ permalink raw reply related	[flat|nested] 75+ messages in thread

* [U-Boot] [PATCH V2 10/51] imx: add IMX8MM kconfig entry
  2019-07-08  1:38 [U-Boot] [PATCH V2 00/51] Support i.MX8MM/N Peng Fan
                   ` (8 preceding siblings ...)
  2019-07-08  1:39 ` [U-Boot] [PATCH V2 09/51] imx: add IMX8MQ kconfig entry Peng Fan
@ 2019-07-08  1:39 ` Peng Fan
  2019-07-08  1:39 ` [U-Boot] [PATCH V2 11/51] imx: imx8mm: add clock bindings header Peng Fan
                   ` (41 subsequent siblings)
  51 siblings, 0 replies; 75+ messages in thread
From: Peng Fan @ 2019-07-08  1:39 UTC (permalink / raw)
  To: u-boot

Add IMX8MM kconfig entry

Signed-off-by: Peng Fan <peng.fan@nxp.com>
---
 arch/arm/mach-imx/imx8m/Kconfig | 4 ++++
 1 file changed, 4 insertions(+)

diff --git a/arch/arm/mach-imx/imx8m/Kconfig b/arch/arm/mach-imx/imx8m/Kconfig
index 9c487870a6..35c978e863 100644
--- a/arch/arm/mach-imx/imx8m/Kconfig
+++ b/arch/arm/mach-imx/imx8m/Kconfig
@@ -8,6 +8,10 @@ config IMX8MQ
 	bool
 	select IMX8M
 
+config IMX8MM
+	bool
+	select IMX8M
+
 config SYS_SOC
 	default "imx8m"
 
-- 
2.16.4

^ permalink raw reply related	[flat|nested] 75+ messages in thread

* [U-Boot] [PATCH V2 11/51] imx: imx8mm: add clock bindings header
  2019-07-08  1:38 [U-Boot] [PATCH V2 00/51] Support i.MX8MM/N Peng Fan
                   ` (9 preceding siblings ...)
  2019-07-08  1:39 ` [U-Boot] [PATCH V2 10/51] imx: add IMX8MM " Peng Fan
@ 2019-07-08  1:39 ` Peng Fan
  2019-07-08  1:39 ` [U-Boot] [PATCH V2 12/51] imx: add i.MX8MM cpu type Peng Fan
                   ` (40 subsequent siblings)
  51 siblings, 0 replies; 75+ messages in thread
From: Peng Fan @ 2019-07-08  1:39 UTC (permalink / raw)
  To: u-boot

Add i.MX8MM clock binding header for i.MX8MM

Signed-off-by: Peng Fan <peng.fan@nxp.com>
---
 include/dt-bindings/clock/imx8mm-clock.h | 244 +++++++++++++++++++++++++++++++
 1 file changed, 244 insertions(+)
 create mode 100644 include/dt-bindings/clock/imx8mm-clock.h

diff --git a/include/dt-bindings/clock/imx8mm-clock.h b/include/dt-bindings/clock/imx8mm-clock.h
new file mode 100644
index 0000000000..1b4353e7b4
--- /dev/null
+++ b/include/dt-bindings/clock/imx8mm-clock.h
@@ -0,0 +1,244 @@
+/* SPDX-License-Identifier: GPL-2.0 */
+/*
+ * Copyright 2017-2018 NXP
+ */
+
+#ifndef __DT_BINDINGS_CLOCK_IMX8MM_H
+#define __DT_BINDINGS_CLOCK_IMX8MM_H
+
+#define IMX8MM_CLK_DUMMY			0
+#define IMX8MM_CLK_32K				1
+#define IMX8MM_CLK_24M				2
+#define IMX8MM_OSC_HDMI_CLK			3
+#define IMX8MM_CLK_EXT1				4
+#define IMX8MM_CLK_EXT2				5
+#define IMX8MM_CLK_EXT3				6
+#define IMX8MM_CLK_EXT4				7
+#define IMX8MM_AUDIO_PLL1_REF_SEL		8
+#define IMX8MM_AUDIO_PLL2_REF_SEL		9
+#define IMX8MM_VIDEO_PLL1_REF_SEL		10
+#define IMX8MM_DRAM_PLL_REF_SEL			11
+#define IMX8MM_GPU_PLL_REF_SEL			12
+#define IMX8MM_VPU_PLL_REF_SEL			13
+#define IMX8MM_ARM_PLL_REF_SEL			14
+#define IMX8MM_SYS_PLL1_REF_SEL			15
+#define IMX8MM_SYS_PLL2_REF_SEL			16
+#define IMX8MM_SYS_PLL3_REF_SEL			17
+#define IMX8MM_AUDIO_PLL1			18
+#define IMX8MM_AUDIO_PLL2			19
+#define IMX8MM_VIDEO_PLL1			20
+#define IMX8MM_DRAM_PLL				21
+#define IMX8MM_GPU_PLL				22
+#define IMX8MM_VPU_PLL				23
+#define IMX8MM_ARM_PLL				24
+#define IMX8MM_SYS_PLL1				25
+#define IMX8MM_SYS_PLL2				26
+#define IMX8MM_SYS_PLL3				27
+#define IMX8MM_AUDIO_PLL1_BYPASS		28
+#define IMX8MM_AUDIO_PLL2_BYPASS		29
+#define IMX8MM_VIDEO_PLL1_BYPASS		30
+#define IMX8MM_DRAM_PLL_BYPASS			31
+#define IMX8MM_GPU_PLL_BYPASS			32
+#define IMX8MM_VPU_PLL_BYPASS			33
+#define IMX8MM_ARM_PLL_BYPASS			34
+#define IMX8MM_SYS_PLL1_BYPASS			35
+#define IMX8MM_SYS_PLL2_BYPASS			36
+#define IMX8MM_SYS_PLL3_BYPASS			37
+#define IMX8MM_AUDIO_PLL1_OUT			38
+#define IMX8MM_AUDIO_PLL2_OUT			39
+#define IMX8MM_VIDEO_PLL1_OUT			40
+#define IMX8MM_DRAM_PLL_OUT			41
+#define IMX8MM_GPU_PLL_OUT			42
+#define IMX8MM_VPU_PLL_OUT			43
+#define IMX8MM_ARM_PLL_OUT			44
+#define IMX8MM_SYS_PLL1_OUT			45
+#define IMX8MM_SYS_PLL2_OUT			46
+#define IMX8MM_SYS_PLL3_OUT			47
+#define IMX8MM_SYS_PLL1_40M			48
+#define IMX8MM_SYS_PLL1_80M			49
+#define IMX8MM_SYS_PLL1_100M			50
+#define IMX8MM_SYS_PLL1_133M			51
+#define IMX8MM_SYS_PLL1_160M			52
+#define IMX8MM_SYS_PLL1_200M			53
+#define IMX8MM_SYS_PLL1_266M			54
+#define IMX8MM_SYS_PLL1_400M			55
+#define IMX8MM_SYS_PLL1_800M			56
+#define IMX8MM_SYS_PLL2_50M			57
+#define IMX8MM_SYS_PLL2_100M			58
+#define IMX8MM_SYS_PLL2_125M			59
+#define IMX8MM_SYS_PLL2_166M			60
+#define IMX8MM_SYS_PLL2_200M			61
+#define IMX8MM_SYS_PLL2_250M			62
+#define IMX8MM_SYS_PLL2_333M			63
+#define IMX8MM_SYS_PLL2_500M			64
+#define IMX8MM_SYS_PLL2_1000M			65
+
+/* core */
+#define IMX8MM_CLK_A53_SRC			66
+#define IMX8MM_CLK_M4_SRC			67
+#define IMX8MM_CLK_VPU_SRC			68
+#define IMX8MM_CLK_GPU3D_SRC			69
+#define IMX8MM_CLK_GPU2D_SRC			70
+#define IMX8MM_CLK_A53_CG			71
+#define IMX8MM_CLK_M4_CG			72
+#define IMX8MM_CLK_VPU_CG			73
+#define IMX8MM_CLK_GPU3D_CG			74
+#define IMX8MM_CLK_GPU2D_CG			75
+#define IMX8MM_CLK_A53_DIV			76
+#define IMX8MM_CLK_M4_DIV			77
+#define IMX8MM_CLK_VPU_DIV			78
+#define IMX8MM_CLK_GPU3D_DIV			79
+#define IMX8MM_CLK_GPU2D_DIV			80
+
+/* bus */
+#define IMX8MM_CLK_MAIN_AXI			81
+#define IMX8MM_CLK_ENET_AXI			82
+#define IMX8MM_CLK_NAND_USDHC_BUS		83
+#define IMX8MM_CLK_VPU_BUS			84
+#define IMX8MM_CLK_DISP_AXI			85
+#define IMX8MM_CLK_DISP_APB			86
+#define IMX8MM_CLK_DISP_RTRM			87
+#define IMX8MM_CLK_USB_BUS			88
+#define IMX8MM_CLK_GPU_AXI			89
+#define IMX8MM_CLK_GPU_AHB			90
+#define IMX8MM_CLK_NOC				91
+#define IMX8MM_CLK_NOC_APB			92
+
+#define IMX8MM_CLK_AHB				93
+#define IMX8MM_CLK_AUDIO_AHB			94
+#define IMX8MM_CLK_IPG_ROOT			95
+#define IMX8MM_CLK_IPG_AUDIO_ROOT		96
+
+#define IMX8MM_CLK_DRAM_ALT			97
+#define IMX8MM_CLK_DRAM_APB			98
+#define IMX8MM_CLK_VPU_G1			99
+#define IMX8MM_CLK_VPU_G2			100
+#define IMX8MM_CLK_DISP_DTRC			101
+#define IMX8MM_CLK_DISP_DC8000			102
+#define IMX8MM_CLK_PCIE1_CTRL			103
+#define IMX8MM_CLK_PCIE1_PHY			104
+#define IMX8MM_CLK_PCIE1_AUX			105
+#define IMX8MM_CLK_DC_PIXEL			106
+#define IMX8MM_CLK_LCDIF_PIXEL			107
+#define IMX8MM_CLK_SAI1				108
+#define IMX8MM_CLK_SAI2				109
+#define IMX8MM_CLK_SAI3				110
+#define IMX8MM_CLK_SAI4				111
+#define IMX8MM_CLK_SAI5				112
+#define IMX8MM_CLK_SAI6				113
+#define IMX8MM_CLK_SPDIF1			114
+#define IMX8MM_CLK_SPDIF2			115
+#define IMX8MM_CLK_ENET_REF			116
+#define IMX8MM_CLK_ENET_TIMER			117
+#define IMX8MM_CLK_ENET_PHY_REF			118
+#define IMX8MM_CLK_NAND				119
+#define IMX8MM_CLK_QSPI				120
+#define IMX8MM_CLK_USDHC1			121
+#define IMX8MM_CLK_USDHC2			122
+#define IMX8MM_CLK_I2C1				123
+#define IMX8MM_CLK_I2C2				124
+#define IMX8MM_CLK_I2C3				125
+#define IMX8MM_CLK_I2C4				126
+#define IMX8MM_CLK_UART1			127
+#define IMX8MM_CLK_UART2			128
+#define IMX8MM_CLK_UART3			129
+#define IMX8MM_CLK_UART4			130
+#define IMX8MM_CLK_USB_CORE_REF			131
+#define IMX8MM_CLK_USB_PHY_REF			132
+#define IMX8MM_CLK_ECSPI1			133
+#define IMX8MM_CLK_ECSPI2			134
+#define IMX8MM_CLK_PWM1				135
+#define IMX8MM_CLK_PWM2				136
+#define IMX8MM_CLK_PWM3				137
+#define IMX8MM_CLK_PWM4				138
+#define IMX8MM_CLK_GPT1				139
+#define IMX8MM_CLK_WDOG				140
+#define IMX8MM_CLK_WRCLK			141
+#define IMX8MM_CLK_DSI_CORE			142
+#define IMX8MM_CLK_DSI_PHY_REF			143
+#define IMX8MM_CLK_DSI_DBI			144
+#define IMX8MM_CLK_USDHC3			145
+#define IMX8MM_CLK_CSI1_CORE			146
+#define IMX8MM_CLK_CSI1_PHY_REF			147
+#define IMX8MM_CLK_CSI1_ESC			148
+#define IMX8MM_CLK_CSI2_CORE			149
+#define IMX8MM_CLK_CSI2_PHY_REF			150
+#define IMX8MM_CLK_CSI2_ESC			151
+#define IMX8MM_CLK_PCIE2_CTRL			152
+#define IMX8MM_CLK_PCIE2_PHY			153
+#define IMX8MM_CLK_PCIE2_AUX			154
+#define IMX8MM_CLK_ECSPI3			155
+#define IMX8MM_CLK_PDM				156
+#define IMX8MM_CLK_VPU_H1			157
+#define IMX8MM_CLK_CLKO1			158
+
+#define IMX8MM_CLK_ECSPI1_ROOT			159
+#define IMX8MM_CLK_ECSPI2_ROOT			160
+#define IMX8MM_CLK_ECSPI3_ROOT			161
+#define IMX8MM_CLK_ENET1_ROOT			162
+#define IMX8MM_CLK_GPT1_ROOT			163
+#define IMX8MM_CLK_I2C1_ROOT			164
+#define IMX8MM_CLK_I2C2_ROOT			165
+#define IMX8MM_CLK_I2C3_ROOT			166
+#define IMX8MM_CLK_I2C4_ROOT			167
+#define IMX8MM_CLK_OCOTP_ROOT			168
+#define IMX8MM_CLK_PCIE1_ROOT			169
+#define IMX8MM_CLK_PWM1_ROOT			170
+#define IMX8MM_CLK_PWM2_ROOT			171
+#define IMX8MM_CLK_PWM3_ROOT			172
+#define IMX8MM_CLK_PWM4_ROOT			173
+#define IMX8MM_CLK_QSPI_ROOT			174
+#define IMX8MM_CLK_NAND_ROOT			175
+#define IMX8MM_CLK_SAI1_ROOT			176
+#define IMX8MM_CLK_SAI1_IPG			177
+#define IMX8MM_CLK_SAI2_ROOT			178
+#define IMX8MM_CLK_SAI2_IPG			179
+#define IMX8MM_CLK_SAI3_ROOT			180
+#define IMX8MM_CLK_SAI3_IPG			181
+#define IMX8MM_CLK_SAI4_ROOT			182
+#define IMX8MM_CLK_SAI4_IPG			183
+#define IMX8MM_CLK_SAI5_ROOT			184
+#define IMX8MM_CLK_SAI5_IPG			185
+#define IMX8MM_CLK_SAI6_ROOT			186
+#define IMX8MM_CLK_SAI6_IPG			187
+#define IMX8MM_CLK_UART1_ROOT			188
+#define IMX8MM_CLK_UART2_ROOT			189
+#define IMX8MM_CLK_UART3_ROOT			190
+#define IMX8MM_CLK_UART4_ROOT			191
+#define IMX8MM_CLK_USB1_CTRL_ROOT		192
+#define IMX8MM_CLK_GPU3D_ROOT			193
+#define IMX8MM_CLK_USDHC1_ROOT			194
+#define IMX8MM_CLK_USDHC2_ROOT			195
+#define IMX8MM_CLK_WDOG1_ROOT			196
+#define IMX8MM_CLK_WDOG2_ROOT			197
+#define IMX8MM_CLK_WDOG3_ROOT			198
+#define IMX8MM_CLK_VPU_G1_ROOT			199
+#define IMX8MM_CLK_GPU_BUS_ROOT			200
+#define IMX8MM_CLK_VPU_H1_ROOT			201
+#define IMX8MM_CLK_VPU_G2_ROOT			202
+#define IMX8MM_CLK_PDM_ROOT			203
+#define IMX8MM_CLK_DISP_ROOT			204
+#define IMX8MM_CLK_DISP_AXI_ROOT		205
+#define IMX8MM_CLK_DISP_APB_ROOT		206
+#define IMX8MM_CLK_DISP_RTRM_ROOT		207
+#define IMX8MM_CLK_USDHC3_ROOT			208
+#define IMX8MM_CLK_TMU_ROOT			209
+#define IMX8MM_CLK_VPU_DEC_ROOT			210
+#define IMX8MM_CLK_SDMA1_ROOT			211
+#define IMX8MM_CLK_SDMA2_ROOT			212
+#define IMX8MM_CLK_SDMA3_ROOT			213
+#define IMX8MM_CLK_GPT_3M			214
+#define IMX8MM_CLK_ARM				215
+#define IMX8MM_CLK_PDM_IPG			216
+#define IMX8MM_CLK_GPU2D_ROOT			217
+#define IMX8MM_CLK_MU_ROOT			218
+#define IMX8MM_CLK_CSI1_ROOT			219
+
+#define IMX8MM_CLK_DRAM_CORE			220
+#define IMX8MM_CLK_DRAM_ALT_ROOT		221
+
+#define IMX8MM_CLK_NAND_USDHC_BUS_RAWNAND_CLK	222
+
+#define IMX8MM_CLK_END				223
+
+#endif
-- 
2.16.4

^ permalink raw reply related	[flat|nested] 75+ messages in thread

* [U-Boot] [PATCH V2 12/51] imx: add i.MX8MM cpu type
  2019-07-08  1:38 [U-Boot] [PATCH V2 00/51] Support i.MX8MM/N Peng Fan
                   ` (10 preceding siblings ...)
  2019-07-08  1:39 ` [U-Boot] [PATCH V2 11/51] imx: imx8mm: add clock bindings header Peng Fan
@ 2019-07-08  1:39 ` Peng Fan
  2019-07-08  1:39 ` [U-Boot] [PATCH V2 13/51] imx: spl: add spl_board_boot_device for i.MX8MM Peng Fan
                   ` (39 subsequent siblings)
  51 siblings, 0 replies; 75+ messages in thread
From: Peng Fan @ 2019-07-08  1:39 UTC (permalink / raw)
  To: u-boot

Add i.MX8MM cpu type and related helper functions

Signed-off-by: Peng Fan <peng.fan@nxp.com>
---
 arch/arm/include/asm/arch-imx/cpu.h       |  6 ++++++
 arch/arm/include/asm/mach-imx/sys_proto.h |  8 ++++++++
 arch/arm/mach-imx/cpu.c                   | 12 ++++++++++++
 3 files changed, 26 insertions(+)

diff --git a/arch/arm/include/asm/arch-imx/cpu.h b/arch/arm/include/asm/arch-imx/cpu.h
index d4a83eef72..4296e47b9e 100644
--- a/arch/arm/include/asm/arch-imx/cpu.h
+++ b/arch/arm/include/asm/arch-imx/cpu.h
@@ -25,6 +25,12 @@
 #define MXC_CPU_MX7S		0x71 /* dummy ID */
 #define MXC_CPU_MX7D		0x72
 #define MXC_CPU_IMX8MQ		0x82
+#define MXC_CPU_IMX8MM		0x85 /* dummy ID */
+#define MXC_CPU_IMX8MML		0x86 /* dummy ID */
+#define MXC_CPU_IMX8MMD		0x87 /* dummy ID */
+#define MXC_CPU_IMX8MMDL	0x88 /* dummy ID */
+#define MXC_CPU_IMX8MMS		0x89 /* dummy ID */
+#define MXC_CPU_IMX8MMSL	0x8a /* dummy ID */
 #define MXC_CPU_IMX8QXP_A0	0x90 /* dummy ID */
 #define MXC_CPU_IMX8QM		0x91 /* dummy ID */
 #define MXC_CPU_IMX8QXP		0x92 /* dummy ID */
diff --git a/arch/arm/include/asm/mach-imx/sys_proto.h b/arch/arm/include/asm/mach-imx/sys_proto.h
index 4925dd7894..d01e71f506 100644
--- a/arch/arm/include/asm/mach-imx/sys_proto.h
+++ b/arch/arm/include/asm/mach-imx/sys_proto.h
@@ -43,6 +43,14 @@
 #define is_mx7ulp() (is_cpu_type(MXC_CPU_MX7ULP))
 
 #define is_imx8mq() (is_cpu_type(MXC_CPU_IMX8MQ))
+#define is_imx8mm() (is_cpu_type(MXC_CPU_IMX8MM) || is_cpu_type(MXC_CPU_IMX8MML) ||\
+	is_cpu_type(MXC_CPU_IMX8MMD) || is_cpu_type(MXC_CPU_IMX8MMDL) || \
+	is_cpu_type(MXC_CPU_IMX8MMS) || is_cpu_type(MXC_CPU_IMX8MMSL))
+#define is_imx8mml() (is_cpu_type(MXC_CPU_IMX8MML))
+#define is_imx8mmd() (is_cpu_type(MXC_CPU_IMX8MMD))
+#define is_imx8mmdl() (is_cpu_type(MXC_CPU_IMX8MMDL))
+#define is_imx8mms() (is_cpu_type(MXC_CPU_IMX8MMS))
+#define is_imx8mmsl() (is_cpu_type(MXC_CPU_IMX8MMSL))
 #define is_imx8qxp() (is_cpu_type(MXC_CPU_IMX8QXP))
 
 #ifdef CONFIG_MX6
diff --git a/arch/arm/mach-imx/cpu.c b/arch/arm/mach-imx/cpu.c
index d62ff6ef25..6dc647b334 100644
--- a/arch/arm/mach-imx/cpu.c
+++ b/arch/arm/mach-imx/cpu.c
@@ -145,6 +145,18 @@ unsigned imx_ddr_size(void)
 const char *get_imx_type(u32 imxtype)
 {
 	switch (imxtype) {
+	case MXC_CPU_IMX8MM:
+		return "8MMQ";	/* Quad-core version of the imx8mm */
+	case MXC_CPU_IMX8MML:
+		return "8MMQL";	/* Quad-core Lite version of the imx8mm */
+	case MXC_CPU_IMX8MMD:
+		return "8MMD";	/* Dual-core version of the imx8mm */
+	case MXC_CPU_IMX8MMDL:
+		return "8MMDL";	/* Dual-core Lite version of the imx8mm */
+	case MXC_CPU_IMX8MMS:
+		return "8MMS";	/* Single-core version of the imx8mm */
+	case MXC_CPU_IMX8MMSL:
+		return "8MMSL";	/* Single-core Lite version of the imx8mm */
 	case MXC_CPU_IMX8MQ:
 		return "8MQ";	/* Quad-core version of the imx8m */
 	case MXC_CPU_MX7S:
-- 
2.16.4

^ permalink raw reply related	[flat|nested] 75+ messages in thread

* [U-Boot] [PATCH V2 13/51] imx: spl: add spl_board_boot_device for i.MX8MM
  2019-07-08  1:38 [U-Boot] [PATCH V2 00/51] Support i.MX8MM/N Peng Fan
                   ` (11 preceding siblings ...)
  2019-07-08  1:39 ` [U-Boot] [PATCH V2 12/51] imx: add i.MX8MM cpu type Peng Fan
@ 2019-07-08  1:39 ` Peng Fan
  2019-07-08  1:39 ` [U-Boot] [PATCH V2 14/51] imx8m: update imx-regs " Peng Fan
                   ` (38 subsequent siblings)
  51 siblings, 0 replies; 75+ messages in thread
From: Peng Fan @ 2019-07-08  1:39 UTC (permalink / raw)
  To: u-boot

Differnet board has different controller used, it is
hard to use one layout for them all.

Signed-off-by: Peng Fan <peng.fan@nxp.com>
---
 arch/arm/mach-imx/spl.c | 8 ++++++++
 1 file changed, 8 insertions(+)

diff --git a/arch/arm/mach-imx/spl.c b/arch/arm/mach-imx/spl.c
index 9f1e0f6a72..a6d7b69ad8 100644
--- a/arch/arm/mach-imx/spl.c
+++ b/arch/arm/mach-imx/spl.c
@@ -18,6 +18,11 @@
 
 DECLARE_GLOBAL_DATA_PTR;
 
+__weak int spl_board_boot_device(enum boot_device boot_dev_spl)
+{
+	return 0;
+}
+
 #if defined(CONFIG_MX6)
 /* determine boot device from SRC_SBMR1 (BOOT_CFG[4:1]) or SRC_GPR9 register */
 u32 spl_boot_device(void)
@@ -125,6 +130,9 @@ u32 spl_boot_device(void)
 
 	enum boot_device boot_device_spl = get_boot_device();
 
+	if (IS_ENABLED(CONFIG_IMX8MM))
+		return spl_board_boot_device(boot_device_spl);
+
 	switch (boot_device_spl) {
 #if defined(CONFIG_MX7)
 	case SD1_BOOT:
-- 
2.16.4

^ permalink raw reply related	[flat|nested] 75+ messages in thread

* [U-Boot] [PATCH V2 14/51] imx8m: update imx-regs for i.MX8MM
  2019-07-08  1:38 [U-Boot] [PATCH V2 00/51] Support i.MX8MM/N Peng Fan
                   ` (12 preceding siblings ...)
  2019-07-08  1:39 ` [U-Boot] [PATCH V2 13/51] imx: spl: add spl_board_boot_device for i.MX8MM Peng Fan
@ 2019-07-08  1:39 ` Peng Fan
  2019-07-08  1:39 ` [U-Boot] [PATCH V2 15/51] imx: add get_cpu_rev support " Peng Fan
                   ` (37 subsequent siblings)
  51 siblings, 0 replies; 75+ messages in thread
From: Peng Fan @ 2019-07-08  1:39 UTC (permalink / raw)
  To: u-boot

i.MX8MM has similar architecture with i.MX8MQ, but it has totally
different PLL design and some register layout change.

Note: Some registers in this file are not updated because not used now.

Signed-off-by: Peng Fan <peng.fan@nxp.com>
---
 arch/arm/include/asm/arch-imx8m/imx-regs.h | 75 ++++++++++++++++++++++++++++--
 1 file changed, 71 insertions(+), 4 deletions(-)

diff --git a/arch/arm/include/asm/arch-imx8m/imx-regs.h b/arch/arm/include/asm/arch-imx8m/imx-regs.h
index 68666a535b..a5be2e85da 100644
--- a/arch/arm/include/asm/arch-imx8m/imx-regs.h
+++ b/arch/arm/include/asm/arch-imx8m/imx-regs.h
@@ -10,8 +10,8 @@
 
 #include <asm/mach-imx/regs-lcdif.h>
 
-#define ROM_VERSION_A0		0x800
-#define ROM_VERSION_B0		0x83C
+#define ROM_VERSION_A0		IS_ENABLED(CONFIG_IMX8MQ) ? 0x800 : 0x800
+#define ROM_VERSION_B0		IS_ENABLED(CONFIG_IMX8MQ) ? 0x83C : 0x800
 
 #define M4_BOOTROM_BASE_ADDR	0x007E0000
 
@@ -93,7 +93,11 @@
 #define SEMAPHOR_HS_BASE_ADDR	0x30AC0000
 #define USDHC1_BASE_ADDR	0x30B40000
 #define USDHC2_BASE_ADDR	0x30B50000
+#ifdef CONFIG_IMX8MM
+#define USDHC3_BASE_ADDR	0x30B60000
+#else
 #define MIPI_CS2_BASE_ADDR	0x30B60000
+#endif
 #define MIPI_CSI_PHY2_BASE_ADDR	0x30B70000
 #define CSI2_BASE_ADDR		0x30B80000
 #define QSPI0_BASE_ADDR		0x30BB0000
@@ -120,7 +124,8 @@
 #define USB1_PHY_BASE_ADDR	0x381F0000
 #define USB2_PHY_BASE_ADDR	0x382F0000
 
-#define MXS_LCDIF_BASE		LCDIF_BASE_ADDR
+#define MXS_LCDIF_BASE		is_enable(CONFIG_IMX8MQ) ? \
+					0x30320000 : 0x32e00000
 
 #define SRC_IPS_BASE_ADDR	0x30390000
 #define SRC_DDRC_RCR_ADDR	0x30391000
@@ -149,6 +154,9 @@
 #define SRC_DDR1_RCR_CORE_RESET_N_MASK	BIT(1)
 #define SRC_DDR1_RCR_PRESET_N_MASK	BIT(0)
 
+#define IOMUXC_GPR_GPR1_GPR_ENET1_TX_CLK_SEL_MASK 0x2000u
+#define IOMUXC_GPR_GPR1_GPR_ENET1_TX_CLK_SEL_SHIFT 13
+
 struct iomuxc_gpr_base_regs {
 	u32 gpr[47];
 };
@@ -205,6 +213,7 @@ struct fuse_bank1_regs {
 	u32 rsvd3[3];
 };
 
+#ifdef CONFIG_IMX8MQ
 struct anamix_pll {
 	u32 audio_pll1_cfg0;
 	u32 audio_pll1_cfg1;
@@ -239,6 +248,60 @@ struct anamix_pll {
 	u32 frac_pllout_div_cfg;
 	u32 sscg_pllout_div_cfg;
 };
+#else
+struct anamix_pll {
+	u32 audio_pll1_gnrl_ctl;
+	u32 audio_pll1_fdiv_ctl0;
+	u32 audio_pll1_fdiv_ctl1;
+	u32 audio_pll1_sscg_ctl;
+	u32 audio_pll1_mnit_ctl;
+	u32 audio_pll2_gnrl_ctl;
+	u32 audio_pll2_fdiv_ctl0;
+	u32 audio_pll2_fdiv_ctl1;
+	u32 audio_pll2_sscg_ctl;
+	u32 audio_pll2_mnit_ctl;
+	u32 video_pll1_gnrl_ctl;
+	u32 video_pll1_fdiv_ctl0;
+	u32 video_pll1_fdiv_ctl1;
+	u32 video_pll1_sscg_ctl;
+	u32 video_pll1_mnit_ctl;
+	u32 reserved[5];
+	u32 dram_pll_gnrl_ctl;
+	u32 dram_pll_fdiv_ctl0;
+	u32 dram_pll_fdiv_ctl1;
+	u32 dram_pll_sscg_ctl;
+	u32 dram_pll_mnit_ctl;
+	u32 gpu_pll_gnrl_ctl;
+	u32 gpu_pll_div_ctl;
+	u32 gpu_pll_locked_ctl1;
+	u32 gpu_pll_mnit_ctl;
+	u32 vpu_pll_gnrl_ctl;
+	u32 vpu_pll_div_ctl;
+	u32 vpu_pll_locked_ctl1;
+	u32 vpu_pll_mnit_ctl;
+	u32 arm_pll_gnrl_ctl;
+	u32 arm_pll_div_ctl;
+	u32 arm_pll_locked_ctl1;
+	u32 arm_pll_mnit_ctl;
+	u32 sys_pll1_gnrl_ctl;
+	u32 sys_pll1_div_ctl;
+	u32 sys_pll1_locked_ctl1;
+	u32 reserved2[24];
+	u32 sys_pll1_mnit_ctl;
+	u32 sys_pll2_gnrl_ctl;
+	u32 sys_pll2_div_ctl;
+	u32 sys_pll2_locked_ctl1;
+	u32 sys_pll2_mnit_ctl;
+	u32 sys_pll3_gnrl_ctl;
+	u32 sys_pll3_div_ctl;
+	u32 sys_pll3_locked_ctl1;
+	u32 sys_pll3_mnit_ctl;
+	u32 anamix_misc_ctl;
+	u32 anamix_clk_mnit_ctl;
+	u32 reserved3[437];
+	u32 digprog;
+};
+#endif
 
 struct fuse_bank9_regs {
 	u32 mac_addr0;
@@ -258,11 +321,13 @@ struct src {
 	u32 usbophy2_rcr;
 	u32 mipiphy_rcr;
 	u32 pciephy_rcr;
+	/* Exits on i.MX8MQ */
 	u32 hdmi_rcr;
 	u32 disp_rcr;
 	u32 reserved2[2];
 	u32 gpu_rcr;
 	u32 vpu_rcr;
+	/* The following four exits on i.MX8MQ */
 	u32 pcie2_rcr;
 	u32 mipiphy1_rcr;
 	u32 mipiphy2_rcr;
@@ -285,6 +350,7 @@ struct src {
 	u32 gpr10;
 	u32 reserved5[985];
 	u32 ddr1_rcr;
+	/* Exist on i.MX8MQ */
 	u32 ddr2_rcr;
 };
 
@@ -459,7 +525,8 @@ struct bootrom_sw_info {
 	u32 reserved_3[3];
 };
 
-#define ROM_SW_INFO_ADDR_B0	0x00000968
+#define ROM_SW_INFO_ADDR_B0	(IS_ENABLED(CONFIG_IMX8MQ) ? 0x00000968 :\
+				 0x000009e8)
 #define ROM_SW_INFO_ADDR_A0	0x000009e8
 
 #define ROM_SW_INFO_ADDR is_soc_rev(CHIP_REV_1_0) ? \
-- 
2.16.4

^ permalink raw reply related	[flat|nested] 75+ messages in thread

* [U-Boot] [PATCH V2 15/51] imx: add get_cpu_rev support for i.MX8MM
  2019-07-08  1:38 [U-Boot] [PATCH V2 00/51] Support i.MX8MM/N Peng Fan
                   ` (13 preceding siblings ...)
  2019-07-08  1:39 ` [U-Boot] [PATCH V2 14/51] imx8m: update imx-regs " Peng Fan
@ 2019-07-08  1:39 ` Peng Fan
  2019-07-08  1:39 ` [U-Boot] [PATCH V2 16/51] imx8m: rename clock to clock_imx8mq Peng Fan
                   ` (36 subsequent siblings)
  51 siblings, 0 replies; 75+ messages in thread
From: Peng Fan @ 2019-07-08  1:39 UTC (permalink / raw)
  To: u-boot

There are several variants based on i.MX8MM, add the support in
get_cpu_rev

Signed-off-by: Peng Fan <peng.fan@nxp.com>
---
 arch/arm/mach-imx/imx8m/soc.c | 57 +++++++++++++++++++++++++++++++++++--------
 1 file changed, 47 insertions(+), 10 deletions(-)

diff --git a/arch/arm/mach-imx/imx8m/soc.c b/arch/arm/mach-imx/imx8m/soc.c
index 7ec39b3e47..5115471eff 100644
--- a/arch/arm/mach-imx/imx8m/soc.c
+++ b/arch/arm/mach-imx/imx8m/soc.c
@@ -130,25 +130,62 @@ static struct mm_region imx8m_mem_map[] = {
 
 struct mm_region *mem_map = imx8m_mem_map;
 
+static u32 get_cpu_variant_type(u32 type)
+{
+	struct ocotp_regs *ocotp = (struct ocotp_regs *)OCOTP_BASE_ADDR;
+	struct fuse_bank *bank = &ocotp->bank[1];
+	struct fuse_bank1_regs *fuse =
+		(struct fuse_bank1_regs *)bank->fuse_regs;
+
+	u32 value = readl(&fuse->tester4);
+
+	if (type == MXC_CPU_IMX8MM) {
+		switch (value & 0x3) {
+		case 2:
+			if (value & 0x1c0000)
+				return MXC_CPU_IMX8MMDL;
+			else
+				return MXC_CPU_IMX8MMD;
+		case 3:
+			if (value & 0x1c0000)
+				return MXC_CPU_IMX8MMSL;
+			else
+				return MXC_CPU_IMX8MMS;
+		default:
+			if (value & 0x1c0000)
+				return MXC_CPU_IMX8MML;
+			break;
+		}
+	}
+
+	return type;
+}
+
 u32 get_cpu_rev(void)
 {
 	struct anamix_pll *ana_pll = (struct anamix_pll *)ANATOP_BASE_ADDR;
 	u32 reg = readl(&ana_pll->digprog);
 	u32 type = (reg >> 16) & 0xff;
+	u32 major_low = (reg >> 8) & 0xff;
 	u32 rom_version;
 
 	reg &= 0xff;
 
-	if (reg == CHIP_REV_1_0) {
-		/*
-		 * For B0 chip, the DIGPROG is not updated, still TO1.0.
-		 * we have to check ROM version further
-		 */
-		rom_version = readl((void __iomem *)ROM_VERSION_A0);
-		if (rom_version != CHIP_REV_1_0) {
-			rom_version = readl((void __iomem *)ROM_VERSION_B0);
-			if (rom_version >= CHIP_REV_2_0)
-				reg = CHIP_REV_2_0;
+	/* i.MX8MM */
+	if (major_low == 0x41) {
+		type = get_cpu_variant_type(MXC_CPU_IMX8MM);
+	} else {
+		if (reg == CHIP_REV_1_0) {
+			/*
+			 * For B0 chip, the DIGPROG is not updated, still TO1.0.
+			 * we have to check ROM version further
+			 */
+			rom_version = readl((void __iomem *)ROM_VERSION_A0);
+			if (rom_version != CHIP_REV_1_0) {
+				rom_version = readl((void __iomem *)ROM_VERSION_B0);
+				if (rom_version >= CHIP_REV_2_0)
+					reg = CHIP_REV_2_0;
+			}
 		}
 	}
 
-- 
2.16.4

^ permalink raw reply related	[flat|nested] 75+ messages in thread

* [U-Boot] [PATCH V2 16/51] imx8m: rename clock to clock_imx8mq
  2019-07-08  1:38 [U-Boot] [PATCH V2 00/51] Support i.MX8MM/N Peng Fan
                   ` (14 preceding siblings ...)
  2019-07-08  1:39 ` [U-Boot] [PATCH V2 15/51] imx: add get_cpu_rev support " Peng Fan
@ 2019-07-08  1:39 ` Peng Fan
  2019-07-08  1:39 ` [U-Boot] [PATCH V2 17/51] imx8m: restructure clock.h Peng Fan
                   ` (35 subsequent siblings)
  51 siblings, 0 replies; 75+ messages in thread
From: Peng Fan @ 2019-07-08  1:39 UTC (permalink / raw)
  To: u-boot

i.MX8MQ and i.MX8MM has totally different pll design, so
rename clock to clock_imx8mq.

Signed-off-by: Peng Fan <peng.fan@nxp.com>
---
 arch/arm/mach-imx/imx8m/Makefile                    | 3 ++-
 arch/arm/mach-imx/imx8m/{clock.c => clock_imx8mq.c} | 0
 2 files changed, 2 insertions(+), 1 deletion(-)
 rename arch/arm/mach-imx/imx8m/{clock.c => clock_imx8mq.c} (100%)

diff --git a/arch/arm/mach-imx/imx8m/Makefile b/arch/arm/mach-imx/imx8m/Makefile
index feff4941c1..42a1544c6b 100644
--- a/arch/arm/mach-imx/imx8m/Makefile
+++ b/arch/arm/mach-imx/imx8m/Makefile
@@ -3,4 +3,5 @@
 # Copyright 2017 NXP
 
 obj-y += lowlevel_init.o
-obj-y += clock.o clock_slice.o soc.o
+obj-y += clock_slice.o soc.o
+obj-$(CONFIG_IMX8MQ) += clock_imx8mq.o
diff --git a/arch/arm/mach-imx/imx8m/clock.c b/arch/arm/mach-imx/imx8m/clock_imx8mq.c
similarity index 100%
rename from arch/arm/mach-imx/imx8m/clock.c
rename to arch/arm/mach-imx/imx8m/clock_imx8mq.c
-- 
2.16.4

^ permalink raw reply related	[flat|nested] 75+ messages in thread

* [U-Boot] [PATCH V2 17/51] imx8m: restructure clock.h
  2019-07-08  1:38 [U-Boot] [PATCH V2 00/51] Support i.MX8MM/N Peng Fan
                   ` (15 preceding siblings ...)
  2019-07-08  1:39 ` [U-Boot] [PATCH V2 16/51] imx8m: rename clock to clock_imx8mq Peng Fan
@ 2019-07-08  1:39 ` Peng Fan
  2019-07-08  1:39 ` [U-Boot] [PATCH V2 18/51] imx8m: add clk support for i.MX8MM Peng Fan
                   ` (34 subsequent siblings)
  51 siblings, 0 replies; 75+ messages in thread
From: Peng Fan @ 2019-07-08  1:39 UTC (permalink / raw)
  To: u-boot

i.MX8MQ and i.MX8MM use different analog pll design, but they
share same ccm design.
Add clock_imx8mq.h for i.MX8MQ
keep common part in clock.h

Signed-off-by: Peng Fan <peng.fan@nxp.com>
---
 arch/arm/include/asm/arch-imx8m/clock.h        | 491 +++----------------------
 arch/arm/include/asm/arch-imx8m/clock_imx8mq.h | 424 +++++++++++++++++++++
 arch/arm/mach-imx/imx8m/clock_imx8mq.c         |   5 +-
 3 files changed, 467 insertions(+), 453 deletions(-)
 create mode 100644 arch/arm/include/asm/arch-imx8m/clock_imx8mq.h

diff --git a/arch/arm/include/asm/arch-imx8m/clock.h b/arch/arm/include/asm/arch-imx8m/clock.h
index e7c1670f6b..7225c760fe 100644
--- a/arch/arm/include/asm/arch-imx8m/clock.h
+++ b/arch/arm/include/asm/arch-imx8m/clock.h
@@ -1,28 +1,29 @@
 /* SPDX-License-Identifier: GPL-2.0+ */
 /*
- * Copyright 2017 NXP
- *
- * Peng Fan <peng.fan@nxp.com>
+ * Copyright 2017-2019 NXP
  */
 
-#ifndef _ASM_ARCH_IMX8M_CLOCK_H
-#define _ASM_ARCH_IMX8M_CLOCK_H
-
 #include <linux/bitops.h>
 
+#ifdef CONFIG_IMX8MQ
+#include <asm/arch/clock_imx8mq.h>
+#else
+#error "Error no clock.h"
+#endif
+
 #define MHZ(X)	((X) * 1000000UL)
 
-enum pll_clocks {
-	ANATOP_ARM_PLL,
-	ANATOP_GPU_PLL,
-	ANATOP_SYSTEM_PLL1,
-	ANATOP_SYSTEM_PLL2,
-	ANATOP_SYSTEM_PLL3,
-	ANATOP_AUDIO_PLL1,
-	ANATOP_AUDIO_PLL2,
-	ANATOP_VIDEO_PLL1,
-	ANATOP_VIDEO_PLL2,
-	ANATOP_DRAM_PLL,
+/* Mainly for compatible to imx common code. */
+enum mxc_clock {
+	MXC_ARM_CLK = 0,
+	MXC_IPG_CLK,
+	MXC_CSPI_CLK,
+	MXC_ESDHC_CLK,
+	MXC_ESDHC2_CLK,
+	MXC_ESDHC3_CLK,
+	MXC_I2C_CLK,
+	MXC_UART_CLK,
+	MXC_QSPI_CLK,
 };
 
 enum clk_slice_type {
@@ -35,297 +36,6 @@ enum clk_slice_type {
 	DRAM_SEL_CLOCK_SLICE,
 };
 
-enum clk_root_index {
-	MXC_ARM_CLK			= 0,
-	ARM_A53_CLK_ROOT		= 0,
-	ARM_M4_CLK_ROOT			= 1,
-	VPU_A53_CLK_ROOT		= 2,
-	GPU_CORE_CLK_ROOT		= 3,
-	GPU_SHADER_CLK_ROOT		= 4,
-	MAIN_AXI_CLK_ROOT		= 16,
-	ENET_AXI_CLK_ROOT		= 17,
-	NAND_USDHC_BUS_CLK_ROOT		= 18,
-	VPU_BUS_CLK_ROOT		= 19,
-	DISPLAY_AXI_CLK_ROOT		= 20,
-	DISPLAY_APB_CLK_ROOT		= 21,
-	DISPLAY_RTRM_CLK_ROOT		= 22,
-	USB_BUS_CLK_ROOT		= 23,
-	GPU_AXI_CLK_ROOT		= 24,
-	GPU_AHB_CLK_ROOT		= 25,
-	NOC_CLK_ROOT			= 26,
-	NOC_APB_CLK_ROOT		= 27,
-	AHB_CLK_ROOT			= 32,
-	IPG_CLK_ROOT			= 33,
-	MXC_IPG_CLK			= 33,
-	AUDIO_AHB_CLK_ROOT		= 34,
-	MIPI_DSI_ESC_RX_CLK_ROOT	= 36,
-	DRAM_SEL_CFG			= 48,
-	CORE_SEL_CFG			= 49,
-	DRAM_ALT_CLK_ROOT		= 64,
-	DRAM_APB_CLK_ROOT		= 65,
-	VPU_G1_CLK_ROOT			= 66,
-	VPU_G2_CLK_ROOT			= 67,
-	DISPLAY_DTRC_CLK_ROOT		= 68,
-	DISPLAY_DC8000_CLK_ROOT		= 69,
-	PCIE1_CTRL_CLK_ROOT		= 70,
-	PCIE1_PHY_CLK_ROOT		= 71,
-	PCIE1_AUX_CLK_ROOT		= 72,
-	DC_PIXEL_CLK_ROOT		= 73,
-	LCDIF_PIXEL_CLK_ROOT		= 74,
-	SAI1_CLK_ROOT			= 75,
-	SAI2_CLK_ROOT			= 76,
-	SAI3_CLK_ROOT			= 77,
-	SAI4_CLK_ROOT			= 78,
-	SAI5_CLK_ROOT			= 79,
-	SAI6_CLK_ROOT			= 80,
-	SPDIF1_CLK_ROOT			= 81,
-	SPDIF2_CLK_ROOT			= 82,
-	ENET_REF_CLK_ROOT		= 83,
-	ENET_TIMER_CLK_ROOT		= 84,
-	ENET_PHY_REF_CLK_ROOT		= 85,
-	NAND_CLK_ROOT			= 86,
-	QSPI_CLK_ROOT			= 87,
-	MXC_ESDHC_CLK			= 88,
-	USDHC1_CLK_ROOT			= 88,
-	MXC_ESDHC2_CLK			= 89,
-	USDHC2_CLK_ROOT			= 89,
-	I2C1_CLK_ROOT			= 90,
-	MXC_I2C_CLK			= 90,
-	I2C2_CLK_ROOT			= 91,
-	I2C3_CLK_ROOT			= 92,
-	I2C4_CLK_ROOT			= 93,
-	UART1_CLK_ROOT			= 94,
-	UART2_CLK_ROOT			= 95,
-	UART3_CLK_ROOT			= 96,
-	UART4_CLK_ROOT			= 97,
-	USB_CORE_REF_CLK_ROOT		= 98,
-	USB_PHY_REF_CLK_ROOT		= 99,
-	GIC_CLK_ROOT			= 100,
-	ECSPI1_CLK_ROOT			= 101,
-	ECSPI2_CLK_ROOT			= 102,
-	PWM1_CLK_ROOT			= 103,
-	PWM2_CLK_ROOT			= 104,
-	PWM3_CLK_ROOT			= 105,
-	PWM4_CLK_ROOT			= 106,
-	GPT1_CLK_ROOT			= 107,
-	GPT2_CLK_ROOT			= 108,
-	GPT3_CLK_ROOT			= 109,
-	GPT4_CLK_ROOT			= 110,
-	GPT5_CLK_ROOT			= 111,
-	GPT6_CLK_ROOT			= 112,
-	TRACE_CLK_ROOT			= 113,
-	WDOG_CLK_ROOT			= 114,
-	WRCLK_CLK_ROOT			= 115,
-	IPP_DO_CLKO1			= 116,
-	IPP_DO_CLKO2			= 117,
-	MIPI_DSI_CORE_CLK_ROOT		= 118,
-	MIPI_DSI_PHY_REF_CLK_ROOT	= 119,
-	MIPI_DSI_DBI_CLK_ROOT		= 120,
-	OLD_MIPI_DSI_ESC_CLK_ROOT	= 121,
-	MIPI_CSI1_CORE_CLK_ROOT		= 122,
-	MIPI_CSI1_PHY_REF_CLK_ROOT	= 123,
-	MIPI_CSI1_ESC_CLK_ROOT		= 124,
-	MIPI_CSI2_CORE_CLK_ROOT		= 125,
-	MIPI_CSI2_PHY_REF_CLK_ROOT	= 126,
-	MIPI_CSI2_ESC_CLK_ROOT		= 127,
-	PCIE2_CTRL_CLK_ROOT		= 128,
-	PCIE2_PHY_CLK_ROOT		= 129,
-	PCIE2_AUX_CLK_ROOT		= 130,
-	ECSPI3_CLK_ROOT			= 131,
-	OLD_MIPI_DSI_ESC_RX_ROOT	= 132,
-	DISPLAY_HDMI_CLK_ROOT		= 133,
-	CLK_ROOT_MAX,
-};
-
-enum clk_root_src {
-	OSC_25M_CLK,
-	ARM_PLL_CLK,
-	DRAM_PLL1_CLK,
-	VIDEO_PLL2_CLK,
-	VPU_PLL_CLK,
-	GPU_PLL_CLK,
-	SYSTEM_PLL1_800M_CLK,
-	SYSTEM_PLL1_400M_CLK,
-	SYSTEM_PLL1_266M_CLK,
-	SYSTEM_PLL1_200M_CLK,
-	SYSTEM_PLL1_160M_CLK,
-	SYSTEM_PLL1_133M_CLK,
-	SYSTEM_PLL1_100M_CLK,
-	SYSTEM_PLL1_80M_CLK,
-	SYSTEM_PLL1_40M_CLK,
-	SYSTEM_PLL2_1000M_CLK,
-	SYSTEM_PLL2_500M_CLK,
-	SYSTEM_PLL2_333M_CLK,
-	SYSTEM_PLL2_250M_CLK,
-	SYSTEM_PLL2_200M_CLK,
-	SYSTEM_PLL2_166M_CLK,
-	SYSTEM_PLL2_125M_CLK,
-	SYSTEM_PLL2_100M_CLK,
-	SYSTEM_PLL2_50M_CLK,
-	SYSTEM_PLL3_CLK,
-	AUDIO_PLL1_CLK,
-	AUDIO_PLL2_CLK,
-	VIDEO_PLL_CLK,
-	OSC_32K_CLK,
-	EXT_CLK_1,
-	EXT_CLK_2,
-	EXT_CLK_3,
-	EXT_CLK_4,
-	OSC_27M_CLK,
-};
-
-/* CCGR index */
-enum clk_ccgr_index {
-	CCGR_DVFS = 0,
-	CCGR_ANAMIX = 1,
-	CCGR_CPU = 2,
-	CCGR_CSU = 4,
-	CCGR_DRAM1 = 5,
-	CCGR_DRAM2_OBSOLETE = 6,
-	CCGR_ECSPI1 = 7,
-	CCGR_ECSPI2 = 8,
-	CCGR_ECSPI3 = 9,
-	CCGR_ENET1 = 10,
-	CCGR_GPIO1 = 11,
-	CCGR_GPIO2 = 12,
-	CCGR_GPIO3 = 13,
-	CCGR_GPIO4 = 14,
-	CCGR_GPIO5 = 15,
-	CCGR_GPT1 = 16,
-	CCGR_GPT2 = 17,
-	CCGR_GPT3 = 18,
-	CCGR_GPT4 = 19,
-	CCGR_GPT5 = 20,
-	CCGR_GPT6 = 21,
-	CCGR_HS = 22,
-	CCGR_I2C1 = 23,
-	CCGR_I2C2 = 24,
-	CCGR_I2C3 = 25,
-	CCGR_I2C4 = 26,
-	CCGR_IOMUX = 27,
-	CCGR_IOMUX1 = 28,
-	CCGR_IOMUX2 = 29,
-	CCGR_IOMUX3 = 30,
-	CCGR_IOMUX4 = 31,
-	CCGR_M4 = 32,
-	CCGR_MU = 33,
-	CCGR_OCOTP = 34,
-	CCGR_OCRAM = 35,
-	CCGR_OCRAM_S = 36,
-	CCGR_PCIE = 37,
-	CCGR_PERFMON1 = 38,
-	CCGR_PERFMON2 = 39,
-	CCGR_PWM1 = 40,
-	CCGR_PWM2 = 41,
-	CCGR_PWM3 = 42,
-	CCGR_PWM4 = 43,
-	CCGR_QOS = 44,
-	CCGR_DISMIX = 45,
-	CCGR_MEGAMIX = 46,
-	CCGR_QSPI = 47,
-	CCGR_RAWNAND = 48,
-	CCGR_RDC = 49,
-	CCGR_ROM = 50,
-	CCGR_SAI1 = 51,
-	CCGR_SAI2 = 52,
-	CCGR_SAI3 = 53,
-	CCGR_SAI4 = 54,
-	CCGR_SAI5 = 55,
-	CCGR_SAI6 = 56,
-	CCGR_SCTR = 57,
-	CCGR_SDMA1 = 58,
-	CCGR_SDMA2 = 59,
-	CCGR_SEC_DEBUG = 60,
-	CCGR_SEMA1 = 61,
-	CCGR_SEMA2 = 62,
-	CCGR_SIM_DISPLAY = 63,
-	CCGR_SIM_ENET = 64,
-	CCGR_SIM_M = 65,
-	CCGR_SIM_MAIN = 66,
-	CCGR_SIM_S = 67,
-	CCGR_SIM_WAKEUP = 68,
-	CCGR_SIM_USB = 69,
-	CCGR_SIM_VPU = 70,
-	CCGR_SNVS = 71,
-	CCGR_TRACE = 72,
-	CCGR_UART1 = 73,
-	CCGR_UART2 = 74,
-	CCGR_UART3 = 75,
-	CCGR_UART4 = 76,
-	CCGR_USB_CTRL1 = 77,
-	CCGR_USB_CTRL2 = 78,
-	CCGR_USB_PHY1 = 79,
-	CCGR_USB_PHY2 = 80,
-	CCGR_USDHC1 = 81,
-	CCGR_USDHC2 = 82,
-	CCGR_WDOG1 = 83,
-	CCGR_WDOG2 = 84,
-	CCGR_WDOG3 = 85,
-	CCGR_VA53 = 86,
-	CCGR_GPU = 87,
-	CCGR_HEVC = 88,
-	CCGR_AVC = 89,
-	CCGR_VP9 = 90,
-	CCGR_HEVC_INTER = 91,
-	CCGR_GIC = 92,
-	CCGR_DISPLAY = 93,
-	CCGR_HDMI = 94,
-	CCGR_HDMI_PHY = 95,
-	CCGR_XTAL = 96,
-	CCGR_PLL = 97,
-	CCGR_TSENSOR = 98,
-	CCGR_VPU_DEC = 99,
-	CCGR_PCIE2 = 100,
-	CCGR_MIPI_CSI1 = 101,
-	CCGR_MIPI_CSI2 = 102,
-	CCGR_MAX,
-};
-
-/* src index */
-enum clk_src_index {
-	CLK_SRC_CKIL_SYNC_REQ = 0,
-	CLK_SRC_ARM_PLL_EN = 1,
-	CLK_SRC_GPU_PLL_EN = 2,
-	CLK_SRC_VPU_PLL_EN = 3,
-	CLK_SRC_DRAM_PLL_EN = 4,
-	CLK_SRC_SYSTEM_PLL1_EN = 5,
-	CLK_SRC_SYSTEM_PLL2_EN = 6,
-	CLK_SRC_SYSTEM_PLL3_EN = 7,
-	CLK_SRC_AUDIO_PLL1_EN = 8,
-	CLK_SRC_AUDIO_PLL2_EN = 9,
-	CLK_SRC_VIDEO_PLL1_EN = 10,
-	CLK_SRC_VIDEO_PLL2_EN = 11,
-	CLK_SRC_ARM_PLL = 12,
-	CLK_SRC_GPU_PLL = 13,
-	CLK_SRC_VPU_PLL = 14,
-	CLK_SRC_DRAM_PLL = 15,
-	CLK_SRC_SYSTEM_PLL1_800M = 16,
-	CLK_SRC_SYSTEM_PLL1_400M = 17,
-	CLK_SRC_SYSTEM_PLL1_266M = 18,
-	CLK_SRC_SYSTEM_PLL1_200M = 19,
-	CLK_SRC_SYSTEM_PLL1_160M = 20,
-	CLK_SRC_SYSTEM_PLL1_133M = 21,
-	CLK_SRC_SYSTEM_PLL1_100M = 22,
-	CLK_SRC_SYSTEM_PLL1_80M = 23,
-	CLK_SRC_SYSTEM_PLL1_40M = 24,
-	CLK_SRC_SYSTEM_PLL2_1000M = 25,
-	CLK_SRC_SYSTEM_PLL2_500M = 26,
-	CLK_SRC_SYSTEM_PLL2_333M = 27,
-	CLK_SRC_SYSTEM_PLL2_250M = 28,
-	CLK_SRC_SYSTEM_PLL2_200M = 29,
-	CLK_SRC_SYSTEM_PLL2_166M = 30,
-	CLK_SRC_SYSTEM_PLL2_125M = 31,
-	CLK_SRC_SYSTEM_PLL2_100M = 32,
-	CLK_SRC_SYSTEM_PLL2_50M = 33,
-	CLK_SRC_SYSTEM_PLL3 = 34,
-	CLK_SRC_AUDIO_PLL1 = 35,
-	CLK_SRC_AUDIO_PLL2 = 36,
-	CLK_SRC_VIDEO_PLL1 = 37,
-	CLK_SRC_VIDEO_PLL2 = 38,
-	CLK_SRC_OSC_25M = 39,
-	CLK_SRC_OSC_27M = 40,
-};
-
 enum root_pre_div {
 	CLK_ROOT_PRE_DIV1 = 0,
 	CLK_ROOT_PRE_DIV2,
@@ -466,6 +176,29 @@ struct ccm_reg {
 	struct ccm_root ip_root[78];
 };
 
+enum enet_freq {
+	ENET_25MHZ = 0,
+	ENET_50MHZ,
+	ENET_125MHZ,
+};
+
+#define DRAM_BYPASS_ROOT_CONFIG(_rate, _m, _p, _s, _k)			\
+	{								\
+		.clk		=	(_rate),			\
+		.alt_root_sel	=	(_m),				\
+		.alt_pre_div	=	(_p),				\
+		.apb_root_sel	=	(_s),				\
+		.apb_pre_div	=	(_k),				\
+	}
+
+struct dram_bypass_clk_setting {
+	ulong clk;
+	int alt_root_sel;
+	enum root_pre_div alt_pre_div;
+	int apb_root_sel;
+	enum root_pre_div apb_pre_div;
+};
+
 #define CCGR_CLK_ON_MASK	0x03
 #define CLK_SRC_ON_MASK		0x03
 
@@ -503,117 +236,6 @@ struct ccm_reg {
 #define CLK_ROOT_IPG_POST_DIV_MASK	0x3
 #define CLK_ROOT_POST_DIV_SHIFT		0
 #define CLK_ROOT_POST_DIV(n)		((n) & 0x3f)
-
-/* AUDIO PLL1/2 VIDEO PLL1 GPU PLL VPU PLL ARM PLL*/
-#define FRAC_PLL_LOCK_MASK		BIT(31)
-#define FRAC_PLL_CLKE_MASK		BIT(21)
-#define FRAC_PLL_PD_MASK		BIT(19)
-#define FRAC_PLL_REFCLK_SEL_MASK	BIT(16)
-#define FRAC_PLL_LOCK_SEL_MASK		BIT(15)
-#define FRAC_PLL_BYPASS_MASK		BIT(14)
-#define FRAC_PLL_COUNTCLK_SEL_MASK	BIT(13)
-#define FRAC_PLL_NEWDIV_VAL_MASK	BIT(12)
-#define FRAC_PLL_NEWDIV_ACK_MASK	BIT(11)
-#define FRAC_PLL_REFCLK_DIV_VAL(n)	(((n) << 5) & (0x3f << 5))
-#define FRAC_PLL_REFCLK_DIV_VAL_MASK	(0x3f << 5)
-#define FRAC_PLL_REFCLK_DIV_VAL_SHIFT	5
-#define FRAC_PLL_OUTPUT_DIV_VAL_MASK	0x1f
-#define FRAC_PLL_OUTPUT_DIV_VAL(n)	((n) & 0x1f)
-
-#define FRAC_PLL_REFCLK_SEL_OSC_25M	(0 << 16)
-#define FRAC_PLL_REFCLK_SEL_OSC_27M	BIT(16)
-#define FRAC_PLL_REFCLK_SEL_HDMI_PHY_27M (2 << 16)
-#define FRAC_PLL_REFCLK_SEL_CLK_PN	(3 << 16)
-
-#define FRAC_PLL_FRAC_DIV_CTL_MASK	(0x1ffffff << 7)
-#define FRAC_PLL_FRAC_DIV_CTL_SHIFT	7
-#define FRAC_PLL_INT_DIV_CTL_MASK	0x7f
-#define FRAC_PLL_INT_DIV_CTL_VAL(n)	((n) & 0x7f)
-
-/* SYS PLL1/2/3 VIDEO PLL2 DRAM PLL */
-#define SSCG_PLL_LOCK_MASK		BIT(31)
-#define SSCG_PLL_CLKE_MASK		BIT(25)
-#define SSCG_PLL_DIV2_CLKE_MASK		BIT(23)
-#define SSCG_PLL_DIV3_CLKE_MASK		BIT(21)
-#define SSCG_PLL_DIV4_CLKE_MASK		BIT(19)
-#define SSCG_PLL_DIV5_CLKE_MASK		BIT(17)
-#define SSCG_PLL_DIV6_CLKE_MASK		BIT(15)
-#define SSCG_PLL_DIV8_CLKE_MASK		BIT(13)
-#define SSCG_PLL_DIV10_CLKE_MASK	BIT(11)
-#define SSCG_PLL_DIV20_CLKE_MASK	BIT(9)
-#define SSCG_PLL_VIDEO_PLL2_CLKE_MASK	BIT(9)
-#define SSCG_PLL_DRAM_PLL_CLKE_MASK	BIT(9)
-#define SSCG_PLL_PLL3_CLKE_MASK		BIT(9)
-#define SSCG_PLL_PD_MASK		BIT(7)
-#define SSCG_PLL_BYPASS1_MASK		BIT(5)
-#define SSCG_PLL_BYPASS2_MASK		BIT(4)
-#define SSCG_PLL_LOCK_SEL_MASK		BIT(3)
-#define SSCG_PLL_COUNTCLK_SEL_MASK	BIT(2)
-#define SSCG_PLL_REFCLK_SEL_MASK	0x3
-#define SSCG_PLL_REFCLK_SEL_OSC_25M	(0 << 16)
-#define SSCG_PLL_REFCLK_SEL_OSC_27M	BIT(16)
-#define SSCG_PLL_REFCLK_SEL_HDMI_PHY_27M (2 << 16)
-#define SSCG_PLL_REFCLK_SEL_CLK_PN	(3 << 16)
-
-#define SSCG_PLL_SSDS_MASK		BIT(8)
-#define SSCG_PLL_SSMD_MASK		(0x7 << 5)
-#define SSCG_PLL_SSMF_MASK		(0xf << 1)
-#define SSCG_PLL_SSE_MASK		0x1
-
-#define SSCG_PLL_REF_DIVR1_MASK		(0x7 << 25)
-#define SSCG_PLL_REF_DIVR1_SHIFT	25
-#define SSCG_PLL_REF_DIVR1_VAL(n)	(((n) << 25) & SSCG_PLL_REF_DIVR1_MASK)
-#define SSCG_PLL_REF_DIVR2_MASK		(0x3f << 19)
-#define SSCG_PLL_REF_DIVR2_SHIFT	19
-#define SSCG_PLL_REF_DIVR2_VAL(n)	(((n) << 19) & SSCG_PLL_REF_DIVR2_MASK)
-#define SSCG_PLL_FEEDBACK_DIV_F1_MASK	(0x3f << 13)
-#define SSCG_PLL_FEEDBACK_DIV_F1_SHIFT	13
-#define SSCG_PLL_FEEDBACK_DIV_F1_VAL(n)	(((n) << 13) & \
-					 SSCG_PLL_FEEDBACK_DIV_F1_MASK)
-#define SSCG_PLL_FEEDBACK_DIV_F2_MASK	(0x3f << 7)
-#define SSCG_PLL_FEEDBACK_DIV_F2_SHIFT	7
-#define SSCG_PLL_FEEDBACK_DIV_F2_VAL(n)	(((n) << 7) & \
-					 SSCG_PLL_FEEDBACK_DIV_F2_MASK)
-#define SSCG_PLL_OUTPUT_DIV_VAL_MASK	(0x3f << 1)
-#define SSCG_PLL_OUTPUT_DIV_VAL_SHIFT	1
-#define SSCG_PLL_OUTPUT_DIV_VAL(n)	(((n) << 1) & \
-					 SSCG_PLL_OUTPUT_DIV_VAL_MASK)
-#define SSCG_PLL_FILTER_RANGE_MASK	0x1
-
-#define HW_DIGPROG_MAJOR_UPPER_MASK	(0xff << 16)
-#define HW_DIGPROG_MAJOR_LOWER_MASK	(0xff << 8)
-#define HW_DIGPROG_MINOR_MASK		0xff
-
-#define HW_OSC_27M_CLKE_MASK		BIT(4)
-#define HW_OSC_25M_CLKE_MASK		BIT(2)
-#define HW_OSC_32K_SEL_MASK		0x1
-#define HW_OSC_32K_SEL_RTC		0x1
-#define HW_OSC_32K_SEL_25M_DIV800	0x0
-
-#define HW_FRAC_ARM_PLL_DIV_MASK	(0x7 << 20)
-#define HW_FRAC_ARM_PLL_DIV_SHIFT	20
-#define HW_FRAC_VPU_PLL_DIV_MASK	(0x7 << 16)
-#define HW_FRAC_VPU_PLL_DIV_SHIFT	16
-#define HW_FRAC_GPU_PLL_DIV_MASK	(0x7 << 12)
-#define HW_FRAC_GPU_PLL_DIV_SHIFT	12
-#define HW_FRAC_VIDEO_PLL1_DIV_MASK	(0x7 << 10)
-#define HW_FRAC_VIDEO_PLL1_DIV_SHIFT	10
-#define HW_FRAC_AUDIO_PLL2_DIV_MASK	(0x7 << 4)
-#define HW_FRAC_AUDIO_PLL2_DIV_SHIFT	4
-#define HW_FRAC_AUDIO_PLL1_DIV_MASK	0x7
-#define HW_FRAC_AUDIO_PLL1_DIV_SHIFT	0
-
-#define HW_SSCG_VIDEO_PLL2_DIV_MASK	(0x7 << 16)
-#define HW_SSCG_VIDEO_PLL2_DIV_SHIFT	16
-#define HW_SSCG_DRAM_PLL_DIV_MASK	(0x7 << 14)
-#define HW_SSCG_DRAM_PLL_DIV_SHIFT	14
-#define HW_SSCG_SYSTEM_PLL3_DIV_MASK	(0x7 << 8)
-#define HW_SSCG_SYSTEM_PLL3_DIV_SHIFT	8
-#define HW_SSCG_SYSTEM_PLL2_DIV_MASK	(0x7 << 4)
-#define HW_SSCG_SYSTEM_PLL2_DIV_SHIFT	4
-#define HW_SSCG_SYSTEM_PLL1_DIV_MASK	0x7
-#define HW_SSCG_SYSTEM_PLL1_DIV_SHIFT	0
-
 #define ENET1_REF_CLK_ROOT_FROM_PLL_ENET_MAIN_125M_CLK		0x01000000
 #define ENET1_REF_CLK_ROOT_FROM_PLL_ENET_MAIN_50M_CLK		0x02000000
 #define ENET1_REF_CLK_ROOT_FROM_PLL_ENET_MAIN_25M_CLK		0x03000000
@@ -622,34 +244,6 @@ struct ccm_reg {
 #define ENET1_TIME_CLK_ROOT_FROM_PLL_ENET_MAIN_100M_CLK		0x01000000
 #define ENET_PHY_REF_CLK_ROOT_FROM_PLL_ENET_MAIN_25M_CLK	0x01000000
 
-enum enet_freq {
-	ENET_25MHZ = 0,
-	ENET_50MHZ,
-	ENET_125MHZ,
-};
-
-enum frac_pll_out_val {
-	FRAC_PLL_OUT_1000M,
-	FRAC_PLL_OUT_1600M,
-};
-
-#define DRAM_BYPASS_ROOT_CONFIG(_rate, _m, _p, _s, _k)			\
-	{								\
-		.clk		=	(_rate),			\
-		.alt_root_sel	=	(_m),				\
-		.alt_pre_div	=	(_p),				\
-		.apb_root_sel	=	(_s),				\
-		.apb_pre_div	=	(_k),				\
-	}
-
-struct dram_bypass_clk_setting {
-	ulong clk;
-	int alt_root_sel;
-	enum root_pre_div alt_pre_div;
-	int apb_root_sel;
-	enum root_pre_div apb_pre_div;
-};
-
 void dram_pll_init(ulong pll_val);
 void dram_enable_bypass(ulong clk_val);
 void dram_disable_bypass(void);
@@ -659,7 +253,7 @@ int clock_init(void);
 void init_clk_usdhc(u32 index);
 void init_uart_clk(u32 index);
 void init_wdog_clk(void);
-unsigned int mxc_get_clock(enum clk_root_index clk);
+unsigned int mxc_get_clock(enum mxc_clock clk);
 int clock_enable(enum clk_ccgr_index index, bool enable);
 int clock_root_enabled(enum clk_root_index clock_id);
 int clock_root_cfg(enum clk_root_index clock_id, enum root_pre_div pre_div,
@@ -675,4 +269,3 @@ int set_clk_qspi(void);
 void enable_ocotp_clk(unsigned char enable);
 int enable_i2c_clk(unsigned char enable, unsigned int i2c_num);
 int set_clk_enet(enum enet_freq type);
-#endif
diff --git a/arch/arm/include/asm/arch-imx8m/clock_imx8mq.h b/arch/arm/include/asm/arch-imx8m/clock_imx8mq.h
new file mode 100644
index 0000000000..9fa9eb2687
--- /dev/null
+++ b/arch/arm/include/asm/arch-imx8m/clock_imx8mq.h
@@ -0,0 +1,424 @@
+/* SPDX-License-Identifier: GPL-2.0+ */
+/*
+ * Copyright 2017 NXP
+ *
+ * Peng Fan <peng.fan@nxp.com>
+ */
+
+#ifndef _ASM_ARCH_IMX8M_CLOCK_H
+#define _ASM_ARCH_IMX8M_CLOCK_H
+
+enum pll_clocks {
+	ANATOP_ARM_PLL,
+	ANATOP_GPU_PLL,
+	ANATOP_SYSTEM_PLL1,
+	ANATOP_SYSTEM_PLL2,
+	ANATOP_SYSTEM_PLL3,
+	ANATOP_AUDIO_PLL1,
+	ANATOP_AUDIO_PLL2,
+	ANATOP_VIDEO_PLL1,
+	ANATOP_VIDEO_PLL2,
+	ANATOP_DRAM_PLL,
+};
+
+enum clk_root_index {
+	ARM_A53_CLK_ROOT		= 0,
+	ARM_M4_CLK_ROOT			= 1,
+	VPU_A53_CLK_ROOT		= 2,
+	GPU_CORE_CLK_ROOT		= 3,
+	GPU_SHADER_CLK_ROOT		= 4,
+	MAIN_AXI_CLK_ROOT		= 16,
+	ENET_AXI_CLK_ROOT		= 17,
+	NAND_USDHC_BUS_CLK_ROOT		= 18,
+	VPU_BUS_CLK_ROOT		= 19,
+	DISPLAY_AXI_CLK_ROOT		= 20,
+	DISPLAY_APB_CLK_ROOT		= 21,
+	DISPLAY_RTRM_CLK_ROOT		= 22,
+	USB_BUS_CLK_ROOT		= 23,
+	GPU_AXI_CLK_ROOT		= 24,
+	GPU_AHB_CLK_ROOT		= 25,
+	NOC_CLK_ROOT			= 26,
+	NOC_APB_CLK_ROOT		= 27,
+	AHB_CLK_ROOT			= 32,
+	IPG_CLK_ROOT			= 33,
+	AUDIO_AHB_CLK_ROOT		= 34,
+	MIPI_DSI_ESC_RX_CLK_ROOT	= 36,
+	DRAM_SEL_CFG			= 48,
+	CORE_SEL_CFG			= 49,
+	DRAM_ALT_CLK_ROOT		= 64,
+	DRAM_APB_CLK_ROOT		= 65,
+	VPU_G1_CLK_ROOT			= 66,
+	VPU_G2_CLK_ROOT			= 67,
+	DISPLAY_DTRC_CLK_ROOT		= 68,
+	DISPLAY_DC8000_CLK_ROOT		= 69,
+	PCIE1_CTRL_CLK_ROOT		= 70,
+	PCIE1_PHY_CLK_ROOT		= 71,
+	PCIE1_AUX_CLK_ROOT		= 72,
+	DC_PIXEL_CLK_ROOT		= 73,
+	LCDIF_PIXEL_CLK_ROOT		= 74,
+	SAI1_CLK_ROOT			= 75,
+	SAI2_CLK_ROOT			= 76,
+	SAI3_CLK_ROOT			= 77,
+	SAI4_CLK_ROOT			= 78,
+	SAI5_CLK_ROOT			= 79,
+	SAI6_CLK_ROOT			= 80,
+	SPDIF1_CLK_ROOT			= 81,
+	SPDIF2_CLK_ROOT			= 82,
+	ENET_REF_CLK_ROOT		= 83,
+	ENET_TIMER_CLK_ROOT		= 84,
+	ENET_PHY_REF_CLK_ROOT		= 85,
+	NAND_CLK_ROOT			= 86,
+	QSPI_CLK_ROOT			= 87,
+	USDHC1_CLK_ROOT			= 88,
+	USDHC2_CLK_ROOT			= 89,
+	I2C1_CLK_ROOT			= 90,
+	I2C2_CLK_ROOT			= 91,
+	I2C3_CLK_ROOT			= 92,
+	I2C4_CLK_ROOT			= 93,
+	UART1_CLK_ROOT			= 94,
+	UART2_CLK_ROOT			= 95,
+	UART3_CLK_ROOT			= 96,
+	UART4_CLK_ROOT			= 97,
+	USB_CORE_REF_CLK_ROOT		= 98,
+	USB_PHY_REF_CLK_ROOT		= 99,
+	GIC_CLK_ROOT			= 100,
+	ECSPI1_CLK_ROOT			= 101,
+	ECSPI2_CLK_ROOT			= 102,
+	PWM1_CLK_ROOT			= 103,
+	PWM2_CLK_ROOT			= 104,
+	PWM3_CLK_ROOT			= 105,
+	PWM4_CLK_ROOT			= 106,
+	GPT1_CLK_ROOT			= 107,
+	GPT2_CLK_ROOT			= 108,
+	GPT3_CLK_ROOT			= 109,
+	GPT4_CLK_ROOT			= 110,
+	GPT5_CLK_ROOT			= 111,
+	GPT6_CLK_ROOT			= 112,
+	TRACE_CLK_ROOT			= 113,
+	WDOG_CLK_ROOT			= 114,
+	WRCLK_CLK_ROOT			= 115,
+	IPP_DO_CLKO1			= 116,
+	IPP_DO_CLKO2			= 117,
+	MIPI_DSI_CORE_CLK_ROOT		= 118,
+	MIPI_DSI_PHY_REF_CLK_ROOT	= 119,
+	MIPI_DSI_DBI_CLK_ROOT		= 120,
+	OLD_MIPI_DSI_ESC_CLK_ROOT	= 121,
+	MIPI_CSI1_CORE_CLK_ROOT		= 122,
+	MIPI_CSI1_PHY_REF_CLK_ROOT	= 123,
+	MIPI_CSI1_ESC_CLK_ROOT		= 124,
+	MIPI_CSI2_CORE_CLK_ROOT		= 125,
+	MIPI_CSI2_PHY_REF_CLK_ROOT	= 126,
+	MIPI_CSI2_ESC_CLK_ROOT		= 127,
+	PCIE2_CTRL_CLK_ROOT		= 128,
+	PCIE2_PHY_CLK_ROOT		= 129,
+	PCIE2_AUX_CLK_ROOT		= 130,
+	ECSPI3_CLK_ROOT			= 131,
+	OLD_MIPI_DSI_ESC_RX_ROOT	= 132,
+	DISPLAY_HDMI_CLK_ROOT		= 133,
+	CLK_ROOT_MAX,
+};
+
+enum clk_root_src {
+	OSC_25M_CLK,
+	ARM_PLL_CLK,
+	DRAM_PLL1_CLK,
+	VIDEO_PLL2_CLK,
+	VPU_PLL_CLK,
+	GPU_PLL_CLK,
+	SYSTEM_PLL1_800M_CLK,
+	SYSTEM_PLL1_400M_CLK,
+	SYSTEM_PLL1_266M_CLK,
+	SYSTEM_PLL1_200M_CLK,
+	SYSTEM_PLL1_160M_CLK,
+	SYSTEM_PLL1_133M_CLK,
+	SYSTEM_PLL1_100M_CLK,
+	SYSTEM_PLL1_80M_CLK,
+	SYSTEM_PLL1_40M_CLK,
+	SYSTEM_PLL2_1000M_CLK,
+	SYSTEM_PLL2_500M_CLK,
+	SYSTEM_PLL2_333M_CLK,
+	SYSTEM_PLL2_250M_CLK,
+	SYSTEM_PLL2_200M_CLK,
+	SYSTEM_PLL2_166M_CLK,
+	SYSTEM_PLL2_125M_CLK,
+	SYSTEM_PLL2_100M_CLK,
+	SYSTEM_PLL2_50M_CLK,
+	SYSTEM_PLL3_CLK,
+	AUDIO_PLL1_CLK,
+	AUDIO_PLL2_CLK,
+	VIDEO_PLL_CLK,
+	OSC_32K_CLK,
+	EXT_CLK_1,
+	EXT_CLK_2,
+	EXT_CLK_3,
+	EXT_CLK_4,
+	OSC_27M_CLK,
+};
+
+/* CCGR index */
+enum clk_ccgr_index {
+	CCGR_DVFS = 0,
+	CCGR_ANAMIX = 1,
+	CCGR_CPU = 2,
+	CCGR_CSU = 4,
+	CCGR_DRAM1 = 5,
+	CCGR_DRAM2_OBSOLETE = 6,
+	CCGR_ECSPI1 = 7,
+	CCGR_ECSPI2 = 8,
+	CCGR_ECSPI3 = 9,
+	CCGR_ENET1 = 10,
+	CCGR_GPIO1 = 11,
+	CCGR_GPIO2 = 12,
+	CCGR_GPIO3 = 13,
+	CCGR_GPIO4 = 14,
+	CCGR_GPIO5 = 15,
+	CCGR_GPT1 = 16,
+	CCGR_GPT2 = 17,
+	CCGR_GPT3 = 18,
+	CCGR_GPT4 = 19,
+	CCGR_GPT5 = 20,
+	CCGR_GPT6 = 21,
+	CCGR_HS = 22,
+	CCGR_I2C1 = 23,
+	CCGR_I2C2 = 24,
+	CCGR_I2C3 = 25,
+	CCGR_I2C4 = 26,
+	CCGR_IOMUX = 27,
+	CCGR_IOMUX1 = 28,
+	CCGR_IOMUX2 = 29,
+	CCGR_IOMUX3 = 30,
+	CCGR_IOMUX4 = 31,
+	CCGR_M4 = 32,
+	CCGR_MU = 33,
+	CCGR_OCOTP = 34,
+	CCGR_OCRAM = 35,
+	CCGR_OCRAM_S = 36,
+	CCGR_PCIE = 37,
+	CCGR_PERFMON1 = 38,
+	CCGR_PERFMON2 = 39,
+	CCGR_PWM1 = 40,
+	CCGR_PWM2 = 41,
+	CCGR_PWM3 = 42,
+	CCGR_PWM4 = 43,
+	CCGR_QOS = 44,
+	CCGR_DISMIX = 45,
+	CCGR_MEGAMIX = 46,
+	CCGR_QSPI = 47,
+	CCGR_RAWNAND = 48,
+	CCGR_RDC = 49,
+	CCGR_ROM = 50,
+	CCGR_SAI1 = 51,
+	CCGR_SAI2 = 52,
+	CCGR_SAI3 = 53,
+	CCGR_SAI4 = 54,
+	CCGR_SAI5 = 55,
+	CCGR_SAI6 = 56,
+	CCGR_SCTR = 57,
+	CCGR_SDMA1 = 58,
+	CCGR_SDMA2 = 59,
+	CCGR_SEC_DEBUG = 60,
+	CCGR_SEMA1 = 61,
+	CCGR_SEMA2 = 62,
+	CCGR_SIM_DISPLAY = 63,
+	CCGR_SIM_ENET = 64,
+	CCGR_SIM_M = 65,
+	CCGR_SIM_MAIN = 66,
+	CCGR_SIM_S = 67,
+	CCGR_SIM_WAKEUP = 68,
+	CCGR_SIM_USB = 69,
+	CCGR_SIM_VPU = 70,
+	CCGR_SNVS = 71,
+	CCGR_TRACE = 72,
+	CCGR_UART1 = 73,
+	CCGR_UART2 = 74,
+	CCGR_UART3 = 75,
+	CCGR_UART4 = 76,
+	CCGR_USB_CTRL1 = 77,
+	CCGR_USB_CTRL2 = 78,
+	CCGR_USB_PHY1 = 79,
+	CCGR_USB_PHY2 = 80,
+	CCGR_USDHC1 = 81,
+	CCGR_USDHC2 = 82,
+	CCGR_WDOG1 = 83,
+	CCGR_WDOG2 = 84,
+	CCGR_WDOG3 = 85,
+	CCGR_VA53 = 86,
+	CCGR_GPU = 87,
+	CCGR_HEVC = 88,
+	CCGR_AVC = 89,
+	CCGR_VP9 = 90,
+	CCGR_HEVC_INTER = 91,
+	CCGR_GIC = 92,
+	CCGR_DISPLAY = 93,
+	CCGR_HDMI = 94,
+	CCGR_HDMI_PHY = 95,
+	CCGR_XTAL = 96,
+	CCGR_PLL = 97,
+	CCGR_TSENSOR = 98,
+	CCGR_VPU_DEC = 99,
+	CCGR_PCIE2 = 100,
+	CCGR_MIPI_CSI1 = 101,
+	CCGR_MIPI_CSI2 = 102,
+	CCGR_MAX,
+};
+
+/* src index */
+enum clk_src_index {
+	CLK_SRC_CKIL_SYNC_REQ = 0,
+	CLK_SRC_ARM_PLL_EN = 1,
+	CLK_SRC_GPU_PLL_EN = 2,
+	CLK_SRC_VPU_PLL_EN = 3,
+	CLK_SRC_DRAM_PLL_EN = 4,
+	CLK_SRC_SYSTEM_PLL1_EN = 5,
+	CLK_SRC_SYSTEM_PLL2_EN = 6,
+	CLK_SRC_SYSTEM_PLL3_EN = 7,
+	CLK_SRC_AUDIO_PLL1_EN = 8,
+	CLK_SRC_AUDIO_PLL2_EN = 9,
+	CLK_SRC_VIDEO_PLL1_EN = 10,
+	CLK_SRC_VIDEO_PLL2_EN = 11,
+	CLK_SRC_ARM_PLL = 12,
+	CLK_SRC_GPU_PLL = 13,
+	CLK_SRC_VPU_PLL = 14,
+	CLK_SRC_DRAM_PLL = 15,
+	CLK_SRC_SYSTEM_PLL1_800M = 16,
+	CLK_SRC_SYSTEM_PLL1_400M = 17,
+	CLK_SRC_SYSTEM_PLL1_266M = 18,
+	CLK_SRC_SYSTEM_PLL1_200M = 19,
+	CLK_SRC_SYSTEM_PLL1_160M = 20,
+	CLK_SRC_SYSTEM_PLL1_133M = 21,
+	CLK_SRC_SYSTEM_PLL1_100M = 22,
+	CLK_SRC_SYSTEM_PLL1_80M = 23,
+	CLK_SRC_SYSTEM_PLL1_40M = 24,
+	CLK_SRC_SYSTEM_PLL2_1000M = 25,
+	CLK_SRC_SYSTEM_PLL2_500M = 26,
+	CLK_SRC_SYSTEM_PLL2_333M = 27,
+	CLK_SRC_SYSTEM_PLL2_250M = 28,
+	CLK_SRC_SYSTEM_PLL2_200M = 29,
+	CLK_SRC_SYSTEM_PLL2_166M = 30,
+	CLK_SRC_SYSTEM_PLL2_125M = 31,
+	CLK_SRC_SYSTEM_PLL2_100M = 32,
+	CLK_SRC_SYSTEM_PLL2_50M = 33,
+	CLK_SRC_SYSTEM_PLL3 = 34,
+	CLK_SRC_AUDIO_PLL1 = 35,
+	CLK_SRC_AUDIO_PLL2 = 36,
+	CLK_SRC_VIDEO_PLL1 = 37,
+	CLK_SRC_VIDEO_PLL2 = 38,
+	CLK_SRC_OSC_25M = 39,
+	CLK_SRC_OSC_27M = 40,
+};
+
+/* AUDIO PLL1/2 VIDEO PLL1 GPU PLL VPU PLL ARM PLL*/
+#define FRAC_PLL_LOCK_MASK		BIT(31)
+#define FRAC_PLL_CLKE_MASK		BIT(21)
+#define FRAC_PLL_PD_MASK		BIT(19)
+#define FRAC_PLL_REFCLK_SEL_MASK	BIT(16)
+#define FRAC_PLL_LOCK_SEL_MASK		BIT(15)
+#define FRAC_PLL_BYPASS_MASK		BIT(14)
+#define FRAC_PLL_COUNTCLK_SEL_MASK	BIT(13)
+#define FRAC_PLL_NEWDIV_VAL_MASK	BIT(12)
+#define FRAC_PLL_NEWDIV_ACK_MASK	BIT(11)
+#define FRAC_PLL_REFCLK_DIV_VAL(n)	(((n) << 5) & (0x3f << 5))
+#define FRAC_PLL_REFCLK_DIV_VAL_MASK	(0x3f << 5)
+#define FRAC_PLL_REFCLK_DIV_VAL_SHIFT	5
+#define FRAC_PLL_OUTPUT_DIV_VAL_MASK	0x1f
+#define FRAC_PLL_OUTPUT_DIV_VAL(n)	((n) & 0x1f)
+
+#define FRAC_PLL_REFCLK_SEL_OSC_25M	(0 << 16)
+#define FRAC_PLL_REFCLK_SEL_OSC_27M	BIT(16)
+#define FRAC_PLL_REFCLK_SEL_HDMI_PHY_27M (2 << 16)
+#define FRAC_PLL_REFCLK_SEL_CLK_PN	(3 << 16)
+
+#define FRAC_PLL_FRAC_DIV_CTL_MASK	(0x1ffffff << 7)
+#define FRAC_PLL_FRAC_DIV_CTL_SHIFT	7
+#define FRAC_PLL_INT_DIV_CTL_MASK	0x7f
+#define FRAC_PLL_INT_DIV_CTL_VAL(n)	((n) & 0x7f)
+
+/* SYS PLL1/2/3 VIDEO PLL2 DRAM PLL */
+#define SSCG_PLL_LOCK_MASK		BIT(31)
+#define SSCG_PLL_CLKE_MASK		BIT(25)
+#define SSCG_PLL_DIV2_CLKE_MASK		BIT(23)
+#define SSCG_PLL_DIV3_CLKE_MASK		BIT(21)
+#define SSCG_PLL_DIV4_CLKE_MASK		BIT(19)
+#define SSCG_PLL_DIV5_CLKE_MASK		BIT(17)
+#define SSCG_PLL_DIV6_CLKE_MASK		BIT(15)
+#define SSCG_PLL_DIV8_CLKE_MASK		BIT(13)
+#define SSCG_PLL_DIV10_CLKE_MASK	BIT(11)
+#define SSCG_PLL_DIV20_CLKE_MASK	BIT(9)
+#define SSCG_PLL_VIDEO_PLL2_CLKE_MASK	BIT(9)
+#define SSCG_PLL_DRAM_PLL_CLKE_MASK	BIT(9)
+#define SSCG_PLL_PLL3_CLKE_MASK		BIT(9)
+#define SSCG_PLL_PD_MASK		BIT(7)
+#define SSCG_PLL_BYPASS1_MASK		BIT(5)
+#define SSCG_PLL_BYPASS2_MASK		BIT(4)
+#define SSCG_PLL_LOCK_SEL_MASK		BIT(3)
+#define SSCG_PLL_COUNTCLK_SEL_MASK	BIT(2)
+#define SSCG_PLL_REFCLK_SEL_MASK	0x3
+#define SSCG_PLL_REFCLK_SEL_OSC_25M	(0 << 16)
+#define SSCG_PLL_REFCLK_SEL_OSC_27M	BIT(16)
+#define SSCG_PLL_REFCLK_SEL_HDMI_PHY_27M (2 << 16)
+#define SSCG_PLL_REFCLK_SEL_CLK_PN	(3 << 16)
+
+#define SSCG_PLL_SSDS_MASK		BIT(8)
+#define SSCG_PLL_SSMD_MASK		(0x7 << 5)
+#define SSCG_PLL_SSMF_MASK		(0xf << 1)
+#define SSCG_PLL_SSE_MASK		0x1
+
+#define SSCG_PLL_REF_DIVR1_MASK		(0x7 << 25)
+#define SSCG_PLL_REF_DIVR1_SHIFT	25
+#define SSCG_PLL_REF_DIVR1_VAL(n)	(((n) << 25) & SSCG_PLL_REF_DIVR1_MASK)
+#define SSCG_PLL_REF_DIVR2_MASK		(0x3f << 19)
+#define SSCG_PLL_REF_DIVR2_SHIFT	19
+#define SSCG_PLL_REF_DIVR2_VAL(n)	(((n) << 19) & SSCG_PLL_REF_DIVR2_MASK)
+#define SSCG_PLL_FEEDBACK_DIV_F1_MASK	(0x3f << 13)
+#define SSCG_PLL_FEEDBACK_DIV_F1_SHIFT	13
+#define SSCG_PLL_FEEDBACK_DIV_F1_VAL(n)	(((n) << 13) & \
+					 SSCG_PLL_FEEDBACK_DIV_F1_MASK)
+#define SSCG_PLL_FEEDBACK_DIV_F2_MASK	(0x3f << 7)
+#define SSCG_PLL_FEEDBACK_DIV_F2_SHIFT	7
+#define SSCG_PLL_FEEDBACK_DIV_F2_VAL(n)	(((n) << 7) & \
+					 SSCG_PLL_FEEDBACK_DIV_F2_MASK)
+#define SSCG_PLL_OUTPUT_DIV_VAL_MASK	(0x3f << 1)
+#define SSCG_PLL_OUTPUT_DIV_VAL_SHIFT	1
+#define SSCG_PLL_OUTPUT_DIV_VAL(n)	(((n) << 1) & \
+					 SSCG_PLL_OUTPUT_DIV_VAL_MASK)
+#define SSCG_PLL_FILTER_RANGE_MASK	0x1
+
+#define HW_DIGPROG_MAJOR_UPPER_MASK	(0xff << 16)
+#define HW_DIGPROG_MAJOR_LOWER_MASK	(0xff << 8)
+#define HW_DIGPROG_MINOR_MASK		0xff
+
+#define HW_OSC_27M_CLKE_MASK		BIT(4)
+#define HW_OSC_25M_CLKE_MASK		BIT(2)
+#define HW_OSC_32K_SEL_MASK		0x1
+#define HW_OSC_32K_SEL_RTC		0x1
+#define HW_OSC_32K_SEL_25M_DIV800	0x0
+
+#define HW_FRAC_ARM_PLL_DIV_MASK	(0x7 << 20)
+#define HW_FRAC_ARM_PLL_DIV_SHIFT	20
+#define HW_FRAC_VPU_PLL_DIV_MASK	(0x7 << 16)
+#define HW_FRAC_VPU_PLL_DIV_SHIFT	16
+#define HW_FRAC_GPU_PLL_DIV_MASK	(0x7 << 12)
+#define HW_FRAC_GPU_PLL_DIV_SHIFT	12
+#define HW_FRAC_VIDEO_PLL1_DIV_MASK	(0x7 << 10)
+#define HW_FRAC_VIDEO_PLL1_DIV_SHIFT	10
+#define HW_FRAC_AUDIO_PLL2_DIV_MASK	(0x7 << 4)
+#define HW_FRAC_AUDIO_PLL2_DIV_SHIFT	4
+#define HW_FRAC_AUDIO_PLL1_DIV_MASK	0x7
+#define HW_FRAC_AUDIO_PLL1_DIV_SHIFT	0
+
+#define HW_SSCG_VIDEO_PLL2_DIV_MASK	(0x7 << 16)
+#define HW_SSCG_VIDEO_PLL2_DIV_SHIFT	16
+#define HW_SSCG_DRAM_PLL_DIV_MASK	(0x7 << 14)
+#define HW_SSCG_DRAM_PLL_DIV_SHIFT	14
+#define HW_SSCG_SYSTEM_PLL3_DIV_MASK	(0x7 << 8)
+#define HW_SSCG_SYSTEM_PLL3_DIV_SHIFT	8
+#define HW_SSCG_SYSTEM_PLL2_DIV_MASK	(0x7 << 4)
+#define HW_SSCG_SYSTEM_PLL2_DIV_SHIFT	4
+#define HW_SSCG_SYSTEM_PLL1_DIV_MASK	0x7
+#define HW_SSCG_SYSTEM_PLL1_DIV_SHIFT	0
+
+enum frac_pll_out_val {
+	FRAC_PLL_OUT_1000M,
+	FRAC_PLL_OUT_1600M,
+};
+#endif
diff --git a/arch/arm/mach-imx/imx8m/clock_imx8mq.c b/arch/arm/mach-imx/imx8m/clock_imx8mq.c
index 289b9417aa..feecdb50f6 100644
--- a/arch/arm/mach-imx/imx8m/clock_imx8mq.c
+++ b/arch/arm/mach-imx/imx8m/clock_imx8mq.c
@@ -322,13 +322,10 @@ int enable_i2c_clk(unsigned char enable, unsigned int i2c_num)
 	return 0;
 }
 
-unsigned int mxc_get_clock(enum clk_root_index clk)
+unsigned int mxc_get_clock(enum mxc_clock clk)
 {
 	u32 val;
 
-	if (clk >= CLK_ROOT_MAX)
-		return 0;
-
 	if (clk == MXC_ARM_CLK)
 		return get_root_clk(ARM_A53_CLK_ROOT);
 
-- 
2.16.4

^ permalink raw reply related	[flat|nested] 75+ messages in thread

* [U-Boot] [PATCH V2 18/51] imx8m: add clk support for i.MX8MM
  2019-07-08  1:38 [U-Boot] [PATCH V2 00/51] Support i.MX8MM/N Peng Fan
                   ` (16 preceding siblings ...)
  2019-07-08  1:39 ` [U-Boot] [PATCH V2 17/51] imx8m: restructure clock.h Peng Fan
@ 2019-07-08  1:39 ` Peng Fan
  2019-07-08  9:07   ` Lukasz Majewski
  2019-07-08  1:39 ` [U-Boot] [PATCH V2 19/51] imx8m: soc: probe clk before relocation Peng Fan
                   ` (33 subsequent siblings)
  51 siblings, 1 reply; 75+ messages in thread
From: Peng Fan @ 2019-07-08  1:39 UTC (permalink / raw)
  To: u-boot

Introduce clk implementation for i.MX8MM, including pll configuration,
ccm configuration. Export get_root_clk for CLK UCLASS driver usage.

Signed-off-by: Peng Fan <peng.fan@nxp.com>
---
 arch/arm/include/asm/arch-imx8m/clock.h        |   3 +
 arch/arm/include/asm/arch-imx8m/clock_imx8mm.h | 387 ++++++++++++++
 arch/arm/mach-imx/imx8m/Makefile               |   1 +
 arch/arm/mach-imx/imx8m/clock_imx8mm.c         | 699 +++++++++++++++++++++++++
 arch/arm/mach-imx/imx8m/clock_imx8mq.c         |   2 +-
 arch/arm/mach-imx/imx8m/clock_slice.c          | 461 ++++++++++++++++
 6 files changed, 1552 insertions(+), 1 deletion(-)
 create mode 100644 arch/arm/include/asm/arch-imx8m/clock_imx8mm.h
 create mode 100644 arch/arm/mach-imx/imx8m/clock_imx8mm.c

diff --git a/arch/arm/include/asm/arch-imx8m/clock.h b/arch/arm/include/asm/arch-imx8m/clock.h
index 7225c760fe..5cf4398ebc 100644
--- a/arch/arm/include/asm/arch-imx8m/clock.h
+++ b/arch/arm/include/asm/arch-imx8m/clock.h
@@ -7,6 +7,8 @@
 
 #ifdef CONFIG_IMX8MQ
 #include <asm/arch/clock_imx8mq.h>
+#elif defined(CONFIG_IMX8MM)
+#include <asm/arch/clock_imx8mm.h>
 #else
 #error "Error no clock.h"
 #endif
@@ -254,6 +256,7 @@ void init_clk_usdhc(u32 index);
 void init_uart_clk(u32 index);
 void init_wdog_clk(void);
 unsigned int mxc_get_clock(enum mxc_clock clk);
+u32 get_root_clk(enum clk_root_index clock_id);
 int clock_enable(enum clk_ccgr_index index, bool enable);
 int clock_root_enabled(enum clk_root_index clock_id);
 int clock_root_cfg(enum clk_root_index clock_id, enum root_pre_div pre_div,
diff --git a/arch/arm/include/asm/arch-imx8m/clock_imx8mm.h b/arch/arm/include/asm/arch-imx8m/clock_imx8mm.h
new file mode 100644
index 0000000000..305514a4ec
--- /dev/null
+++ b/arch/arm/include/asm/arch-imx8m/clock_imx8mm.h
@@ -0,0 +1,387 @@
+/* SPDX-License-Identifier: GPL-2.0+ */
+/*
+ * Copyright 2018-2019 NXP
+ *
+ * Peng Fan <peng.fan@nxp.com>
+ */
+
+#ifndef _ASM_ARCH_IMX8MM_CLOCK_H
+#define _ASM_ARCH_IMX8MM_CLOCK_H
+
+#define PLL_1443X_RATE(_rate, _m, _p, _s, _k)			\
+	{							\
+		.rate	=	(_rate),			\
+		.mdiv	=	(_m),				\
+		.pdiv	=	(_p),				\
+		.sdiv	=	(_s),				\
+		.kdiv	=	(_k),				\
+	}
+
+#define LOCK_STATUS	BIT(31)
+#define LOCK_SEL_MASK	BIT(29)
+#define CLKE_MASK	BIT(11)
+#define RST_MASK	BIT(9)
+#define BYPASS_MASK	BIT(4)
+#define	MDIV_SHIFT	12
+#define	MDIV_MASK	GENMASK(21, 12)
+#define PDIV_SHIFT	4
+#define PDIV_MASK	GENMASK(9, 4)
+#define SDIV_SHIFT	0
+#define SDIV_MASK	GENMASK(2, 0)
+#define KDIV_SHIFT	0
+#define KDIV_MASK	GENMASK(15, 0)
+
+struct imx_int_pll_rate_table {
+	u32 rate;
+	int mdiv;
+	int pdiv;
+	int sdiv;
+	int kdiv;
+};
+
+enum pll_clocks {
+	ANATOP_ARM_PLL,
+	ANATOP_VPU_PLL,
+	ANATOP_GPU_PLL,
+	ANATOP_SYSTEM_PLL1,
+	ANATOP_SYSTEM_PLL2,
+	ANATOP_SYSTEM_PLL3,
+	ANATOP_AUDIO_PLL1,
+	ANATOP_AUDIO_PLL2,
+	ANATOP_VIDEO_PLL,
+	ANATOP_DRAM_PLL,
+};
+
+enum clk_root_index {
+	ARM_A53_CLK_ROOT		= 0,
+	ARM_M4_CLK_ROOT			= 1,
+	VPU_A53_CLK_ROOT		= 2,
+	GPU3D_CLK_ROOT			= 3,
+	GPU2D_CLK_ROOT			= 4,
+	MAIN_AXI_CLK_ROOT		= 16,
+	ENET_AXI_CLK_ROOT		= 17,
+	NAND_USDHC_BUS_CLK_ROOT		= 18,
+	VPU_BUS_CLK_ROOT		= 19,
+	DISPLAY_AXI_CLK_ROOT		= 20,
+	DISPLAY_APB_CLK_ROOT		= 21,
+	DISPLAY_RTRM_CLK_ROOT		= 22,
+	USB_BUS_CLK_ROOT		= 23,
+	GPU_AXI_CLK_ROOT		= 24,
+	GPU_AHB_CLK_ROOT		= 25,
+	NOC_CLK_ROOT			= 26,
+	NOC_APB_CLK_ROOT		= 27,
+	AHB_CLK_ROOT			= 32,
+	IPG_CLK_ROOT			= 33,
+	AUDIO_AHB_CLK_ROOT		= 34,
+	MIPI_DSI_ESC_RX_CLK_ROOT	= 36,
+	DRAM_SEL_CFG			= 48,
+	CORE_SEL_CFG			= 49,
+	DRAM_ALT_CLK_ROOT		= 64,
+	DRAM_APB_CLK_ROOT		= 65,
+	VPU_G1_CLK_ROOT			= 66,
+	VPU_G2_CLK_ROOT			= 67,
+	DISPLAY_DTRC_CLK_ROOT		= 68,
+	DISPLAY_DC8000_CLK_ROOT		= 69,
+	PCIE_CTRL_CLK_ROOT		= 70,
+	PCIE_PHY_CLK_ROOT		= 71,
+	PCIE_AUX_CLK_ROOT		= 72,
+	DC_PIXEL_CLK_ROOT		= 73,
+	LCDIF_PIXEL_CLK_ROOT		= 74,
+	SAI1_CLK_ROOT			= 75,
+	SAI2_CLK_ROOT			= 76,
+	SAI3_CLK_ROOT			= 77,
+	SAI4_CLK_ROOT			= 78,
+	SAI5_CLK_ROOT			= 79,
+	SAI6_CLK_ROOT			= 80,
+	SPDIF1_CLK_ROOT			= 81,
+	SPDIF2_CLK_ROOT			= 82,
+	ENET_REF_CLK_ROOT		= 83,
+	ENET_TIMER_CLK_ROOT		= 84,
+	ENET_PHY_REF_CLK_ROOT		= 85,
+	NAND_CLK_ROOT			= 86,
+	QSPI_CLK_ROOT			= 87,
+	USDHC1_CLK_ROOT			= 88,
+	USDHC2_CLK_ROOT			= 89,
+	I2C1_CLK_ROOT			= 90,
+	I2C2_CLK_ROOT			= 91,
+	I2C3_CLK_ROOT			= 92,
+	I2C4_CLK_ROOT			= 93,
+	UART1_CLK_ROOT			= 94,
+	UART2_CLK_ROOT			= 95,
+	UART3_CLK_ROOT			= 96,
+	UART4_CLK_ROOT			= 97,
+	USB_CORE_REF_CLK_ROOT		= 98,
+	USB_PHY_REF_CLK_ROOT		= 99,
+	GIC_CLK_ROOT			= 100,
+	ECSPI1_CLK_ROOT			= 101,
+	ECSPI2_CLK_ROOT			= 102,
+	PWM1_CLK_ROOT			= 103,
+	PWM2_CLK_ROOT			= 104,
+	PWM3_CLK_ROOT			= 105,
+	PWM4_CLK_ROOT			= 106,
+	GPT1_CLK_ROOT			= 107,
+	GPT2_CLK_ROOT			= 108,
+	GPT3_CLK_ROOT			= 109,
+	GPT4_CLK_ROOT			= 110,
+	GPT5_CLK_ROOT			= 111,
+	GPT6_CLK_ROOT			= 112,
+	TRACE_CLK_ROOT			= 113,
+	WDOG_CLK_ROOT			= 114,
+	WRCLK_CLK_ROOT			= 115,
+	IPP_DO_CLKO1			= 116,
+	IPP_DO_CLKO2			= 117,
+	MIPI_DSI_CORE_CLK_ROOT		= 118,
+	MIPI_DSI_PHY_REF_CLK_ROOT	= 119,
+	MIPI_DSI_DBI_CLK_ROOT		= 120,
+	USDHC3_CLK_ROOT			= 121,
+	MIPI_CSI1_CORE_CLK_ROOT		= 122,
+	MIPI_CSI1_PHY_REF_CLK_ROOT	= 123,
+	MIPI_CSI1_ESC_CLK_ROOT		= 124,
+	MIPI_CSI2_CORE_CLK_ROOT		= 125,
+	MIPI_CSI2_PHY_REF_CLK_ROOT	= 126,
+	MIPI_CSI2_ESC_CLK_ROOT		= 127,
+	PCIE2_CTRL_CLK_ROOT		= 128,
+	PCIE2_PHY_CLK_ROOT		= 129,
+	PCIE2_AUX_CLK_ROOT		= 130,
+	ECSPI3_CLK_ROOT			= 131,
+	PDM_CLK_ROOT			= 132,
+	VPU_H1_CLK_ROOT			= 133,
+	CLK_ROOT_MAX,
+};
+
+enum clk_root_src {
+	OSC_24M_CLK,
+	ARM_PLL_CLK,
+	DRAM_PLL1_CLK,
+	VIDEO_PLL2_CLK,
+	VPU_PLL_CLK,
+	GPU_PLL_CLK,
+	SYSTEM_PLL1_800M_CLK,
+	SYSTEM_PLL1_400M_CLK,
+	SYSTEM_PLL1_266M_CLK,
+	SYSTEM_PLL1_200M_CLK,
+	SYSTEM_PLL1_160M_CLK,
+	SYSTEM_PLL1_133M_CLK,
+	SYSTEM_PLL1_100M_CLK,
+	SYSTEM_PLL1_80M_CLK,
+	SYSTEM_PLL1_40M_CLK,
+	SYSTEM_PLL2_1000M_CLK,
+	SYSTEM_PLL2_500M_CLK,
+	SYSTEM_PLL2_333M_CLK,
+	SYSTEM_PLL2_250M_CLK,
+	SYSTEM_PLL2_200M_CLK,
+	SYSTEM_PLL2_166M_CLK,
+	SYSTEM_PLL2_125M_CLK,
+	SYSTEM_PLL2_100M_CLK,
+	SYSTEM_PLL2_50M_CLK,
+	SYSTEM_PLL3_CLK,
+	AUDIO_PLL1_CLK,
+	AUDIO_PLL2_CLK,
+	VIDEO_PLL_CLK,
+	OSC_32K_CLK,
+	EXT_CLK_1,
+	EXT_CLK_2,
+	EXT_CLK_3,
+	EXT_CLK_4,
+	OSC_HDMI_CLK
+};
+
+enum clk_ccgr_index {
+	CCGR_DVFS = 0,
+	CCGR_ANAMIX = 1,
+	CCGR_CPU = 2,
+	CCGR_CSU = 3,
+	CCGR_DEBUG = 4,
+	CCGR_DDR1 = 5,
+	CCGR_ECSPI1 = 7,
+	CCGR_ECSPI2 = 8,
+	CCGR_ECSPI3 = 9,
+	CCGR_ENET1 = 10,
+	CCGR_GPIO1 = 11,
+	CCGR_GPIO2 = 12,
+	CCGR_GPIO3 = 13,
+	CCGR_GPIO4 = 14,
+	CCGR_GPIO5 = 15,
+	CCGR_GPT1 = 16,
+	CCGR_GPT2 = 17,
+	CCGR_GPT3 = 18,
+	CCGR_GPT4 = 19,
+	CCGR_GPT5 = 20,
+	CCGR_GPT6 = 21,
+	CCGR_HS = 22,
+	CCGR_I2C1 = 23,
+	CCGR_I2C2 = 24,
+	CCGR_I2C3 = 25,
+	CCGR_I2C4 = 26,
+	CCGR_IOMUX = 27,
+	CCGR_IOMUX1 = 28,
+	CCGR_IOMUX2 = 29,
+	CCGR_IOMUX3 = 30,
+	CCGR_IOMUX4 = 31,
+	CCGR_SNVSMIX_IPG_CLK = 32,
+	CCGR_MU = 33,
+	CCGR_OCOTP = 34,
+	CCGR_OCRAM = 35,
+	CCGR_OCRAM_S = 36,
+	CCGR_PCIE = 37,
+	CCGR_PERFMON1 = 38,
+	CCGR_PERFMON2 = 39,
+	CCGR_PWM1 = 40,
+	CCGR_PWM2 = 41,
+	CCGR_PWM3 = 42,
+	CCGR_PWM4 = 43,
+	CCGR_QOS = 44,
+	CCGR_QOS_DISPMIX = 45,
+	CCGR_QOS_ETHENET = 46,
+	CCGR_QSPI = 47,
+	CCGR_RAWNAND = 48,
+	CCGR_RDC = 49,
+	CCGR_ROM = 50,
+	CCGR_SAI1 = 51,
+	CCGR_SAI2 = 52,
+	CCGR_SAI3 = 53,
+	CCGR_SAI4 = 54,
+	CCGR_SAI5 = 55,
+	CCGR_SAI6 = 56,
+	CCGR_SCTR = 57,
+	CCGR_SDMA1 = 58,
+	CCGR_SDMA2 = 59,
+	CCGR_SEC_DEBUG = 60,
+	CCGR_SEMA1 = 61,
+	CCGR_SEMA2 = 62,
+	CCGR_SIM_DISPLAY = 63,
+	CCGR_SIM_ENET = 64,
+	CCGR_SIM_M = 65,
+	CCGR_SIM_MAIN = 66,
+	CCGR_SIM_S = 67,
+	CCGR_SIM_WAKEUP = 68,
+	CCGR_SIM_HSIO = 69,
+	CCGR_SIM_VPU = 70,
+	CCGR_SNVS = 71,
+	CCGR_TRACE = 72,
+	CCGR_UART1 = 73,
+	CCGR_UART2 = 74,
+	CCGR_UART3 = 75,
+	CCGR_UART4 = 76,
+	CCGR_USB_MSCALE_PL301 = 77,
+	CCGR_GPU3D = 79,
+	CCGR_USDHC1 = 81,
+	CCGR_USDHC2 = 82,
+	CCGR_WDOG1 = 83,
+	CCGR_WDOG2 = 84,
+	CCGR_WDOG3 = 85,
+	CCGR_VPUG1 = 86,
+	CCGR_GPU_BUS = 87,
+	CCGR_VPUH1 = 89,
+	CCGR_VPUG2 = 90,
+	CCGR_PDM = 91,
+	CCGR_GIC = 92,
+	CCGR_DISPMIX = 93,
+	CCGR_USDHC3 = 94,
+	CCGR_SDMA3 = 95,
+	CCGR_XTAL = 96,
+	CCGR_PLL = 97,
+	CCGR_TEMP_SENSOR = 98,
+	CCGR_VPUMIX_BUS = 99,
+	CCGR_GPU2D = 102,
+	CCGR_MAX
+};
+
+enum clk_src_index {
+	CLK_SRC_CKIL_SYNC_REQ = 0,
+	CLK_SRC_ARM_PLL_EN = 1,
+	CLK_SRC_GPU_PLL_EN = 2,
+	CLK_SRC_VPU_PLL_EN = 3,
+	CLK_SRC_DRAM_PLL_EN = 4,
+	CLK_SRC_SYSTEM_PLL1_EN = 5,
+	CLK_SRC_SYSTEM_PLL2_EN = 6,
+	CLK_SRC_SYSTEM_PLL3_EN = 7,
+	CLK_SRC_AUDIO_PLL1_EN = 8,
+	CLK_SRC_AUDIO_PLL2_EN = 9,
+	CLK_SRC_VIDEO_PLL1_EN = 10,
+	CLK_SRC_RESERVED = 11,
+	CLK_SRC_ARM_PLL = 12,
+	CLK_SRC_GPU_PLL = 13,
+	CLK_SRC_VPU_PLL = 14,
+	CLK_SRC_DRAM_PLL = 15,
+	CLK_SRC_SYSTEM_PLL1_800M = 16,
+	CLK_SRC_SYSTEM_PLL1_400M = 17,
+	CLK_SRC_SYSTEM_PLL1_266M = 18,
+	CLK_SRC_SYSTEM_PLL1_200M = 19,
+	CLK_SRC_SYSTEM_PLL1_160M = 20,
+	CLK_SRC_SYSTEM_PLL1_133M = 21,
+	CLK_SRC_SYSTEM_PLL1_100M = 22,
+	CLK_SRC_SYSTEM_PLL1_80M = 23,
+	CLK_SRC_SYSTEM_PLL1_40M = 24,
+	CLK_SRC_SYSTEM_PLL2_1000M = 25,
+	CLK_SRC_SYSTEM_PLL2_500M = 26,
+	CLK_SRC_SYSTEM_PLL2_333M = 27,
+	CLK_SRC_SYSTEM_PLL2_250M = 28,
+	CLK_SRC_SYSTEM_PLL2_200M = 29,
+	CLK_SRC_SYSTEM_PLL2_166M = 30,
+	CLK_SRC_SYSTEM_PLL2_125M = 31,
+	CLK_SRC_SYSTEM_PLL2_100M = 32,
+	CLK_SRC_SYSTEM_PLL2_50M = 33,
+	CLK_SRC_SYSTEM_PLL3 = 34,
+	CLK_SRC_AUDIO_PLL1 = 35,
+	CLK_SRC_AUDIO_PLL2 = 36,
+	CLK_SRC_VIDEO_PLL1 = 37,
+};
+
+#define INTPLL_LOCK_MASK			BIT(31)
+#define INTPLL_LOCK_SEL_MASK			BIT(29)
+#define INTPLL_EXT_BYPASS_MASK			BIT(28)
+#define INTPLL_DIV20_CLKE_MASK			BIT(27)
+#define INTPLL_DIV20_CLKE_OVERRIDE_MASK		BIT(26)
+#define INTPLL_DIV10_CLKE_MASK			BIT(25)
+#define INTPLL_DIV10_CLKE_OVERRIDE_MASK		BIT(24)
+#define INTPLL_DIV8_CLKE_MASK			BIT(23)
+#define INTPLL_DIV8_CLKE_OVERRIDE_MASK		BIT(22)
+#define INTPLL_DIV6_CLKE_MASK			BIT(21)
+#define INTPLL_DIV6_CLKE_OVERRIDE_MASK		BIT(20)
+#define INTPLL_DIV5_CLKE_MASK			BIT(19)
+#define INTPLL_DIV5_CLKE_OVERRIDE_MASK		BIT(18)
+#define INTPLL_DIV4_CLKE_MASK			BIT(17)
+#define INTPLL_DIV4_CLKE_OVERRIDE_MASK		BIT(16)
+#define INTPLL_DIV3_CLKE_MASK			BIT(15)
+#define INTPLL_DIV3_CLKE_OVERRIDE_MASK		BIT(14)
+#define INTPLL_DIV2_CLKE_MASK			BIT(13)
+#define INTPLL_DIV2_CLKE_OVERRIDE_MASK		BIT(12)
+#define INTPLL_CLKE_MASK			BIT(11)
+#define INTPLL_CLKE_OVERRIDE_MASK		BIT(10)
+#define INTPLL_RST_MASK				BIT(9)
+#define INTPLL_RST_OVERRIDE_MASK		BIT(8)
+#define INTPLL_BYPASS_MASK			BIT(4)
+#define INTPLL_PAD_CLK_SEL_MASK			GENMASK(3, 2)
+#define INTPLL_REF_CLK_SEL_MASK			GENMASK(1, 0)
+
+#define INTPLL_MAIN_DIV_MASK		GENMASK(21, 12)
+#define INTPLL_MAIN_DIV_VAL(n)		((n << 12) & GENMASK(21, 12))
+#define INTPLL_MAIN_DIV_SHIFT		12
+#define INTPLL_PRE_DIV_MASK		GENMASK(9, 4)
+#define INTPLL_PRE_DIV_VAL(n)		((n << 4) & GENMASK(9, 4))
+#define INTPLL_PRE_DIV_SHIFT		4
+#define INTPLL_POST_DIV_MASK		GENMASK(2, 0)
+#define INTPLL_POST_DIV_VAL(n)		((n << 0) & GENMASK(2, 0))
+#define INTPLL_POST_DIV_SHIFT		0
+
+#define INTPLL_LOCK_CON_DLY_MASK	GENMASK(5, 4)
+#define INTPLL_LOCK_CON_DLY_SHIFT	4
+#define INTPLL_LOCK_CON_OUT_MASK	GENMASK(3, 2)
+#define INTPLL_LOCK_CON_OUT_SHIFT	2
+#define INTPLL_LOCK_CON_IN_MASK		GENMASK(1, 0)
+#define INTPLL_LOCK_CON_IN_SHIFT	0
+
+#define INTPLL_LRD_EN_MASK		BIT(21)
+#define INTPLL_FOUT_MASK		BIT(20)
+#define INTPLL_AFC_SEL_MASK		BIT(19)
+#define INTPLL_PBIAS_CTRL_MASK		BIT(18)
+#define INTPLL_PBIAS_CTRL_EN_MASK	BIT(17)
+#define INTPLL_AFCINIT_SEL_MASK		BIT(16)
+#define INTPLL_FSEL_MASK		BIT(14)
+#define INTPLL_FEED_EN_MASK		BIT(13)
+#define INTPLL_EXTAFC_MASK		GENMASK(7, 3)
+#define INTPLL_AFC_EN_MASK		BIT(2)
+#define INTPLL_ICP_MASK			GENMASK(1, 0)
+
+#endif
diff --git a/arch/arm/mach-imx/imx8m/Makefile b/arch/arm/mach-imx/imx8m/Makefile
index 42a1544c6b..92184f3135 100644
--- a/arch/arm/mach-imx/imx8m/Makefile
+++ b/arch/arm/mach-imx/imx8m/Makefile
@@ -5,3 +5,4 @@
 obj-y += lowlevel_init.o
 obj-y += clock_slice.o soc.o
 obj-$(CONFIG_IMX8MQ) += clock_imx8mq.o
+obj-$(CONFIG_IMX8MM) += clock_imx8mm.o
diff --git a/arch/arm/mach-imx/imx8m/clock_imx8mm.c b/arch/arm/mach-imx/imx8m/clock_imx8mm.c
new file mode 100644
index 0000000000..07399023d5
--- /dev/null
+++ b/arch/arm/mach-imx/imx8m/clock_imx8mm.c
@@ -0,0 +1,699 @@
+// SPDX-License-Identifier: GPL-2.0+
+/*
+ * Copyright 2018-2019 NXP
+ *
+ * Peng Fan <peng.fan@nxp.com>
+ */
+
+#include <common.h>
+#include <asm/arch/clock.h>
+#include <asm/arch/imx-regs.h>
+#include <asm/arch/sys_proto.h>
+#include <asm/io.h>
+#include <clk.h>
+#include <clk-uclass.h>
+#include <dt-bindings/clock/imx8mm-clock.h>
+#include <div64.h>
+#include <errno.h>
+
+DECLARE_GLOBAL_DATA_PTR;
+
+static struct anamix_pll *ana_pll = (struct anamix_pll *)ANATOP_BASE_ADDR;
+
+void enable_ocotp_clk(unsigned char enable)
+{
+	clock_enable(CCGR_OCOTP, !!enable);
+}
+
+int enable_i2c_clk(unsigned char enable, unsigned int i2c_num)
+{
+	/* 0 - 3 is valid i2c num */
+	if (i2c_num > 3)
+		return -EINVAL;
+
+	clock_enable(CCGR_I2C1 + i2c_num, !!enable);
+
+	return 0;
+}
+
+void init_uart_clk(u32 index)
+{
+	/*
+	 * set uart clock root
+	 * 24M OSC
+	 */
+	switch (index) {
+	case 0:
+		clock_enable(CCGR_UART1, 0);
+		clock_set_target_val(UART1_CLK_ROOT, CLK_ROOT_ON |
+				     CLK_ROOT_SOURCE_SEL(0));
+		clock_enable(CCGR_UART1, 1);
+		return;
+	case 1:
+		clock_enable(CCGR_UART2, 0);
+		clock_set_target_val(UART2_CLK_ROOT, CLK_ROOT_ON |
+				     CLK_ROOT_SOURCE_SEL(0));
+		clock_enable(CCGR_UART2, 1);
+		return;
+	case 2:
+		clock_enable(CCGR_UART3, 0);
+		clock_set_target_val(UART3_CLK_ROOT, CLK_ROOT_ON |
+				     CLK_ROOT_SOURCE_SEL(0));
+		clock_enable(CCGR_UART3, 1);
+		return;
+	case 3:
+		clock_enable(CCGR_UART4, 0);
+		clock_set_target_val(UART4_CLK_ROOT, CLK_ROOT_ON |
+				     CLK_ROOT_SOURCE_SEL(0));
+		clock_enable(CCGR_UART4, 1);
+		return;
+	default:
+		printf("Invalid uart index\n");
+		return;
+	}
+}
+
+void init_clk_usdhc(u32 index)
+{
+	/*
+	 * set usdhc clock root
+	 * sys pll1 400M
+	 */
+	switch (index) {
+	case 0:
+		clock_enable(CCGR_USDHC1, 0);
+		clock_set_target_val(USDHC1_CLK_ROOT, CLK_ROOT_ON |
+				     CLK_ROOT_SOURCE_SEL(1) |
+				     CLK_ROOT_POST_DIV(CLK_ROOT_POST_DIV2));
+		clock_enable(CCGR_USDHC1, 1);
+		return;
+	case 1:
+		clock_enable(CCGR_USDHC2, 0);
+		clock_set_target_val(USDHC2_CLK_ROOT, CLK_ROOT_ON |
+				     CLK_ROOT_SOURCE_SEL(1) |
+				     CLK_ROOT_POST_DIV(CLK_ROOT_POST_DIV2));
+		clock_enable(CCGR_USDHC2, 1);
+		return;
+	case 2:
+		clock_enable(CCGR_USDHC3, 0);
+		clock_set_target_val(USDHC3_CLK_ROOT, CLK_ROOT_ON |
+				     CLK_ROOT_SOURCE_SEL(1) |
+				     CLK_ROOT_POST_DIV(CLK_ROOT_POST_DIV2));
+		clock_enable(CCGR_USDHC3, 1);
+		return;
+	default:
+		printf("Invalid usdhc index\n");
+		return;
+	}
+}
+
+void init_wdog_clk(void)
+{
+	clock_enable(CCGR_WDOG1, 0);
+	clock_enable(CCGR_WDOG2, 0);
+	clock_enable(CCGR_WDOG3, 0);
+	clock_set_target_val(WDOG_CLK_ROOT, CLK_ROOT_ON |
+			     CLK_ROOT_SOURCE_SEL(0));
+	clock_enable(CCGR_WDOG1, 1);
+	clock_enable(CCGR_WDOG2, 1);
+	clock_enable(CCGR_WDOG3, 1);
+}
+
+int clock_init(void)
+{
+	u32 val_cfg0;
+
+	/*
+	 * The gate is not exported to clk tree, so configure them here.
+	 * According to ANAMIX SPEC
+	 * sys pll1 fixed at 800MHz
+	 * sys pll2 fixed at 1GHz
+	 * Here we only enable the outputs.
+	 */
+	val_cfg0 = readl(&ana_pll->sys_pll1_gnrl_ctl);
+	val_cfg0 |= INTPLL_CLKE_MASK | INTPLL_DIV2_CLKE_MASK |
+		INTPLL_DIV3_CLKE_MASK | INTPLL_DIV4_CLKE_MASK |
+		INTPLL_DIV5_CLKE_MASK | INTPLL_DIV6_CLKE_MASK |
+		INTPLL_DIV8_CLKE_MASK | INTPLL_DIV10_CLKE_MASK |
+		INTPLL_DIV20_CLKE_MASK;
+	writel(val_cfg0, &ana_pll->sys_pll1_gnrl_ctl);
+
+	val_cfg0 = readl(&ana_pll->sys_pll2_gnrl_ctl);
+	val_cfg0 |= INTPLL_CLKE_MASK | INTPLL_DIV2_CLKE_MASK |
+		INTPLL_DIV3_CLKE_MASK | INTPLL_DIV4_CLKE_MASK |
+		INTPLL_DIV5_CLKE_MASK | INTPLL_DIV6_CLKE_MASK |
+		INTPLL_DIV8_CLKE_MASK | INTPLL_DIV10_CLKE_MASK |
+		INTPLL_DIV20_CLKE_MASK;
+	writel(val_cfg0, &ana_pll->sys_pll2_gnrl_ctl);
+
+	intpll_configure(ANATOP_SYSTEM_PLL3, MHZ(750));
+	clock_set_target_val(NOC_CLK_ROOT,
+			     CLK_ROOT_ON | CLK_ROOT_SOURCE_SEL(2));
+
+	/* config GIC to sys_pll2_100m */
+	clock_enable(CCGR_GIC, 0);
+	clock_set_target_val(GIC_CLK_ROOT, CLK_ROOT_ON |
+			     CLK_ROOT_SOURCE_SEL(3));
+	clock_enable(CCGR_GIC, 1);
+
+	clock_set_target_val(NAND_USDHC_BUS_CLK_ROOT, CLK_ROOT_ON |
+			     CLK_ROOT_SOURCE_SEL(1));
+
+	clock_enable(CCGR_DDR1, 0);
+	clock_set_target_val(DRAM_ALT_CLK_ROOT, CLK_ROOT_ON |
+			     CLK_ROOT_SOURCE_SEL(1));
+	clock_set_target_val(DRAM_APB_CLK_ROOT, CLK_ROOT_ON |
+			     CLK_ROOT_SOURCE_SEL(1));
+	clock_enable(CCGR_DDR1, 1);
+
+	init_wdog_clk();
+
+	clock_enable(CCGR_TEMP_SENSOR, 1);
+
+	clock_enable(CCGR_SEC_DEBUG, 1);
+
+	return 0;
+}
+
+u32 decode_intpll(enum clk_root_src intpll)
+{
+	u32 pll_gnrl_ctl, pll_div_ctl, pll_clke_mask;
+	u32 main_div, pre_div, post_div, div;
+	u64 freq;
+
+	switch (intpll) {
+	case ARM_PLL_CLK:
+		pll_gnrl_ctl = readl(&ana_pll->arm_pll_gnrl_ctl);
+		pll_div_ctl = readl(&ana_pll->arm_pll_div_ctl);
+		break;
+	case GPU_PLL_CLK:
+		pll_gnrl_ctl = readl(&ana_pll->gpu_pll_gnrl_ctl);
+		pll_div_ctl = readl(&ana_pll->gpu_pll_div_ctl);
+		break;
+	case VPU_PLL_CLK:
+		pll_gnrl_ctl = readl(&ana_pll->vpu_pll_gnrl_ctl);
+		pll_div_ctl = readl(&ana_pll->vpu_pll_div_ctl);
+		break;
+	case SYSTEM_PLL1_800M_CLK:
+	case SYSTEM_PLL1_400M_CLK:
+	case SYSTEM_PLL1_266M_CLK:
+	case SYSTEM_PLL1_200M_CLK:
+	case SYSTEM_PLL1_160M_CLK:
+	case SYSTEM_PLL1_133M_CLK:
+	case SYSTEM_PLL1_100M_CLK:
+	case SYSTEM_PLL1_80M_CLK:
+	case SYSTEM_PLL1_40M_CLK:
+		pll_gnrl_ctl = readl(&ana_pll->sys_pll1_gnrl_ctl);
+		pll_div_ctl = readl(&ana_pll->sys_pll1_div_ctl);
+		break;
+	case SYSTEM_PLL2_1000M_CLK:
+	case SYSTEM_PLL2_500M_CLK:
+	case SYSTEM_PLL2_333M_CLK:
+	case SYSTEM_PLL2_250M_CLK:
+	case SYSTEM_PLL2_200M_CLK:
+	case SYSTEM_PLL2_166M_CLK:
+	case SYSTEM_PLL2_125M_CLK:
+	case SYSTEM_PLL2_100M_CLK:
+	case SYSTEM_PLL2_50M_CLK:
+		pll_gnrl_ctl = readl(&ana_pll->sys_pll2_gnrl_ctl);
+		pll_div_ctl = readl(&ana_pll->sys_pll2_div_ctl);
+		break;
+	case SYSTEM_PLL3_CLK:
+		pll_gnrl_ctl = readl(&ana_pll->sys_pll3_gnrl_ctl);
+		pll_div_ctl = readl(&ana_pll->sys_pll3_div_ctl);
+		break;
+	default:
+		return -EINVAL;
+	}
+
+	/* Only support SYS_XTAL 24M, PAD_CLK not take into consideration */
+	if ((pll_gnrl_ctl & INTPLL_REF_CLK_SEL_MASK) != 0)
+		return 0;
+
+	if ((pll_gnrl_ctl & INTPLL_RST_MASK) == 0)
+		return 0;
+
+	/*
+	 * When BYPASS is equal to 1, PLL enters the bypass mode
+	 * regardless of the values of RESETB
+	 */
+	if (pll_gnrl_ctl & INTPLL_BYPASS_MASK)
+		return 24000000u;
+
+	if (!(pll_gnrl_ctl & INTPLL_LOCK_MASK)) {
+		puts("pll not locked\n");
+		return 0;
+	}
+
+	switch (intpll) {
+	case ARM_PLL_CLK:
+	case GPU_PLL_CLK:
+	case VPU_PLL_CLK:
+	case SYSTEM_PLL3_CLK:
+	case SYSTEM_PLL1_800M_CLK:
+	case SYSTEM_PLL2_1000M_CLK:
+		pll_clke_mask = INTPLL_CLKE_MASK;
+		div = 1;
+		break;
+
+	case SYSTEM_PLL1_400M_CLK:
+	case SYSTEM_PLL2_500M_CLK:
+		pll_clke_mask = INTPLL_DIV2_CLKE_MASK;
+		div = 2;
+		break;
+
+	case SYSTEM_PLL1_266M_CLK:
+	case SYSTEM_PLL2_333M_CLK:
+		pll_clke_mask = INTPLL_DIV3_CLKE_MASK;
+		div = 3;
+		break;
+
+	case SYSTEM_PLL1_200M_CLK:
+	case SYSTEM_PLL2_250M_CLK:
+		pll_clke_mask = INTPLL_DIV4_CLKE_MASK;
+		div = 4;
+		break;
+
+	case SYSTEM_PLL1_160M_CLK:
+	case SYSTEM_PLL2_200M_CLK:
+		pll_clke_mask = INTPLL_DIV5_CLKE_MASK;
+		div = 5;
+		break;
+
+	case SYSTEM_PLL1_133M_CLK:
+	case SYSTEM_PLL2_166M_CLK:
+		pll_clke_mask = INTPLL_DIV6_CLKE_MASK;
+		div = 6;
+		break;
+
+	case SYSTEM_PLL1_100M_CLK:
+	case SYSTEM_PLL2_125M_CLK:
+		pll_clke_mask = INTPLL_DIV8_CLKE_MASK;
+		div = 8;
+		break;
+
+	case SYSTEM_PLL1_80M_CLK:
+	case SYSTEM_PLL2_100M_CLK:
+		pll_clke_mask = INTPLL_DIV10_CLKE_MASK;
+		div = 10;
+		break;
+
+	case SYSTEM_PLL1_40M_CLK:
+	case SYSTEM_PLL2_50M_CLK:
+		pll_clke_mask = INTPLL_DIV20_CLKE_MASK;
+		div = 20;
+		break;
+	default:
+		return -EINVAL;
+	}
+
+	if ((pll_gnrl_ctl & pll_clke_mask) == 0)
+		return 0;
+
+	main_div = (pll_div_ctl & INTPLL_MAIN_DIV_MASK) >>
+		INTPLL_MAIN_DIV_SHIFT;
+	pre_div = (pll_div_ctl & INTPLL_PRE_DIV_MASK) >>
+		INTPLL_PRE_DIV_SHIFT;
+	post_div = (pll_div_ctl & INTPLL_POST_DIV_MASK) >>
+		INTPLL_POST_DIV_SHIFT;
+
+	/* FFVCO = (m * FFIN) / p, FFOUT = (m * FFIN) / (p * 2^s) */
+	freq = 24000000ULL * main_div;
+	return lldiv(freq, pre_div * (1 << post_div) * div);
+}
+
+u32 decode_fracpll(enum clk_root_src frac_pll)
+{
+	u32 pll_gnrl_ctl, pll_fdiv_ctl0, pll_fdiv_ctl1;
+	u32 main_div, pre_div, post_div, k;
+
+	switch (frac_pll) {
+	case DRAM_PLL1_CLK:
+		pll_gnrl_ctl = readl(&ana_pll->dram_pll_gnrl_ctl);
+		pll_fdiv_ctl0 = readl(&ana_pll->dram_pll_fdiv_ctl0);
+		pll_fdiv_ctl1 = readl(&ana_pll->dram_pll_fdiv_ctl1);
+		break;
+	case AUDIO_PLL1_CLK:
+		pll_gnrl_ctl = readl(&ana_pll->audio_pll1_gnrl_ctl);
+		pll_fdiv_ctl0 = readl(&ana_pll->audio_pll1_fdiv_ctl0);
+		pll_fdiv_ctl1 = readl(&ana_pll->audio_pll1_fdiv_ctl1);
+		break;
+	case AUDIO_PLL2_CLK:
+		pll_gnrl_ctl = readl(&ana_pll->audio_pll2_gnrl_ctl);
+		pll_fdiv_ctl0 = readl(&ana_pll->audio_pll2_fdiv_ctl0);
+		pll_fdiv_ctl1 = readl(&ana_pll->audio_pll2_fdiv_ctl1);
+		break;
+	case VIDEO_PLL_CLK:
+		pll_gnrl_ctl = readl(&ana_pll->video_pll1_gnrl_ctl);
+		pll_fdiv_ctl0 = readl(&ana_pll->video_pll1_fdiv_ctl0);
+		pll_fdiv_ctl1 = readl(&ana_pll->video_pll1_fdiv_ctl1);
+		break;
+	default:
+		printf("Not supported\n");
+		return 0;
+	}
+
+	/* Only support SYS_XTAL 24M, PAD_CLK not take into consideration */
+	if ((pll_gnrl_ctl & INTPLL_REF_CLK_SEL_MASK) != 0)
+		return 0;
+
+	if ((pll_gnrl_ctl & INTPLL_RST_MASK) == 0)
+		return 0;
+	/*
+	 * When BYPASS is equal to 1, PLL enters the bypass mode
+	 * regardless of the values of RESETB
+	 */
+	if (pll_gnrl_ctl & INTPLL_BYPASS_MASK)
+		return 24000000u;
+
+	if (!(pll_gnrl_ctl & INTPLL_LOCK_MASK)) {
+		puts("pll not locked\n");
+		return 0;
+	}
+
+	if (!(pll_gnrl_ctl & INTPLL_CLKE_MASK))
+		return 0;
+
+	main_div = (pll_fdiv_ctl0 & INTPLL_MAIN_DIV_MASK) >>
+		INTPLL_MAIN_DIV_SHIFT;
+	pre_div = (pll_fdiv_ctl0 & INTPLL_PRE_DIV_MASK) >>
+		INTPLL_PRE_DIV_SHIFT;
+	post_div = (pll_fdiv_ctl0 & INTPLL_POST_DIV_MASK) >>
+		INTPLL_POST_DIV_SHIFT;
+
+	k = pll_fdiv_ctl1 & GENMASK(15, 0);
+
+	/*
+	 * FFOUT = ((m + k / 65536) * FFIN) / (p * 2^s),
+	 * 1 ≤ p ≤ 63, 64 ≤ m ≤ 1023, 0 ≤ s ≤ 6
+	 */
+	return lldiv((main_div * 65536 + k) * 24000000ULL,
+		     65536 * pre_div * (1 << post_div));
+}
+
+static struct imx_int_pll_rate_table imx8mm_fracpll_tbl[] = {
+	PLL_1443X_RATE(800000000U, 300, 9, 0, 0),
+	PLL_1443X_RATE(750000000U, 250, 8, 0, 0),
+	PLL_1443X_RATE(650000000U, 325, 3, 2, 0),
+	PLL_1443X_RATE(600000000U, 300, 3, 2, 0),
+	PLL_1443X_RATE(594000000U, 99, 1, 2, 0),
+	PLL_1443X_RATE(400000000U, 300, 9, 1, 0),
+	PLL_1443X_RATE(266666667U, 400, 9, 2, 0),
+	PLL_1443X_RATE(167000000U, 334, 3, 4, 0),
+	PLL_1443X_RATE(100000000U, 300, 9, 3, 0),
+};
+
+int fracpll_configure(enum pll_clocks pll, u32 freq)
+{
+	int i;
+	u32 tmp, div_val;
+	void *pll_base;
+	struct imx_int_pll_rate_table *rate;
+
+	for (i = 0; i < ARRAY_SIZE(imx8mm_fracpll_tbl); i++) {
+		if (freq == imx8mm_fracpll_tbl[i].rate)
+			break;
+	}
+
+	if (i == ARRAY_SIZE(imx8mm_fracpll_tbl)) {
+		printf("No matched freq table %u\n", freq);
+		return -EINVAL;
+	}
+
+	rate = &imx8mm_fracpll_tbl[i];
+
+	switch (pll) {
+	case ANATOP_DRAM_PLL:
+		setbits_le32(GPC_BASE_ADDR + 0xEC, 1 << 7);
+		setbits_le32(GPC_BASE_ADDR + 0xF8, 1 << 5);
+		writel(SRC_DDR1_ENABLE_MASK, SRC_BASE_ADDR + 0x1004);
+
+		pll_base = &ana_pll->dram_pll_gnrl_ctl;
+		break;
+	case ANATOP_VIDEO_PLL:
+		pll_base = &ana_pll->video_pll1_gnrl_ctl;
+		break;
+	default:
+		return 0;
+	}
+	/* Bypass clock and set lock to pll output lock */
+	tmp = readl(pll_base);
+	tmp |= BYPASS_MASK;
+	writel(tmp, pll_base);
+
+	/* Enable RST */
+	tmp &= ~RST_MASK;
+	writel(tmp, pll_base);
+
+	div_val = (rate->mdiv << MDIV_SHIFT) | (rate->pdiv << PDIV_SHIFT) |
+		(rate->sdiv << SDIV_SHIFT);
+	writel(div_val, pll_base + 4);
+	writel(rate->kdiv << KDIV_SHIFT, pll_base + 8);
+
+	__udelay(100);
+
+	/* Disable RST */
+	tmp |= RST_MASK;
+	writel(tmp, pll_base);
+
+	/* Wait Lock*/
+	while (!(readl(pll_base) & LOCK_STATUS))
+		;
+
+	/* Bypass */
+	tmp &= ~BYPASS_MASK;
+	writel(tmp, pll_base);
+
+	return 0;
+}
+
+int intpll_configure(enum pll_clocks pll, ulong freq)
+{
+	void __iomem *pll_gnrl_ctl, __iomem *pll_div_ctl;
+	u32 pll_div_ctl_val, pll_clke_masks;
+
+	switch (pll) {
+	case ANATOP_SYSTEM_PLL1:
+		pll_gnrl_ctl = &ana_pll->sys_pll1_gnrl_ctl;
+		pll_div_ctl = &ana_pll->sys_pll1_div_ctl;
+		pll_clke_masks = INTPLL_DIV20_CLKE_MASK |
+			INTPLL_DIV10_CLKE_MASK | INTPLL_DIV8_CLKE_MASK |
+			INTPLL_DIV6_CLKE_MASK | INTPLL_DIV5_CLKE_MASK |
+			INTPLL_DIV4_CLKE_MASK | INTPLL_DIV3_CLKE_MASK |
+			INTPLL_DIV2_CLKE_MASK | INTPLL_CLKE_MASK;
+		break;
+	case ANATOP_SYSTEM_PLL2:
+		pll_gnrl_ctl = &ana_pll->sys_pll2_gnrl_ctl;
+		pll_div_ctl = &ana_pll->sys_pll2_div_ctl;
+		pll_clke_masks = INTPLL_DIV20_CLKE_MASK |
+			INTPLL_DIV10_CLKE_MASK | INTPLL_DIV8_CLKE_MASK |
+			INTPLL_DIV6_CLKE_MASK | INTPLL_DIV5_CLKE_MASK |
+			INTPLL_DIV4_CLKE_MASK | INTPLL_DIV3_CLKE_MASK |
+			INTPLL_DIV2_CLKE_MASK | INTPLL_CLKE_MASK;
+		break;
+	case ANATOP_SYSTEM_PLL3:
+		pll_gnrl_ctl = &ana_pll->sys_pll3_gnrl_ctl;
+		pll_div_ctl = &ana_pll->sys_pll3_div_ctl;
+		pll_clke_masks = INTPLL_CLKE_MASK;
+		break;
+	case ANATOP_ARM_PLL:
+		pll_gnrl_ctl = &ana_pll->arm_pll_gnrl_ctl;
+		pll_div_ctl = &ana_pll->arm_pll_div_ctl;
+		pll_clke_masks = INTPLL_CLKE_MASK;
+		break;
+	case ANATOP_GPU_PLL:
+		pll_gnrl_ctl = &ana_pll->gpu_pll_gnrl_ctl;
+		pll_div_ctl = &ana_pll->gpu_pll_div_ctl;
+		pll_clke_masks = INTPLL_CLKE_MASK;
+		break;
+	case ANATOP_VPU_PLL:
+		pll_gnrl_ctl = &ana_pll->vpu_pll_gnrl_ctl;
+		pll_div_ctl = &ana_pll->vpu_pll_div_ctl;
+		pll_clke_masks = INTPLL_CLKE_MASK;
+		break;
+	default:
+		return -EINVAL;
+	};
+
+	switch (freq) {
+	case MHZ(750):
+		/* 24 * 0xfa / 2 / 2 ^ 2 */
+		pll_div_ctl_val = INTPLL_MAIN_DIV_VAL(0xfa) |
+			INTPLL_PRE_DIV_VAL(2) | INTPLL_POST_DIV_VAL(2);
+		break;
+	case MHZ(800):
+		/* 24 * 0x190 / 3 / 2 ^ 2 */
+		pll_div_ctl_val = INTPLL_MAIN_DIV_VAL(0x190) |
+			INTPLL_PRE_DIV_VAL(3) | INTPLL_POST_DIV_VAL(2);
+		break;
+	case MHZ(1000):
+		/* 24 * 0xfa / 3 / 2 ^ 1 */
+		pll_div_ctl_val = INTPLL_MAIN_DIV_VAL(0xfa) |
+			INTPLL_PRE_DIV_VAL(3) | INTPLL_POST_DIV_VAL(1);
+		break;
+	case MHZ(1200):
+		/* 24 * 0xc8 / 2 / 2 ^ 1 */
+		pll_div_ctl_val = INTPLL_MAIN_DIV_VAL(0xc8) |
+			INTPLL_PRE_DIV_VAL(2) | INTPLL_POST_DIV_VAL(1);
+		break;
+	case MHZ(2000):
+		/* 24 * 0xfa / 3 / 2 ^ 0 */
+		pll_div_ctl_val = INTPLL_MAIN_DIV_VAL(0xfa) |
+			INTPLL_PRE_DIV_VAL(3) | INTPLL_POST_DIV_VAL(0);
+		break;
+	default:
+		return -EINVAL;
+	};
+	/* Bypass clock and set lock to pll output lock */
+	setbits_le32(pll_gnrl_ctl, INTPLL_BYPASS_MASK |
+		     INTPLL_LOCK_SEL_MASK);
+	/* Enable reset */
+	clrbits_le32(pll_gnrl_ctl, INTPLL_RST_MASK);
+	/* Configure */
+	writel(pll_div_ctl_val, pll_div_ctl);
+
+	__udelay(100);
+
+	/* Disable reset */
+	setbits_le32(pll_gnrl_ctl, INTPLL_RST_MASK);
+	/* Wait Lock */
+	while (!(readl(pll_gnrl_ctl) & INTPLL_LOCK_MASK))
+		;
+	/* Clear bypass */
+	clrbits_le32(pll_gnrl_ctl, INTPLL_BYPASS_MASK);
+	setbits_le32(pll_gnrl_ctl, pll_clke_masks);
+
+	return 0;
+}
+
+u32 get_root_src_clk(enum clk_root_src root_src)
+{
+	switch (root_src) {
+	case OSC_24M_CLK:
+		return 24000000u;
+	case OSC_HDMI_CLK:
+		return 26000000u;
+	case OSC_32K_CLK:
+		return 32000u;
+	case ARM_PLL_CLK:
+	case GPU_PLL_CLK:
+	case VPU_PLL_CLK:
+	case SYSTEM_PLL1_800M_CLK:
+	case SYSTEM_PLL1_400M_CLK:
+	case SYSTEM_PLL1_266M_CLK:
+	case SYSTEM_PLL1_200M_CLK:
+	case SYSTEM_PLL1_160M_CLK:
+	case SYSTEM_PLL1_133M_CLK:
+	case SYSTEM_PLL1_100M_CLK:
+	case SYSTEM_PLL1_80M_CLK:
+	case SYSTEM_PLL1_40M_CLK:
+	case SYSTEM_PLL2_1000M_CLK:
+	case SYSTEM_PLL2_500M_CLK:
+	case SYSTEM_PLL2_333M_CLK:
+	case SYSTEM_PLL2_250M_CLK:
+	case SYSTEM_PLL2_200M_CLK:
+	case SYSTEM_PLL2_166M_CLK:
+	case SYSTEM_PLL2_125M_CLK:
+	case SYSTEM_PLL2_100M_CLK:
+	case SYSTEM_PLL2_50M_CLK:
+	case SYSTEM_PLL3_CLK:
+		return decode_intpll(root_src);
+	default:
+		return 0;
+	}
+
+	return 0;
+}
+
+u32 get_root_clk(enum clk_root_index clock_id)
+{
+	enum clk_root_src root_src;
+	u32 post_podf, pre_podf, root_src_clk;
+
+	if (clock_root_enabled(clock_id) <= 0)
+		return 0;
+
+	if (clock_get_prediv(clock_id, &pre_podf) < 0)
+		return 0;
+
+	if (clock_get_postdiv(clock_id, &post_podf) < 0)
+		return 0;
+
+	if (clock_get_src(clock_id, &root_src) < 0)
+		return 0;
+
+	root_src_clk = get_root_src_clk(root_src);
+
+	return root_src_clk / (post_podf + 1) / (pre_podf + 1);
+}
+
+u32 mxc_get_clock(enum mxc_clock clk)
+{
+	switch (clk) {
+	case MXC_ARM_CLK:
+		return get_root_clk(ARM_A53_CLK_ROOT);
+	default:
+		printf("Unsupported mxc_clock %d\n", clk);
+		break;
+	}
+
+	return 0;
+}
+
+u32 imx_get_uartclk(void)
+{
+	return get_root_clk(UART1_CLK_ROOT);
+}
+
+#ifdef CONFIG_SPL_BUILD
+void dram_pll_init(ulong pll_val)
+{
+	fracpll_configure(ANATOP_DRAM_PLL, pll_val);
+}
+
+static struct dram_bypass_clk_setting imx8mm_dram_bypass_tbl[] = {
+	DRAM_BYPASS_ROOT_CONFIG(MHZ(100), 2, CLK_ROOT_PRE_DIV1, 2,
+				CLK_ROOT_PRE_DIV2),
+	DRAM_BYPASS_ROOT_CONFIG(MHZ(250), 3, CLK_ROOT_PRE_DIV2, 2,
+				CLK_ROOT_PRE_DIV2),
+	DRAM_BYPASS_ROOT_CONFIG(MHZ(400), 1, CLK_ROOT_PRE_DIV2, 3,
+				CLK_ROOT_PRE_DIV2),
+};
+
+void dram_enable_bypass(ulong clk_val)
+{
+	int i;
+	struct dram_bypass_clk_setting *config;
+
+	for (i = 0; i < ARRAY_SIZE(imx8mm_dram_bypass_tbl); i++) {
+		if (clk_val == imx8mm_dram_bypass_tbl[i].clk)
+			break;
+	}
+
+	if (i == ARRAY_SIZE(imx8mm_dram_bypass_tbl)) {
+		printf("No matched freq table %lu\n", clk_val);
+		return;
+	}
+
+	config = &imx8mm_dram_bypass_tbl[i];
+
+	clock_set_target_val(DRAM_ALT_CLK_ROOT, CLK_ROOT_ON |
+			     CLK_ROOT_SOURCE_SEL(config->alt_root_sel) |
+			     CLK_ROOT_PRE_DIV(config->alt_pre_div));
+	clock_set_target_val(DRAM_APB_CLK_ROOT, CLK_ROOT_ON |
+			     CLK_ROOT_SOURCE_SEL(config->apb_root_sel) |
+			     CLK_ROOT_PRE_DIV(config->apb_pre_div));
+	clock_set_target_val(DRAM_SEL_CFG, CLK_ROOT_ON |
+			     CLK_ROOT_SOURCE_SEL(1));
+}
+
+void dram_disable_bypass(void)
+{
+	clock_set_target_val(DRAM_SEL_CFG, CLK_ROOT_ON |
+			     CLK_ROOT_SOURCE_SEL(0));
+	clock_set_target_val(DRAM_APB_CLK_ROOT, CLK_ROOT_ON |
+			     CLK_ROOT_SOURCE_SEL(4) |
+			     CLK_ROOT_PRE_DIV(CLK_ROOT_PRE_DIV5));
+}
+#endif
+
diff --git a/arch/arm/mach-imx/imx8m/clock_imx8mq.c b/arch/arm/mach-imx/imx8m/clock_imx8mq.c
index feecdb50f6..9cfac911e3 100644
--- a/arch/arm/mach-imx/imx8m/clock_imx8mq.c
+++ b/arch/arm/mach-imx/imx8m/clock_imx8mq.c
@@ -282,7 +282,7 @@ static u32 get_root_src_clk(enum clk_root_src root_src)
 	return 0;
 }
 
-static u32 get_root_clk(enum clk_root_index clock_id)
+u32 get_root_clk(enum clk_root_index clock_id)
 {
 	enum clk_root_src root_src;
 	u32 post_podf, pre_podf, root_src_clk;
diff --git a/arch/arm/mach-imx/imx8m/clock_slice.c b/arch/arm/mach-imx/imx8m/clock_slice.c
index 1a67c626f1..dc2a018e00 100644
--- a/arch/arm/mach-imx/imx8m/clock_slice.c
+++ b/arch/arm/mach-imx/imx8m/clock_slice.c
@@ -13,6 +13,7 @@
 
 static struct ccm_reg *ccm_reg = (struct ccm_reg *)CCM_BASE_ADDR;
 
+#ifdef CONFIG_IMX8MQ
 static struct clk_root_map root_array[] = {
 	{ARM_A53_CLK_ROOT, CORE_CLOCK_SLICE, 0,
 	 {OSC_25M_CLK, ARM_PLL_CLK, SYSTEM_PLL2_500M_CLK,
@@ -474,6 +475,466 @@ static struct clk_root_map root_array[] = {
 	 {DRAM_PLL1_CLK}
 	},
 };
+#elif defined(CONFIG_IMX8MM)
+static struct clk_root_map root_array[] = {
+	{ARM_A53_CLK_ROOT, CORE_CLOCK_SLICE, 0,
+	 {OSC_24M_CLK, ARM_PLL_CLK, SYSTEM_PLL2_500M_CLK,
+	  SYSTEM_PLL2_1000M_CLK, SYSTEM_PLL1_800M_CLK,
+	  SYSTEM_PLL1_400M_CLK, AUDIO_PLL1_CLK, SYSTEM_PLL3_CLK}
+	},
+	{ARM_M4_CLK_ROOT, CORE_CLOCK_SLICE, 1,
+	 {OSC_24M_CLK, SYSTEM_PLL2_200M_CLK, SYSTEM_PLL2_250M_CLK,
+	  SYSTEM_PLL1_266M_CLK, SYSTEM_PLL1_800M_CLK,
+	  AUDIO_PLL1_CLK, VIDEO_PLL_CLK, SYSTEM_PLL3_CLK}
+	},
+	{VPU_A53_CLK_ROOT, CORE_CLOCK_SLICE, 2,
+	 {OSC_24M_CLK, ARM_PLL_CLK, SYSTEM_PLL2_500M_CLK,
+	  SYSTEM_PLL2_1000M_CLK, SYSTEM_PLL1_800M_CLK,
+	  SYSTEM_PLL1_400M_CLK, AUDIO_PLL1_CLK, VPU_PLL_CLK}
+	},
+	{GPU3D_CLK_ROOT, CORE_CLOCK_SLICE, 3,
+	 {OSC_24M_CLK, GPU_PLL_CLK, SYSTEM_PLL1_800M_CLK,
+	  SYSTEM_PLL3_CLK, SYSTEM_PLL2_1000M_CLK,
+	  AUDIO_PLL1_CLK, VIDEO_PLL_CLK, AUDIO_PLL2_CLK}
+	},
+	{GPU2D_CLK_ROOT, CORE_CLOCK_SLICE, 4,
+	 {OSC_24M_CLK, GPU_PLL_CLK, SYSTEM_PLL1_800M_CLK,
+	  SYSTEM_PLL3_CLK, SYSTEM_PLL2_1000M_CLK,
+	  AUDIO_PLL1_CLK, VIDEO_PLL_CLK, AUDIO_PLL2_CLK}
+	},
+	{MAIN_AXI_CLK_ROOT, BUS_CLOCK_SLICE, 0,
+	 {OSC_24M_CLK, SYSTEM_PLL2_333M_CLK, SYSTEM_PLL1_800M_CLK,
+	  SYSTEM_PLL2_250M_CLK, SYSTEM_PLL2_1000M_CLK,
+	  AUDIO_PLL1_CLK, VIDEO_PLL_CLK, SYSTEM_PLL1_100M_CLK}
+	},
+	{ENET_AXI_CLK_ROOT, BUS_CLOCK_SLICE, 1,
+	 {OSC_24M_CLK, SYSTEM_PLL1_266M_CLK, SYSTEM_PLL1_800M_CLK,
+	  SYSTEM_PLL2_250M_CLK, SYSTEM_PLL2_200M_CLK,
+	  AUDIO_PLL1_CLK, VIDEO_PLL_CLK, SYSTEM_PLL3_CLK}
+	},
+	{NAND_USDHC_BUS_CLK_ROOT, BUS_CLOCK_SLICE, 2,
+	 {OSC_24M_CLK, SYSTEM_PLL1_266M_CLK, SYSTEM_PLL1_800M_CLK,
+	  SYSTEM_PLL2_200M_CLK, SYSTEM_PLL1_133M_CLK,
+	  SYSTEM_PLL3_CLK, SYSTEM_PLL2_250M_CLK, AUDIO_PLL1_CLK}
+	},
+	{VPU_BUS_CLK_ROOT, BUS_CLOCK_SLICE, 3,
+	 {OSC_24M_CLK, SYSTEM_PLL1_800M_CLK, VPU_PLL_CLK,
+	  AUDIO_PLL2_CLK, SYSTEM_PLL3_CLK, SYSTEM_PLL2_1000M_CLK,
+	  SYSTEM_PLL2_200M_CLK, SYSTEM_PLL1_100M_CLK}
+	},
+	{DISPLAY_AXI_CLK_ROOT, BUS_CLOCK_SLICE, 4,
+	 {OSC_24M_CLK, SYSTEM_PLL2_1000M_CLK, SYSTEM_PLL1_800M_CLK,
+	  SYSTEM_PLL3_CLK, SYSTEM_PLL1_40M_CLK, AUDIO_PLL2_CLK,
+	  EXT_CLK_1, EXT_CLK_4}
+	},
+	{DISPLAY_APB_CLK_ROOT, BUS_CLOCK_SLICE, 5,
+	 {OSC_24M_CLK, SYSTEM_PLL2_125M_CLK, SYSTEM_PLL1_800M_CLK,
+	  SYSTEM_PLL3_CLK, SYSTEM_PLL1_40M_CLK, AUDIO_PLL2_CLK,
+	  EXT_CLK_1, EXT_CLK_3}
+	},
+	{DISPLAY_RTRM_CLK_ROOT, BUS_CLOCK_SLICE, 6,
+	 {OSC_24M_CLK, SYSTEM_PLL1_800M_CLK, SYSTEM_PLL2_200M_CLK,
+	  SYSTEM_PLL2_1000M_CLK, AUDIO_PLL1_CLK, VIDEO_PLL_CLK,
+	  EXT_CLK_2, EXT_CLK_3}
+	},
+	{USB_BUS_CLK_ROOT, BUS_CLOCK_SLICE, 7,
+	 {OSC_24M_CLK, SYSTEM_PLL2_500M_CLK, SYSTEM_PLL1_800M_CLK,
+	  SYSTEM_PLL2_100M_CLK, SYSTEM_PLL2_200M_CLK,
+	  EXT_CLK_2, EXT_CLK_4, AUDIO_PLL2_CLK}
+	},
+	{GPU_AXI_CLK_ROOT, BUS_CLOCK_SLICE, 8,
+	 {OSC_24M_CLK, SYSTEM_PLL1_800M_CLK, GPU_PLL_CLK,
+	  SYSTEM_PLL3_CLK, SYSTEM_PLL2_1000M_CLK,
+	  AUDIO_PLL1_CLK, VIDEO_PLL_CLK, AUDIO_PLL2_CLK}
+	},
+	{GPU_AHB_CLK_ROOT, BUS_CLOCK_SLICE, 9,
+	 {OSC_24M_CLK, SYSTEM_PLL1_800M_CLK, GPU_PLL_CLK,
+	  SYSTEM_PLL3_CLK, SYSTEM_PLL2_1000M_CLK,
+	  AUDIO_PLL1_CLK, VIDEO_PLL_CLK, AUDIO_PLL2_CLK}
+	},
+	{NOC_CLK_ROOT, BUS_CLOCK_SLICE, 10,
+	 {OSC_24M_CLK, SYSTEM_PLL1_800M_CLK, SYSTEM_PLL3_CLK,
+	  SYSTEM_PLL2_1000M_CLK, SYSTEM_PLL2_500M_CLK,
+	  AUDIO_PLL1_CLK, VIDEO_PLL_CLK, AUDIO_PLL2_CLK}
+	},
+	{NOC_APB_CLK_ROOT, BUS_CLOCK_SLICE, 11,
+	 {OSC_24M_CLK, SYSTEM_PLL1_400M_CLK, SYSTEM_PLL3_CLK,
+	  SYSTEM_PLL2_333M_CLK, SYSTEM_PLL2_200M_CLK,
+	  SYSTEM_PLL1_800M_CLK, AUDIO_PLL1_CLK, VIDEO_PLL_CLK}
+	},
+	{AHB_CLK_ROOT, AHB_CLOCK_SLICE, 0,
+	 {OSC_24M_CLK, SYSTEM_PLL1_133M_CLK, SYSTEM_PLL1_800M_CLK,
+	  SYSTEM_PLL1_400M_CLK, SYSTEM_PLL2_125M_CLK,
+	  SYSTEM_PLL3_CLK, AUDIO_PLL1_CLK, VIDEO_PLL_CLK}
+	},
+	{AUDIO_AHB_CLK_ROOT, AHB_CLOCK_SLICE, 1,
+	 {OSC_24M_CLK, SYSTEM_PLL2_500M_CLK, SYSTEM_PLL1_800M_CLK,
+	  SYSTEM_PLL2_1000M_CLK, SYSTEM_PLL2_166M_CLK,
+	  SYSTEM_PLL3_CLK, AUDIO_PLL1_CLK, VIDEO_PLL_CLK}
+	},
+	{MIPI_DSI_ESC_RX_CLK_ROOT, AHB_CLOCK_SLICE, 2,
+	 {OSC_24M_CLK, SYSTEM_PLL2_100M_CLK, SYSTEM_PLL1_80M_CLK,
+	  SYSTEM_PLL1_800M_CLK, SYSTEM_PLL2_1000M_CLK,
+	  SYSTEM_PLL3_CLK, EXT_CLK_3, AUDIO_PLL2_CLK}
+	},
+	{DRAM_ALT_CLK_ROOT, IP_CLOCK_SLICE, 0,
+	 {OSC_24M_CLK, SYSTEM_PLL1_800M_CLK, SYSTEM_PLL1_100M_CLK,
+	  SYSTEM_PLL2_500M_CLK, SYSTEM_PLL2_1000M_CLK,
+	  SYSTEM_PLL3_CLK, AUDIO_PLL1_CLK, SYSTEM_PLL1_266M_CLK}
+	},
+	{DRAM_APB_CLK_ROOT, IP_CLOCK_SLICE, 1,
+	 {OSC_24M_CLK, SYSTEM_PLL2_200M_CLK, SYSTEM_PLL1_40M_CLK,
+	  SYSTEM_PLL1_160M_CLK, SYSTEM_PLL1_800M_CLK,
+	  SYSTEM_PLL3_CLK, SYSTEM_PLL2_250M_CLK, AUDIO_PLL2_CLK}
+	},
+	{VPU_G1_CLK_ROOT, IP_CLOCK_SLICE, 2,
+	 {OSC_24M_CLK, VPU_PLL_CLK, SYSTEM_PLL1_800M_CLK,
+	  SYSTEM_PLL2_1000M_CLK, SYSTEM_PLL1_100M_CLK,
+	  SYSTEM_PLL2_125M_CLK, SYSTEM_PLL3_CLK, AUDIO_PLL1_CLK}
+	},
+	{VPU_G2_CLK_ROOT, IP_CLOCK_SLICE, 3,
+	 {OSC_24M_CLK, VPU_PLL_CLK, SYSTEM_PLL1_800M_CLK,
+	  SYSTEM_PLL2_1000M_CLK, SYSTEM_PLL1_100M_CLK,
+	  SYSTEM_PLL2_125M_CLK, SYSTEM_PLL3_CLK, AUDIO_PLL1_CLK}
+	},
+	{DISPLAY_DTRC_CLK_ROOT, IP_CLOCK_SLICE, 4,
+	 {OSC_24M_CLK, VIDEO_PLL2_CLK, SYSTEM_PLL1_800M_CLK,
+	  SYSTEM_PLL2_1000M_CLK, SYSTEM_PLL1_160M_CLK,
+	  VIDEO_PLL_CLK, SYSTEM_PLL3_CLK, AUDIO_PLL2_CLK}
+	},
+	{DISPLAY_DC8000_CLK_ROOT, IP_CLOCK_SLICE, 5,
+	 {OSC_24M_CLK, VIDEO_PLL2_CLK, SYSTEM_PLL1_800M_CLK,
+	  SYSTEM_PLL2_1000M_CLK, SYSTEM_PLL1_160M_CLK,
+	  VIDEO_PLL_CLK, SYSTEM_PLL3_CLK, AUDIO_PLL2_CLK}
+	},
+	{PCIE_CTRL_CLK_ROOT, IP_CLOCK_SLICE, 6,
+	 {OSC_24M_CLK, SYSTEM_PLL2_250M_CLK, SYSTEM_PLL2_200M_CLK,
+	  SYSTEM_PLL1_266M_CLK, SYSTEM_PLL1_800M_CLK,
+	  SYSTEM_PLL2_500M_CLK, SYSTEM_PLL2_333M_CLK, SYSTEM_PLL3_CLK}
+	},
+	{PCIE_PHY_CLK_ROOT, IP_CLOCK_SLICE, 7,
+	 {OSC_24M_CLK, SYSTEM_PLL2_100M_CLK, SYSTEM_PLL2_500M_CLK,
+	  EXT_CLK_1, EXT_CLK_2, EXT_CLK_3, EXT_CLK_4,
+	  SYSTEM_PLL1_400M_CLK}
+	},
+	{PCIE_AUX_CLK_ROOT, IP_CLOCK_SLICE, 8,
+	 {OSC_24M_CLK, SYSTEM_PLL2_200M_CLK, SYSTEM_PLL2_50M_CLK,
+	  SYSTEM_PLL3_CLK, SYSTEM_PLL2_100M_CLK, SYSTEM_PLL1_80M_CLK,
+	  SYSTEM_PLL1_160M_CLK, SYSTEM_PLL1_200M_CLK}
+	},
+	{DC_PIXEL_CLK_ROOT, IP_CLOCK_SLICE, 9,
+	 {OSC_24M_CLK, VIDEO_PLL_CLK, AUDIO_PLL2_CLK,
+	  AUDIO_PLL1_CLK, SYSTEM_PLL1_800M_CLK,
+	  SYSTEM_PLL2_1000M_CLK, SYSTEM_PLL3_CLK, EXT_CLK_4}
+	},
+	{LCDIF_PIXEL_CLK_ROOT, IP_CLOCK_SLICE, 10,
+	 {OSC_24M_CLK, VIDEO_PLL_CLK, AUDIO_PLL2_CLK,
+	  AUDIO_PLL1_CLK, SYSTEM_PLL1_800M_CLK,
+	  SYSTEM_PLL2_1000M_CLK, SYSTEM_PLL3_CLK, EXT_CLK_4}
+	},
+	{SAI1_CLK_ROOT, IP_CLOCK_SLICE, 11,
+	 {OSC_24M_CLK, AUDIO_PLL1_CLK, AUDIO_PLL2_CLK,
+	  VIDEO_PLL_CLK, SYSTEM_PLL1_133M_CLK,
+	  OSC_HDMI_CLK, EXT_CLK_1, EXT_CLK_2}
+	},
+	{SAI2_CLK_ROOT, IP_CLOCK_SLICE, 12,
+	 {OSC_24M_CLK, AUDIO_PLL1_CLK, AUDIO_PLL2_CLK,
+	  VIDEO_PLL_CLK, SYSTEM_PLL1_133M_CLK,
+	  OSC_HDMI_CLK, EXT_CLK_2, EXT_CLK_3}
+	},
+	{SAI3_CLK_ROOT, IP_CLOCK_SLICE, 13,
+	 {OSC_24M_CLK, AUDIO_PLL1_CLK, AUDIO_PLL2_CLK,
+	  VIDEO_PLL_CLK, SYSTEM_PLL1_133M_CLK,
+	  OSC_HDMI_CLK, EXT_CLK_3, EXT_CLK_4}
+	},
+	{SAI4_CLK_ROOT, IP_CLOCK_SLICE, 14,
+	 {OSC_24M_CLK, AUDIO_PLL1_CLK, AUDIO_PLL2_CLK,
+	  VIDEO_PLL_CLK, SYSTEM_PLL1_133M_CLK,
+	  OSC_HDMI_CLK, EXT_CLK_1, EXT_CLK_2}
+	},
+	{SAI5_CLK_ROOT, IP_CLOCK_SLICE, 15,
+	 {OSC_24M_CLK, AUDIO_PLL1_CLK, AUDIO_PLL2_CLK,
+	  VIDEO_PLL_CLK, SYSTEM_PLL1_133M_CLK,
+	  OSC_HDMI_CLK, EXT_CLK_2, EXT_CLK_3}
+	},
+	{SAI6_CLK_ROOT, IP_CLOCK_SLICE, 16,
+	 {OSC_24M_CLK, AUDIO_PLL1_CLK, AUDIO_PLL2_CLK,
+	  VIDEO_PLL_CLK, SYSTEM_PLL1_133M_CLK,
+	  OSC_HDMI_CLK, EXT_CLK_3, EXT_CLK_4}
+	},
+	{SPDIF1_CLK_ROOT, IP_CLOCK_SLICE, 17,
+	 {OSC_24M_CLK, AUDIO_PLL1_CLK, AUDIO_PLL2_CLK,
+	  VIDEO_PLL_CLK, SYSTEM_PLL1_133M_CLK,
+	  OSC_HDMI_CLK, EXT_CLK_2, EXT_CLK_3}
+	},
+	{SPDIF2_CLK_ROOT, IP_CLOCK_SLICE, 18,
+	 {OSC_24M_CLK, AUDIO_PLL1_CLK, AUDIO_PLL2_CLK,
+	  VIDEO_PLL_CLK, SYSTEM_PLL1_133M_CLK,
+	  OSC_HDMI_CLK, EXT_CLK_3, EXT_CLK_4}
+	},
+	{ENET_REF_CLK_ROOT, IP_CLOCK_SLICE, 19,
+	 {OSC_24M_CLK, SYSTEM_PLL2_125M_CLK, SYSTEM_PLL2_50M_CLK,
+	  SYSTEM_PLL2_100M_CLK, SYSTEM_PLL1_160M_CLK,
+	  AUDIO_PLL1_CLK, VIDEO_PLL_CLK, EXT_CLK_4}
+	},
+	{ENET_TIMER_CLK_ROOT, IP_CLOCK_SLICE, 20,
+	 {OSC_24M_CLK, SYSTEM_PLL2_100M_CLK, AUDIO_PLL1_CLK,
+	  EXT_CLK_1, EXT_CLK_2, EXT_CLK_3, EXT_CLK_4,
+	  VIDEO_PLL_CLK}
+	},
+	{ENET_PHY_REF_CLK_ROOT, IP_CLOCK_SLICE, 21,
+	 {OSC_24M_CLK, SYSTEM_PLL2_50M_CLK, SYSTEM_PLL2_125M_CLK,
+	  SYSTEM_PLL2_200M_CLK, SYSTEM_PLL2_500M_CLK,
+	  AUDIO_PLL1_CLK, VIDEO_PLL_CLK, AUDIO_PLL2_CLK}
+	},
+	{NAND_CLK_ROOT, IP_CLOCK_SLICE, 22,
+	 {OSC_24M_CLK, SYSTEM_PLL2_500M_CLK, AUDIO_PLL1_CLK,
+	  SYSTEM_PLL1_400M_CLK, AUDIO_PLL2_CLK, SYSTEM_PLL3_CLK,
+	  SYSTEM_PLL2_250M_CLK, VIDEO_PLL_CLK}
+	},
+	{QSPI_CLK_ROOT, IP_CLOCK_SLICE, 23,
+	 {OSC_24M_CLK, SYSTEM_PLL1_400M_CLK, SYSTEM_PLL2_333M_CLK,
+	  SYSTEM_PLL2_500M_CLK, AUDIO_PLL2_CLK,
+	  SYSTEM_PLL1_266M_CLK, SYSTEM_PLL3_CLK, SYSTEM_PLL1_100M_CLK}
+	},
+	{USDHC1_CLK_ROOT, IP_CLOCK_SLICE, 24,
+	 {OSC_24M_CLK, SYSTEM_PLL1_400M_CLK, SYSTEM_PLL1_800M_CLK,
+	  SYSTEM_PLL2_500M_CLK, SYSTEM_PLL3_CLK,
+	  SYSTEM_PLL1_266M_CLK, AUDIO_PLL2_CLK, SYSTEM_PLL1_100M_CLK}
+	},
+	{USDHC2_CLK_ROOT, IP_CLOCK_SLICE, 25,
+	 {OSC_24M_CLK, SYSTEM_PLL1_400M_CLK, SYSTEM_PLL1_800M_CLK,
+	  SYSTEM_PLL2_500M_CLK, SYSTEM_PLL3_CLK,
+	  SYSTEM_PLL1_266M_CLK, AUDIO_PLL2_CLK, SYSTEM_PLL1_100M_CLK}
+	},
+	{I2C1_CLK_ROOT, IP_CLOCK_SLICE, 26,
+	 {OSC_24M_CLK, SYSTEM_PLL1_160M_CLK, SYSTEM_PLL2_50M_CLK,
+	  SYSTEM_PLL3_CLK, AUDIO_PLL1_CLK, VIDEO_PLL_CLK,
+	  AUDIO_PLL2_CLK, SYSTEM_PLL1_133M_CLK}
+	},
+	{I2C2_CLK_ROOT, IP_CLOCK_SLICE, 27,
+	 {OSC_24M_CLK, SYSTEM_PLL1_160M_CLK, SYSTEM_PLL2_50M_CLK,
+	  SYSTEM_PLL3_CLK, AUDIO_PLL1_CLK, VIDEO_PLL_CLK,
+	  AUDIO_PLL2_CLK, SYSTEM_PLL1_133M_CLK}
+	},
+	{I2C3_CLK_ROOT, IP_CLOCK_SLICE, 28,
+	 {OSC_24M_CLK, SYSTEM_PLL1_160M_CLK, SYSTEM_PLL2_50M_CLK,
+	  SYSTEM_PLL3_CLK, AUDIO_PLL1_CLK, VIDEO_PLL_CLK,
+	  AUDIO_PLL2_CLK, SYSTEM_PLL1_133M_CLK}
+	},
+	{I2C4_CLK_ROOT, IP_CLOCK_SLICE, 29,
+	 {OSC_24M_CLK, SYSTEM_PLL1_160M_CLK, SYSTEM_PLL2_50M_CLK,
+	  SYSTEM_PLL3_CLK, AUDIO_PLL1_CLK, VIDEO_PLL_CLK,
+	  AUDIO_PLL2_CLK, SYSTEM_PLL1_133M_CLK}
+	},
+	{UART1_CLK_ROOT, IP_CLOCK_SLICE, 30,
+	 {OSC_24M_CLK, SYSTEM_PLL1_80M_CLK, SYSTEM_PLL2_200M_CLK,
+	  SYSTEM_PLL2_100M_CLK, SYSTEM_PLL3_CLK,
+	  EXT_CLK_2, EXT_CLK_4, AUDIO_PLL2_CLK}
+	},
+	{UART2_CLK_ROOT, IP_CLOCK_SLICE, 31,
+	 {OSC_24M_CLK, SYSTEM_PLL1_80M_CLK, SYSTEM_PLL2_200M_CLK,
+	  SYSTEM_PLL2_100M_CLK, SYSTEM_PLL3_CLK,
+	  EXT_CLK_2, EXT_CLK_3, AUDIO_PLL2_CLK}
+	},
+	{UART3_CLK_ROOT, IP_CLOCK_SLICE, 32,
+	 {OSC_24M_CLK, SYSTEM_PLL1_80M_CLK, SYSTEM_PLL2_200M_CLK,
+	  SYSTEM_PLL2_100M_CLK, SYSTEM_PLL3_CLK,
+	  EXT_CLK_2, EXT_CLK_4, AUDIO_PLL2_CLK}
+	},
+	{UART4_CLK_ROOT, IP_CLOCK_SLICE, 33,
+	 {OSC_24M_CLK, SYSTEM_PLL1_80M_CLK, SYSTEM_PLL2_200M_CLK,
+	  SYSTEM_PLL2_100M_CLK, SYSTEM_PLL3_CLK,
+	  EXT_CLK_2, EXT_CLK_3, AUDIO_PLL2_CLK}
+	},
+	{USB_CORE_REF_CLK_ROOT, IP_CLOCK_SLICE, 34,
+	 {OSC_24M_CLK, SYSTEM_PLL1_100M_CLK, SYSTEM_PLL1_40M_CLK,
+	  SYSTEM_PLL2_100M_CLK, SYSTEM_PLL2_200M_CLK,
+	  EXT_CLK_2, EXT_CLK_3, AUDIO_PLL2_CLK}
+	},
+	{USB_PHY_REF_CLK_ROOT, IP_CLOCK_SLICE, 35,
+	 {OSC_24M_CLK, SYSTEM_PLL1_100M_CLK, SYSTEM_PLL1_40M_CLK,
+	  SYSTEM_PLL2_100M_CLK, SYSTEM_PLL2_200M_CLK,
+	  EXT_CLK_2, EXT_CLK_3, AUDIO_PLL2_CLK}
+	},
+	{GIC_CLK_ROOT, IP_CLOCK_SLICE, 36,
+	 {OSC_24M_CLK, SYSTEM_PLL2_200M_CLK, SYSTEM_PLL1_40M_CLK,
+	  SYSTEM_PLL2_100M_CLK, SYSTEM_PLL1_800M_CLK,
+	  EXT_CLK_2, EXT_CLK_4, AUDIO_PLL2_CLK}
+	},
+	{ECSPI1_CLK_ROOT, IP_CLOCK_SLICE, 37,
+	 {OSC_24M_CLK, SYSTEM_PLL2_200M_CLK, SYSTEM_PLL1_40M_CLK,
+	  SYSTEM_PLL1_160M_CLK, SYSTEM_PLL1_800M_CLK,
+	  SYSTEM_PLL3_CLK, SYSTEM_PLL2_250M_CLK, AUDIO_PLL2_CLK}
+	},
+	{ECSPI2_CLK_ROOT, IP_CLOCK_SLICE, 38,
+	 {OSC_24M_CLK, SYSTEM_PLL2_200M_CLK, SYSTEM_PLL1_40M_CLK,
+	  SYSTEM_PLL1_160M_CLK, SYSTEM_PLL1_800M_CLK,
+	  SYSTEM_PLL3_CLK, SYSTEM_PLL2_250M_CLK, AUDIO_PLL2_CLK}
+	},
+	{PWM1_CLK_ROOT, IP_CLOCK_SLICE, 39,
+	 {OSC_24M_CLK, SYSTEM_PLL2_100M_CLK, SYSTEM_PLL1_160M_CLK,
+	  SYSTEM_PLL1_40M_CLK, SYSTEM_PLL3_CLK, EXT_CLK_1,
+	  SYSTEM_PLL1_80M_CLK, VIDEO_PLL_CLK}
+	},
+	{PWM2_CLK_ROOT, IP_CLOCK_SLICE, 40,
+	 {OSC_24M_CLK, SYSTEM_PLL2_100M_CLK, SYSTEM_PLL1_160M_CLK,
+	  SYSTEM_PLL1_40M_CLK, SYSTEM_PLL3_CLK, EXT_CLK_1,
+	  SYSTEM_PLL1_80M_CLK, VIDEO_PLL_CLK}
+	},
+	{PWM3_CLK_ROOT, IP_CLOCK_SLICE, 41,
+	 {OSC_24M_CLK, SYSTEM_PLL2_100M_CLK, SYSTEM_PLL1_160M_CLK,
+	  SYSTEM_PLL1_40M_CLK, SYSTEM_PLL3_CLK, EXT_CLK_2,
+	  SYSTEM_PLL1_80M_CLK, VIDEO_PLL_CLK}
+	},
+	{PWM4_CLK_ROOT, IP_CLOCK_SLICE, 42,
+	 {OSC_24M_CLK, SYSTEM_PLL2_100M_CLK, SYSTEM_PLL1_160M_CLK,
+	  SYSTEM_PLL1_40M_CLK, SYSTEM_PLL3_CLK, EXT_CLK_2,
+	  SYSTEM_PLL1_80M_CLK, VIDEO_PLL_CLK}
+	},
+	{GPT1_CLK_ROOT, IP_CLOCK_SLICE, 43,
+	 {OSC_24M_CLK, SYSTEM_PLL2_100M_CLK, SYSTEM_PLL1_400M_CLK,
+	  SYSTEM_PLL1_40M_CLK, VIDEO_PLL_CLK,
+	  SYSTEM_PLL1_80M_CLK, AUDIO_PLL1_CLK, EXT_CLK_1}
+	},
+	{GPT2_CLK_ROOT, IP_CLOCK_SLICE, 44,
+	 {OSC_24M_CLK, SYSTEM_PLL2_100M_CLK, SYSTEM_PLL1_400M_CLK,
+	  SYSTEM_PLL1_40M_CLK, VIDEO_PLL_CLK,
+	  SYSTEM_PLL1_80M_CLK, AUDIO_PLL1_CLK, EXT_CLK_2}
+	},
+	{GPT3_CLK_ROOT, IP_CLOCK_SLICE, 45,
+	 {OSC_24M_CLK, SYSTEM_PLL2_100M_CLK, SYSTEM_PLL1_400M_CLK,
+	  SYSTEM_PLL1_40M_CLK, VIDEO_PLL_CLK,
+	  SYSTEM_PLL1_80M_CLK, AUDIO_PLL1_CLK, EXT_CLK_3}
+	},
+	{GPT4_CLK_ROOT, IP_CLOCK_SLICE, 46,
+	 {OSC_24M_CLK, SYSTEM_PLL2_100M_CLK, SYSTEM_PLL1_400M_CLK,
+	  SYSTEM_PLL1_40M_CLK, VIDEO_PLL_CLK,
+	  SYSTEM_PLL1_80M_CLK, AUDIO_PLL1_CLK, EXT_CLK_1}
+	},
+	{GPT5_CLK_ROOT, IP_CLOCK_SLICE, 47,
+	 {OSC_24M_CLK, SYSTEM_PLL2_100M_CLK, SYSTEM_PLL1_400M_CLK,
+	  SYSTEM_PLL1_40M_CLK, VIDEO_PLL_CLK,
+	  SYSTEM_PLL1_80M_CLK, AUDIO_PLL1_CLK, EXT_CLK_2}
+	},
+	{GPT6_CLK_ROOT, IP_CLOCK_SLICE, 48,
+	 {OSC_24M_CLK, SYSTEM_PLL2_100M_CLK, SYSTEM_PLL1_400M_CLK,
+	  SYSTEM_PLL1_40M_CLK, VIDEO_PLL_CLK,
+	  SYSTEM_PLL1_80M_CLK, AUDIO_PLL1_CLK, EXT_CLK_3}
+	},
+	{TRACE_CLK_ROOT, IP_CLOCK_SLICE, 49,
+	 {OSC_24M_CLK, SYSTEM_PLL1_133M_CLK, SYSTEM_PLL1_160M_CLK,
+	  VPU_PLL_CLK, SYSTEM_PLL2_125M_CLK,
+	  SYSTEM_PLL3_CLK, EXT_CLK_1, EXT_CLK_3}
+	},
+	{WDOG_CLK_ROOT, IP_CLOCK_SLICE, 50,
+	 {OSC_24M_CLK, SYSTEM_PLL1_133M_CLK, SYSTEM_PLL1_160M_CLK,
+	  VPU_PLL_CLK, SYSTEM_PLL2_125M_CLK,
+	  SYSTEM_PLL3_CLK, SYSTEM_PLL1_80M_CLK, SYSTEM_PLL2_166M_CLK}
+	},
+	{WRCLK_CLK_ROOT, IP_CLOCK_SLICE, 51,
+	 {OSC_24M_CLK, SYSTEM_PLL1_40M_CLK, VPU_PLL_CLK,
+	  SYSTEM_PLL3_CLK, SYSTEM_PLL2_200M_CLK,
+	  SYSTEM_PLL1_266M_CLK, SYSTEM_PLL2_500M_CLK, SYSTEM_PLL1_100M_CLK}
+	},
+	{IPP_DO_CLKO1, IP_CLOCK_SLICE, 52,
+	 {OSC_24M_CLK, SYSTEM_PLL1_800M_CLK, OSC_HDMI_CLK,
+	  SYSTEM_PLL1_200M_CLK, AUDIO_PLL2_CLK,
+	  SYSTEM_PLL2_500M_CLK, VPU_PLL_CLK, SYSTEM_PLL1_80M_CLK}
+	},
+	{IPP_DO_CLKO2, IP_CLOCK_SLICE, 53,
+	 {OSC_24M_CLK, SYSTEM_PLL2_200M_CLK, SYSTEM_PLL1_400M_CLK,
+	  SYSTEM_PLL2_166M_CLK, SYSTEM_PLL3_CLK,
+	  AUDIO_PLL1_CLK, VIDEO_PLL_CLK, OSC_32K_CLK}
+	},
+	{MIPI_DSI_CORE_CLK_ROOT, IP_CLOCK_SLICE, 54,
+	 {OSC_24M_CLK, SYSTEM_PLL1_266M_CLK, SYSTEM_PLL2_250M_CLK,
+	  SYSTEM_PLL1_800M_CLK, SYSTEM_PLL2_1000M_CLK,
+	  SYSTEM_PLL3_CLK, AUDIO_PLL2_CLK, VIDEO_PLL_CLK}
+	},
+	{MIPI_DSI_PHY_REF_CLK_ROOT, IP_CLOCK_SLICE, 55,
+	 {OSC_24M_CLK, SYSTEM_PLL2_125M_CLK, SYSTEM_PLL2_100M_CLK,
+	  SYSTEM_PLL1_800M_CLK, SYSTEM_PLL2_1000M_CLK,
+	  EXT_CLK_2, AUDIO_PLL2_CLK, VIDEO_PLL_CLK}
+	},
+	{MIPI_DSI_DBI_CLK_ROOT, IP_CLOCK_SLICE, 56,
+	 {OSC_24M_CLK, SYSTEM_PLL1_266M_CLK, SYSTEM_PLL2_100M_CLK,
+	  SYSTEM_PLL1_800M_CLK, SYSTEM_PLL2_1000M_CLK,
+	  SYSTEM_PLL3_CLK, AUDIO_PLL2_CLK, VIDEO_PLL_CLK}
+	},
+	{USDHC3_CLK_ROOT, IP_CLOCK_SLICE, 57,
+	 {OSC_24M_CLK, SYSTEM_PLL1_400M_CLK, SYSTEM_PLL1_800M_CLK,
+	  SYSTEM_PLL2_500M_CLK, SYSTEM_PLL3_CLK,
+	  SYSTEM_PLL1_266M_CLK, AUDIO_PLL2_CLK, SYSTEM_PLL1_100M_CLK}
+	},
+	{MIPI_CSI1_CORE_CLK_ROOT, IP_CLOCK_SLICE, 58,
+	 {OSC_24M_CLK, SYSTEM_PLL1_266M_CLK, SYSTEM_PLL2_250M_CLK,
+	  SYSTEM_PLL1_800M_CLK, SYSTEM_PLL2_1000M_CLK,
+	  SYSTEM_PLL3_CLK, AUDIO_PLL2_CLK, VIDEO_PLL_CLK}
+	},
+	{MIPI_CSI1_PHY_REF_CLK_ROOT, IP_CLOCK_SLICE, 59,
+	 {OSC_24M_CLK, SYSTEM_PLL2_333M_CLK, SYSTEM_PLL2_100M_CLK,
+	  SYSTEM_PLL1_800M_CLK, SYSTEM_PLL2_1000M_CLK,
+	  EXT_CLK_2, AUDIO_PLL2_CLK, VIDEO_PLL_CLK}
+	},
+	{MIPI_CSI1_ESC_CLK_ROOT, IP_CLOCK_SLICE, 60,
+	 {OSC_24M_CLK, SYSTEM_PLL2_100M_CLK, SYSTEM_PLL1_80M_CLK,
+	  SYSTEM_PLL1_800M_CLK, SYSTEM_PLL2_1000M_CLK,
+	  SYSTEM_PLL3_CLK, EXT_CLK_3, AUDIO_PLL2_CLK}
+	},
+	{MIPI_CSI2_CORE_CLK_ROOT, IP_CLOCK_SLICE, 61,
+	 {OSC_24M_CLK, SYSTEM_PLL1_266M_CLK, SYSTEM_PLL2_250M_CLK,
+	  SYSTEM_PLL1_800M_CLK, SYSTEM_PLL2_1000M_CLK,
+	  SYSTEM_PLL3_CLK, AUDIO_PLL2_CLK, VIDEO_PLL_CLK}
+	},
+	{MIPI_CSI2_PHY_REF_CLK_ROOT, IP_CLOCK_SLICE, 62,
+	 {OSC_24M_CLK, SYSTEM_PLL2_333M_CLK, SYSTEM_PLL2_100M_CLK,
+	  SYSTEM_PLL1_800M_CLK, SYSTEM_PLL2_1000M_CLK,
+	  EXT_CLK_2, AUDIO_PLL2_CLK, VIDEO_PLL_CLK}
+	},
+	{MIPI_CSI2_ESC_CLK_ROOT, IP_CLOCK_SLICE, 63,
+	 {OSC_24M_CLK, SYSTEM_PLL2_100M_CLK, SYSTEM_PLL1_80M_CLK,
+	  SYSTEM_PLL1_800M_CLK, SYSTEM_PLL2_1000M_CLK,
+	  SYSTEM_PLL3_CLK, EXT_CLK_3, AUDIO_PLL2_CLK}
+	},
+	{PCIE2_CTRL_CLK_ROOT, IP_CLOCK_SLICE, 64,
+	 {OSC_24M_CLK, SYSTEM_PLL2_250M_CLK, SYSTEM_PLL2_200M_CLK,
+	  SYSTEM_PLL1_266M_CLK, SYSTEM_PLL1_800M_CLK,
+	  SYSTEM_PLL2_500M_CLK, SYSTEM_PLL2_333M_CLK, SYSTEM_PLL3_CLK}
+	},
+	{PCIE2_PHY_CLK_ROOT, IP_CLOCK_SLICE, 65,
+	 {OSC_24M_CLK, SYSTEM_PLL2_100M_CLK, SYSTEM_PLL2_500M_CLK,
+	  EXT_CLK_1, EXT_CLK_2, EXT_CLK_3,
+	  EXT_CLK_4, SYSTEM_PLL1_400M_CLK}
+	},
+	{PCIE2_AUX_CLK_ROOT, IP_CLOCK_SLICE, 66,
+	 {OSC_24M_CLK, SYSTEM_PLL2_200M_CLK, SYSTEM_PLL2_50M_CLK,
+	  SYSTEM_PLL3_CLK, SYSTEM_PLL2_100M_CLK,
+	  SYSTEM_PLL1_80M_CLK, SYSTEM_PLL1_160M_CLK, SYSTEM_PLL1_200M_CLK}
+	},
+	{ECSPI3_CLK_ROOT, IP_CLOCK_SLICE, 67,
+	 {OSC_24M_CLK, SYSTEM_PLL2_200M_CLK, SYSTEM_PLL1_40M_CLK,
+	  SYSTEM_PLL1_160M_CLK, SYSTEM_PLL1_800M_CLK,
+	  SYSTEM_PLL3_CLK, SYSTEM_PLL2_250M_CLK, AUDIO_PLL2_CLK}
+	},
+	{PDM_CLK_ROOT, IP_CLOCK_SLICE, 68,
+	 {OSC_24M_CLK, SYSTEM_PLL2_100M_CLK, AUDIO_PLL1_CLK,
+	  SYSTEM_PLL1_800M_CLK, SYSTEM_PLL2_1000M_CLK,
+	  SYSTEM_PLL3_CLK, EXT_CLK_3, AUDIO_PLL2_CLK},
+	},
+	{VPU_H1_CLK_ROOT, IP_CLOCK_SLICE, 69,
+	 {OSC_24M_CLK, VPU_PLL_CLK, SYSTEM_PLL1_800M_CLK,
+	  SYSTEM_PLL2_1000M_CLK, AUDIO_PLL2_CLK,
+	  SYSTEM_PLL2_125M_CLK, SYSTEM_PLL3_CLK, AUDIO_PLL1_CLK}
+	},
+	{DRAM_SEL_CFG, DRAM_SEL_CLOCK_SLICE, 0,
+	 {DRAM_PLL1_CLK}
+	},
+	{CORE_SEL_CFG, CORE_SEL_CLOCK_SLICE, 0,
+	 {DRAM_PLL1_CLK}
+	},
+};
+#endif
 
 static int select(enum clk_root_index clock_id)
 {
-- 
2.16.4

^ permalink raw reply related	[flat|nested] 75+ messages in thread

* [U-Boot] [PATCH V2 19/51] imx8m: soc: probe clk before relocation
  2019-07-08  1:38 [U-Boot] [PATCH V2 00/51] Support i.MX8MM/N Peng Fan
                   ` (17 preceding siblings ...)
  2019-07-08  1:39 ` [U-Boot] [PATCH V2 18/51] imx8m: add clk support for i.MX8MM Peng Fan
@ 2019-07-08  1:39 ` Peng Fan
  2019-07-08  1:39 ` [U-Boot] [PATCH V2 20/51] imx8m: add pin header for i.MX8MM Peng Fan
                   ` (32 subsequent siblings)
  51 siblings, 0 replies; 75+ messages in thread
From: Peng Fan @ 2019-07-08  1:39 UTC (permalink / raw)
  To: u-boot

probe clk device before relocation to get cpu clk.

Signed-off-by: Peng Fan <peng.fan@nxp.com>
---
 arch/arm/mach-imx/imx8m/soc.c | 21 +++++++++++++++++++++
 1 file changed, 21 insertions(+)

diff --git a/arch/arm/mach-imx/imx8m/soc.c b/arch/arm/mach-imx/imx8m/soc.c
index 5115471eff..8d40ca0229 100644
--- a/arch/arm/mach-imx/imx8m/soc.c
+++ b/arch/arm/mach-imx/imx8m/soc.c
@@ -14,6 +14,10 @@
 #include <asm/mach-imx/boot_mode.h>
 #include <asm/mach-imx/syscounter.h>
 #include <asm/armv8/mmu.h>
+#include <dm/uclass.h>
+#include <dm/device.h>
+#include <dm/uclass-internal.h>
+#include <dm/device-internal.h>
 #include <errno.h>
 #include <fdt_support.h>
 #include <fsl_wdog.h>
@@ -284,3 +288,20 @@ void reset_cpu(ulong addr)
 		 */
 	}
 }
+
+/* TODO: Add i.MX8MQ */
+#ifdef CONFIG_IMX8MM
+int arch_cpu_init_dm(void)
+{
+	struct udevice *dev;
+
+	uclass_find_first_device(UCLASS_CLK, &dev);
+
+	for (; dev; uclass_find_next_device(&dev)) {
+		if (device_probe(dev))
+			continue;
+	}
+
+	return 0;
+}
+#endif
-- 
2.16.4

^ permalink raw reply related	[flat|nested] 75+ messages in thread

* [U-Boot] [PATCH V2 20/51] imx8m: add pin header for i.MX8MM
  2019-07-08  1:38 [U-Boot] [PATCH V2 00/51] Support i.MX8MM/N Peng Fan
                   ` (18 preceding siblings ...)
  2019-07-08  1:39 ` [U-Boot] [PATCH V2 19/51] imx8m: soc: probe clk before relocation Peng Fan
@ 2019-07-08  1:39 ` Peng Fan
  2019-07-08  1:39 ` [U-Boot] [PATCH V2 21/51] imx: add i.MX8MM PE property Peng Fan
                   ` (31 subsequent siblings)
  51 siblings, 0 replies; 75+ messages in thread
From: Peng Fan @ 2019-07-08  1:39 UTC (permalink / raw)
  To: u-boot

Add pin header file for i.MX8MM

To IMX8MM_PAD_NAND_WE_B_USDHC3_CLK, IOMUX_CONFIG_SION needs to be
selected.

Signed-off-by: Peng Fan <peng.fan@nxp.com>
---
 arch/arm/include/asm/arch-imx8m/imx8mm_pins.h | 691 ++++++++++++++++++++++++++
 1 file changed, 691 insertions(+)
 create mode 100644 arch/arm/include/asm/arch-imx8m/imx8mm_pins.h

diff --git a/arch/arm/include/asm/arch-imx8m/imx8mm_pins.h b/arch/arm/include/asm/arch-imx8m/imx8mm_pins.h
new file mode 100644
index 0000000000..210e96e1db
--- /dev/null
+++ b/arch/arm/include/asm/arch-imx8m/imx8mm_pins.h
@@ -0,0 +1,691 @@
+/* SPDX-License-Identifier: GPL-2.0+ */
+/*
+ * Copyright 2018-2019 NXP
+ */
+
+#ifndef __ASM_ARCH_IMX8MM_PINS_H__
+#define __ASM_ARCH_IMX8MM_PINS_H__
+
+#include <asm/mach-imx/iomux-v3.h>
+
+enum {
+	IMX8MM_PAD_GPIO1_IO00_GPIO1_IO0                               =  IOMUX_PAD(0x0290, 0x0028, 0, 0x0000, 0, 0),
+	IMX8MM_PAD_GPIO1_IO00_CCM_ENET_PHY_REF_CLK_ROOT               =  IOMUX_PAD(0x0290, 0x0028, 1, 0x0000, 0, 0),
+	IMX8MM_PAD_GPIO1_IO00_XTALOSC_REF_CLK_32K                     =  IOMUX_PAD(0x0290, 0x0028, 5, 0x0000, 0, 0),
+	IMX8MM_PAD_GPIO1_IO00_CCM_EXT_CLK1                            =  IOMUX_PAD(0x0290, 0x0028, 6, 0x0000, 0, 0),
+
+	IMX8MM_PAD_GPIO1_IO01_GPIO1_IO1                               =  IOMUX_PAD(0x0294, 0x002C, 0, 0x0000, 0, 0),
+	IMX8MM_PAD_GPIO1_IO01_PWM1_OUT                                =  IOMUX_PAD(0x0294, 0x002C, 1, 0x0000, 0, 0),
+	IMX8MM_PAD_GPIO1_IO01_XTALOSC_REF_CLK_24M                     =  IOMUX_PAD(0x0294, 0x002C, 5, 0x0000, 0, 0),
+	IMX8MM_PAD_GPIO1_IO01_CCM_EXT_CLK2                            =  IOMUX_PAD(0x0294, 0x002C, 6, 0x0000, 0, 0),
+
+	IMX8MM_PAD_GPIO1_IO02_GPIO1_IO2                               =  IOMUX_PAD(0x0298, 0x0030, 0, 0x0000, 0, 0),
+	IMX8MM_PAD_GPIO1_IO02_WDOG1_WDOG_B                            =  IOMUX_PAD(0x0298, 0x0030, 1, 0x0000, 0, 0),
+	IMX8MM_PAD_GPIO1_IO02_WDOG1_WDOG_ANY                          =  IOMUX_PAD(0x0298, 0x0030, 5, 0x0000, 0, 0),
+
+	IMX8MM_PAD_GPIO1_IO03_GPIO1_IO3                               =  IOMUX_PAD(0x029C, 0x0034, 0, 0x0000, 0, 0),
+	IMX8MM_PAD_GPIO1_IO03_USDHC1_VSELECT                          =  IOMUX_PAD(0x029C, 0x0034, 1, 0x0000, 0, 0),
+	IMX8MM_PAD_GPIO1_IO03_SDMA1_EXT_EVENT0                        =  IOMUX_PAD(0x029C, 0x0034, 5, 0x0000, 0, 0),
+
+	IMX8MM_PAD_GPIO1_IO04_GPIO1_IO4                               =  IOMUX_PAD(0x02A0, 0x0038, 0, 0x0000, 0, 0),
+	IMX8MM_PAD_GPIO1_IO04_USDHC2_VSELECT                          =  IOMUX_PAD(0x02A0, 0x0038, 1, 0x0000, 0, 0),
+	IMX8MM_PAD_GPIO1_IO04_SDMA1_EXT_EVENT1                        =  IOMUX_PAD(0x02A0, 0x0038, 5, 0x0000, 0, 0),
+
+	IMX8MM_PAD_GPIO1_IO05_GPIO1_IO5                               =  IOMUX_PAD(0x02A4, 0x003C, 0, 0x0000, 0, 0),
+	IMX8MM_PAD_GPIO1_IO05_ARM_PLATFORM_M4_NMI                     =  IOMUX_PAD(0x02A4, 0x003C, 1, 0x0000, 0, 0),
+	IMX8MM_PAD_GPIO1_IO05_CCM_PMIC_READY                          =  IOMUX_PAD(0x02A4, 0x003C, 5, 0x04BC, 0, 0),
+	IMX8MM_PAD_GPIO1_IO05_SRC_INT_BOOT                            =  IOMUX_PAD(0x02A4, 0x003C, 6, 0x0000, 0, 0),
+
+	IMX8MM_PAD_GPIO1_IO06_GPIO1_IO6                               =  IOMUX_PAD(0x02A8, 0x0040, 0, 0x0000, 0, 0),
+	IMX8MM_PAD_GPIO1_IO06_ENET1_MDC                               =  IOMUX_PAD(0x02A8, 0x0040, 1, 0x0000, 0, 0),
+	IMX8MM_PAD_GPIO1_IO06_USDHC1_CD_B                             =  IOMUX_PAD(0x02A8, 0x0040, 5, 0x0000, 0, 0),
+	IMX8MM_PAD_GPIO1_IO06_CCM_EXT_CLK3                            =  IOMUX_PAD(0x02A8, 0x0040, 6, 0x0000, 0, 0),
+
+	IMX8MM_PAD_GPIO1_IO07_GPIO1_IO7                               =  IOMUX_PAD(0x02AC, 0x0044, 0, 0x0000, 0, 0),
+	IMX8MM_PAD_GPIO1_IO07_ENET1_MDIO                              =  IOMUX_PAD(0x02AC, 0x0044, 1, 0x04C0, 0, 0),
+	IMX8MM_PAD_GPIO1_IO07_USDHC1_WP                               =  IOMUX_PAD(0x02AC, 0x0044, 5, 0x0000, 0, 0),
+	IMX8MM_PAD_GPIO1_IO07_CCM_EXT_CLK4                            =  IOMUX_PAD(0x02AC, 0x0044, 6, 0x0000, 0, 0),
+
+	IMX8MM_PAD_GPIO1_IO08_GPIO1_IO8                               =  IOMUX_PAD(0x02B0, 0x0048, 0, 0x0000, 0, 0),
+	IMX8MM_PAD_GPIO1_IO08_ENET1_1588_EVENT0_IN                    =  IOMUX_PAD(0x02B0, 0x0048, 1, 0x0000, 0, 0),
+	IMX8MM_PAD_GPIO1_IO08_USDHC2_RESET_B                          =  IOMUX_PAD(0x02B0, 0x0048, 5, 0x0000, 0, 0),
+	IMX8MM_PAD_GPIO1_IO08_CCM_WAIT                                =  IOMUX_PAD(0x02B0, 0x0048, 6, 0x0000, 0, 0),
+
+	IMX8MM_PAD_GPIO1_IO09_GPIO1_IO9                               =  IOMUX_PAD(0x02B4, 0x004C, 0, 0x0000, 0, 0),
+	IMX8MM_PAD_GPIO1_IO09_ENET1_1588_EVENT0_OUT                   =  IOMUX_PAD(0x02B4, 0x004C, 1, 0x0000, 0, 0),
+	IMX8MM_PAD_GPIO1_IO09_USDHC3_RESET_B                          =  IOMUX_PAD(0x02B4, 0x004C, 4, 0x0000, 0, 0),
+	IMX8MM_PAD_GPIO1_IO09_SDMA2_EXT_EVENT0                        =  IOMUX_PAD(0x02B4, 0x004C, 5, 0x0000, 0, 0),
+	IMX8MM_PAD_GPIO1_IO09_CCM_STOP                                =  IOMUX_PAD(0x02B4, 0x004C, 6, 0x0000, 0, 0),
+
+	IMX8MM_PAD_GPIO1_IO10_GPIO1_IO10                              =  IOMUX_PAD(0x02B8, 0x0050, 0, 0x0000, 0, 0),
+	IMX8MM_PAD_GPIO1_IO10_USB1_OTG_ID                             =  IOMUX_PAD(0x02B8, 0x0050, 1, 0x0000, 0, 0),
+
+	IMX8MM_PAD_GPIO1_IO11_GPIO1_IO11                              =  IOMUX_PAD(0x02BC, 0x0054, 0, 0x0000, 0, 0),
+	IMX8MM_PAD_GPIO1_IO11_USB2_OTG_ID                             =  IOMUX_PAD(0x02BC, 0x0054, 1, 0x0000, 0, 0),
+	IMX8MM_PAD_GPIO1_IO11_USDHC3_VSELECT                          =  IOMUX_PAD(0x02BC, 0x0054, 4, 0x0000, 0, 0),
+	IMX8MM_PAD_GPIO1_IO11_CCM_PMIC_READY                          =  IOMUX_PAD(0x02BC, 0x0054, 5, 0x04BC, 1, 0),
+	IMX8MM_PAD_GPIO1_IO11_CCM_OUT0                                =  IOMUX_PAD(0x02BC, 0x0054, 6, 0x0000, 0, 0),
+
+	IMX8MM_PAD_GPIO1_IO12_GPIO1_IO12                              =  IOMUX_PAD(0x02C0, 0x0058, 0, 0x0000, 0, 0),
+	IMX8MM_PAD_GPIO1_IO12_USB1_OTG_PWR                            =  IOMUX_PAD(0x02C0, 0x0058, 1, 0x0000, 0, 0),
+	IMX8MM_PAD_GPIO1_IO12_SDMA2_EXT_EVENT1                        =  IOMUX_PAD(0x02C0, 0x0058, 5, 0x0000, 0, 0),
+	IMX8MM_PAD_GPIO1_IO12_CCM_OUT1                                =  IOMUX_PAD(0x02C0, 0x0058, 6, 0x0000, 0, 0),
+
+	IMX8MM_PAD_GPIO1_IO13_GPIO1_IO13                              =  IOMUX_PAD(0x02C4, 0x005C, 0, 0x0000, 0, 0),
+	IMX8MM_PAD_GPIO1_IO13_USB1_OTG_OC                             =  IOMUX_PAD(0x02C4, 0x005C, 1, 0x0000, 0, 0),
+	IMX8MM_PAD_GPIO1_IO13_PWM2_OUT                                =  IOMUX_PAD(0x02C4, 0x005C, 5, 0x0000, 0, 0),
+	IMX8MM_PAD_GPIO1_IO13_CCM_OUT2                                =  IOMUX_PAD(0x02C4, 0x005C, 6, 0x0000, 0, 0),
+
+	IMX8MM_PAD_GPIO1_IO14_GPIO1_IO14                              =  IOMUX_PAD(0x02C8, 0x0060, 0, 0x0000, 0, 0),
+	IMX8MM_PAD_GPIO1_IO14_USB2_OTG_PWR                            =  IOMUX_PAD(0x02C8, 0x0060, 1, 0x0000, 0, 0),
+	IMX8MM_PAD_GPIO1_IO14_USDHC3_CD_B                             =  IOMUX_PAD(0x02C8, 0x0060, 4, 0x0544, 2, 0),
+	IMX8MM_PAD_GPIO1_IO14_PWM3_OUT                                =  IOMUX_PAD(0x02C8, 0x0060, 5, 0x0000, 0, 0),
+	IMX8MM_PAD_GPIO1_IO14_CCM_CLKO1                               =  IOMUX_PAD(0x02C8, 0x0060, 6, 0x0000, 0, 0),
+
+	IMX8MM_PAD_GPIO1_IO15_GPIO1_IO15                              =  IOMUX_PAD(0x02CC, 0x0064, 0, 0x0000, 0, 0),
+	IMX8MM_PAD_GPIO1_IO15_USB2_OTG_OC                             =  IOMUX_PAD(0x02CC, 0x0064, 1, 0x0000, 0, 0),
+	IMX8MM_PAD_GPIO1_IO15_USDHC3_WP                               =  IOMUX_PAD(0x02CC, 0x0064, 4, 0x0548, 2, 0),
+	IMX8MM_PAD_GPIO1_IO15_PWM4_OUT                                =  IOMUX_PAD(0x02CC, 0x0064, 5, 0x0000, 0, 0),
+	IMX8MM_PAD_GPIO1_IO15_CCM_CLKO2                               =  IOMUX_PAD(0x02CC, 0x0064, 6, 0x0000, 0, 0),
+
+	IMX8MM_PAD_ENET_MDC_ENET1_MDC                                 =  IOMUX_PAD(0x02D0, 0x0068, 0, 0x0000, 0, 0),
+	IMX8MM_PAD_ENET_MDC_GPIO1_IO16                                =  IOMUX_PAD(0x02D0, 0x0068, 5, 0x0000, 0, 0),
+
+	IMX8MM_PAD_ENET_MDIO_ENET1_MDIO                               =  IOMUX_PAD(0x02D4, 0x006C, 0, 0x04C0, 1, 0),
+	IMX8MM_PAD_ENET_MDIO_GPIO1_IO17                               =  IOMUX_PAD(0x02D4, 0x006C, 5, 0x0000, 0, 0),
+
+	IMX8MM_PAD_ENET_TD3_ENET1_RGMII_TD3                           =  IOMUX_PAD(0x02D8, 0x0070, 0, 0x0000, 0, 0),
+	IMX8MM_PAD_ENET_TD3_GPIO1_IO18                                =  IOMUX_PAD(0x02D8, 0x0070, 5, 0x0000, 0, 0),
+
+	IMX8MM_PAD_ENET_TD2_ENET1_RGMII_TD2                           =  IOMUX_PAD(0x02DC, 0x0074, 0, 0x0000, 0, 0),
+	IMX8MM_PAD_ENET_TD2_ENET1_TX_CLK                              =  IOMUX_PAD(0x02DC, 0x0074, 1, 0x0000, 0, 0),
+	IMX8MM_PAD_ENET_TD2_CCM_ENET_REF_CLK_ROOT                     =  IOMUX_PAD(0x02DC, 0x0074, 1, 0x0000, 0, 0),
+	IMX8MM_PAD_ENET_TD2_GPIO1_IO19                                =  IOMUX_PAD(0x02DC, 0x0074, 5, 0x0000, 0, 0),
+
+	IMX8MM_PAD_ENET_TD1_ENET1_RGMII_TD1                           =  IOMUX_PAD(0x02E0, 0x0078, 0, 0x0000, 0, 0),
+	IMX8MM_PAD_ENET_TD1_GPIO1_IO20                                =  IOMUX_PAD(0x02E0, 0x0078, 5, 0x0000, 0, 0),
+
+	IMX8MM_PAD_ENET_TD0_ENET1_RGMII_TD0                           =  IOMUX_PAD(0x02E4, 0x007C, 0, 0x0000, 0, 0),
+	IMX8MM_PAD_ENET_TD0_GPIO1_IO21                                =  IOMUX_PAD(0x02E4, 0x007C, 5, 0x0000, 0, 0),
+
+	IMX8MM_PAD_ENET_TX_CTL_ENET1_RGMII_TX_CTL                     =  IOMUX_PAD(0x02E8, 0x0080, 0, 0x0000, 0, 0),
+	IMX8MM_PAD_ENET_TX_CTL_GPIO1_IO22                             =  IOMUX_PAD(0x02E8, 0x0080, 5, 0x0000, 0, 0),
+
+	IMX8MM_PAD_ENET_TXC_ENET1_RGMII_TXC                           =  IOMUX_PAD(0x02EC, 0x0084, 0, 0x0000, 0, 0),
+	IMX8MM_PAD_ENET_TXC_ENET1_TX_ER                               =  IOMUX_PAD(0x02EC, 0x0084, 1, 0x0000, 0, 0),
+	IMX8MM_PAD_ENET_TXC_GPIO1_IO23                                =  IOMUX_PAD(0x02EC, 0x0084, 5, 0x0000, 0, 0),
+
+	IMX8MM_PAD_ENET_RX_CTL_ENET1_RGMII_RX_CTL                     =  IOMUX_PAD(0x02F0, 0x0088, 0, 0x0000, 0, 0),
+	IMX8MM_PAD_ENET_RX_CTL_GPIO1_IO24                             =  IOMUX_PAD(0x02F0, 0x0088, 5, 0x0000, 0, 0),
+
+	IMX8MM_PAD_ENET_RXC_ENET1_RGMII_RXC                           =  IOMUX_PAD(0x02F4, 0x008C, 0, 0x0000, 0, 0),
+	IMX8MM_PAD_ENET_RXC_ENET1_RX_ER                               =  IOMUX_PAD(0x02F4, 0x008C, 1, 0x0000, 0, 0),
+	IMX8MM_PAD_ENET_RXC_GPIO1_IO25                                =  IOMUX_PAD(0x02F4, 0x008C, 5, 0x0000, 0, 0),
+
+	IMX8MM_PAD_ENET_RD0_ENET1_RGMII_RD0                           =  IOMUX_PAD(0x02F8, 0x0090, 0, 0x0000, 0, 0),
+	IMX8MM_PAD_ENET_RD0_GPIO1_IO26                                =  IOMUX_PAD(0x02F8, 0x0090, 5, 0x0000, 0, 0),
+
+	IMX8MM_PAD_ENET_RD1_ENET1_RGMII_RD1                           =  IOMUX_PAD(0x02FC, 0x0094, 0, 0x0000, 0, 0),
+	IMX8MM_PAD_ENET_RD1_GPIO1_IO27                                =  IOMUX_PAD(0x02FC, 0x0094, 5, 0x0000, 0, 0),
+
+	IMX8MM_PAD_ENET_RD2_ENET1_RGMII_RD2                           =  IOMUX_PAD(0x0300, 0x0098, 0, 0x0000, 0, 0),
+	IMX8MM_PAD_ENET_RD2_GPIO1_IO28                                =  IOMUX_PAD(0x0300, 0x0098, 5, 0x0000, 0, 0),
+
+	IMX8MM_PAD_ENET_RD3_ENET1_RGMII_RD3                           =  IOMUX_PAD(0x0304, 0x009C, 0, 0x0000, 0, 0),
+	IMX8MM_PAD_ENET_RD3_GPIO1_IO29                                =  IOMUX_PAD(0x0304, 0x009C, 5, 0x0000, 0, 0),
+
+	IMX8MM_PAD_SD1_CLK_USDHC1_CLK                                 =  IOMUX_PAD(0x0308, 0x00A0, 0, 0x0000, 0, 0),
+	IMX8MM_PAD_SD1_CLK_GPIO2_IO0                                  =  IOMUX_PAD(0x0308, 0x00A0, 5, 0x0000, 0, 0),
+
+	IMX8MM_PAD_SD1_CMD_USDHC1_CMD                                 =  IOMUX_PAD(0x030C, 0x00A4, 0, 0x0000, 0, 0),
+	IMX8MM_PAD_SD1_CMD_GPIO2_IO1                                  =  IOMUX_PAD(0x030C, 0x00A4, 5, 0x0000, 0, 0),
+
+	IMX8MM_PAD_SD1_DATA0_USDHC1_DATA0                             =  IOMUX_PAD(0x0310, 0x00A8, 0, 0x0000, 0, 0),
+	IMX8MM_PAD_SD1_DATA0_GPIO2_IO2                                =  IOMUX_PAD(0x0310, 0x00A8, 5, 0x0000, 0, 0),
+
+	IMX8MM_PAD_SD1_DATA1_USDHC1_DATA1                             =  IOMUX_PAD(0x0314, 0x00AC, 0, 0x0000, 0, 0),
+	IMX8MM_PAD_SD1_DATA1_GPIO2_IO3                                =  IOMUX_PAD(0x0314, 0x00AC, 5, 0x0000, 0, 0),
+
+	IMX8MM_PAD_SD1_DATA2_USDHC1_DATA2                             =  IOMUX_PAD(0x0318, 0x00B0, 0, 0x0000, 0, 0),
+	IMX8MM_PAD_SD1_DATA2_GPIO2_IO4                                =  IOMUX_PAD(0x0318, 0x00B0, 5, 0x0000, 0, 0),
+
+	IMX8MM_PAD_SD1_DATA3_USDHC1_DATA3                             =  IOMUX_PAD(0x031C, 0x00B4, 0, 0x0000, 0, 0),
+	IMX8MM_PAD_SD1_DATA3_GPIO2_IO5                                =  IOMUX_PAD(0x031C, 0x00B4, 5, 0x0000, 0, 0),
+
+	IMX8MM_PAD_SD1_DATA4_USDHC1_DATA4                             =  IOMUX_PAD(0x0320, 0x00B8, 0, 0x0000, 0, 0),
+	IMX8MM_PAD_SD1_DATA4_GPIO2_IO6                                =  IOMUX_PAD(0x0320, 0x00B8, 5, 0x0000, 0, 0),
+
+	IMX8MM_PAD_SD1_DATA5_USDHC1_DATA5                             =  IOMUX_PAD(0x0324, 0x00BC, 0, 0x0000, 0, 0),
+	IMX8MM_PAD_SD1_DATA5_GPIO2_IO7                                =  IOMUX_PAD(0x0324, 0x00BC, 5, 0x0000, 0, 0),
+
+	IMX8MM_PAD_SD1_DATA6_USDHC1_DATA6                             =  IOMUX_PAD(0x0328, 0x00C0, 0, 0x0000, 0, 0),
+	IMX8MM_PAD_SD1_DATA6_GPIO2_IO8                                =  IOMUX_PAD(0x0328, 0x00C0, 5, 0x0000, 0, 0),
+
+	IMX8MM_PAD_SD1_DATA7_USDHC1_DATA7                             =  IOMUX_PAD(0x032C, 0x00C4, 0, 0x0000, 0, 0),
+	IMX8MM_PAD_SD1_DATA7_GPIO2_IO9                                =  IOMUX_PAD(0x032C, 0x00C4, 5, 0x0000, 0, 0),
+
+	IMX8MM_PAD_SD1_RESET_B_USDHC1_RESET_B                         =  IOMUX_PAD(0x0330, 0x00C8, 0, 0x0000, 0, 0),
+	IMX8MM_PAD_SD1_RESET_B_GPIO2_IO10                             =  IOMUX_PAD(0x0330, 0x00C8, 5, 0x0000, 0, 0),
+
+	IMX8MM_PAD_SD1_STROBE_USDHC1_STROBE                           =  IOMUX_PAD(0x0334, 0x00CC, 0, 0x0000, 0, 0),
+	IMX8MM_PAD_SD1_STROBE_GPIO2_IO11                              =  IOMUX_PAD(0x0334, 0x00CC, 5, 0x0000, 0, 0),
+
+	IMX8MM_PAD_SD2_CD_B_USDHC2_CD_B                               =  IOMUX_PAD(0x0338, 0x00D0, 0, 0x0000, 0, 0),
+	IMX8MM_PAD_SD2_CD_B_GPIO2_IO12                                =  IOMUX_PAD(0x0338, 0x00D0, 5, 0x0000, 0, 0),
+
+	IMX8MM_PAD_SD2_CLK_USDHC2_CLK                                 =  IOMUX_PAD(0x033C, 0x00D4, 0, 0x0000, 0, 0),
+	IMX8MM_PAD_SD2_CLK_GPIO2_IO13                                 =  IOMUX_PAD(0x033C, 0x00D4, 5, 0x0000, 0, 0),
+	IMX8MM_PAD_SD2_CLK_CCM_OBSERVE0                               =  IOMUX_PAD(0x033C, 0x00D4, 6, 0x0000, 0, 0),
+
+	IMX8MM_PAD_SD2_CMD_USDHC2_CMD                                 =  IOMUX_PAD(0x0340, 0x00D8, 0, 0x0000, 0, 0),
+	IMX8MM_PAD_SD2_CMD_GPIO2_IO14                                 =  IOMUX_PAD(0x0340, 0x00D8, 5, 0x0000, 0, 0),
+	IMX8MM_PAD_SD2_CMD_CCM_OBSERVE1                               =  IOMUX_PAD(0x0340, 0x00D8, 6, 0x0000, 0, 0),
+
+	IMX8MM_PAD_SD2_DATA0_USDHC2_DATA0                             =  IOMUX_PAD(0x0344, 0x00DC, 0, 0x0000, 0, 0),
+	IMX8MM_PAD_SD2_DATA0_GPIO2_IO15                               =  IOMUX_PAD(0x0344, 0x00DC, 5, 0x0000, 0, 0),
+	IMX8MM_PAD_SD2_DATA0_CCM_OBSERVE2                             =  IOMUX_PAD(0x0344, 0x00DC, 6, 0x0000, 0, 0),
+
+	IMX8MM_PAD_SD2_DATA1_USDHC2_DATA1                             =  IOMUX_PAD(0x0348, 0x00E0, 0, 0x0000, 0, 0),
+	IMX8MM_PAD_SD2_DATA1_GPIO2_IO16                               =  IOMUX_PAD(0x0348, 0x00E0, 5, 0x0000, 0, 0),
+	IMX8MM_PAD_SD2_DATA1_CCM_WAIT                                 =  IOMUX_PAD(0x0348, 0x00E0, 6, 0x0000, 0, 0),
+
+	IMX8MM_PAD_SD2_DATA2_USDHC2_DATA2                             =  IOMUX_PAD(0x034C, 0x00E4, 0, 0x0000, 0, 0),
+	IMX8MM_PAD_SD2_DATA2_GPIO2_IO17                               =  IOMUX_PAD(0x034C, 0x00E4, 5, 0x0000, 0, 0),
+	IMX8MM_PAD_SD2_DATA2_CCM_STOP                                 =  IOMUX_PAD(0x034C, 0x00E4, 6, 0x0000, 0, 0),
+
+	IMX8MM_PAD_SD2_DATA3_USDHC2_DATA3                             =  IOMUX_PAD(0x0350, 0x00E8, 0, 0x0000, 0, 0),
+	IMX8MM_PAD_SD2_DATA3_GPIO2_IO18                               =  IOMUX_PAD(0x0350, 0x00E8, 5, 0x0000, 0, 0),
+	IMX8MM_PAD_SD2_DATA3_SRC_EARLY_RESET                          =  IOMUX_PAD(0x0350, 0x00E8, 6, 0x0000, 0, 0),
+
+	IMX8MM_PAD_SD2_RESET_B_USDHC2_RESET_B                         =  IOMUX_PAD(0x0354, 0x00EC, 0, 0x0000, 0, 0),
+	IMX8MM_PAD_SD2_RESET_B_GPIO2_IO19                             =  IOMUX_PAD(0x0354, 0x00EC, 5, 0x0000, 0, 0),
+	IMX8MM_PAD_SD2_RESET_B_SRC_SYSTEM_RESET                       =  IOMUX_PAD(0x0354, 0x00EC, 6, 0x0000, 0, 0),
+
+	IMX8MM_PAD_SD2_WP_USDHC2_WP                                   =  IOMUX_PAD(0x0358, 0x00F0, 0, 0x0000, 0, 0),
+	IMX8MM_PAD_SD2_WP_GPIO2_IO20                                  =  IOMUX_PAD(0x0358, 0x00F0, 5, 0x0000, 0, 0),
+
+	IMX8MM_PAD_NAND_ALE_RAWNAND_ALE                               =  IOMUX_PAD(0x035C, 0x00F4, 0, 0x0000, 0, 0),
+	IMX8MM_PAD_NAND_ALE_QSPI_A_SCLK                               =  IOMUX_PAD(0x035C, 0x00F4, 1, 0x0000, 0, 0),
+	IMX8MM_PAD_NAND_ALE_GPIO3_IO0                                 =  IOMUX_PAD(0x035C, 0x00F4, 5, 0x0000, 0, 0),
+
+	IMX8MM_PAD_NAND_CE0_B_RAWNAND_CE0_B                           =  IOMUX_PAD(0x0360, 0x00F8, 0, 0x0000, 0, 0),
+	IMX8MM_PAD_NAND_CE0_B_QSPI_A_SS0_B                            =  IOMUX_PAD(0x0360, 0x00F8, 1, 0x0000, 0, 0),
+	IMX8MM_PAD_NAND_CE0_B_GPIO3_IO1                               =  IOMUX_PAD(0x0360, 0x00F8, 5, 0x0000, 0, 0),
+
+	IMX8MM_PAD_NAND_CE1_B_RAWNAND_CE1_B                           =  IOMUX_PAD(0x0364, 0x00FC, 0, 0x0000, 0, 0),
+	IMX8MM_PAD_NAND_CE1_B_QSPI_A_SS1_B                            =  IOMUX_PAD(0x0364, 0x00FC, 1, 0x0000, 0, 0),
+	IMX8MM_PAD_NAND_CE1_B_USDHC3_STROBE                           =  IOMUX_PAD(0x0364, 0x00FC, 2, 0x0000, 0, 0),
+	IMX8MM_PAD_NAND_CE1_B_GPIO3_IO2                               =  IOMUX_PAD(0x0364, 0x00FC, 5, 0x0000, 0, 0),
+
+	IMX8MM_PAD_NAND_CE2_B_RAWNAND_CE2_B                           =  IOMUX_PAD(0x0368, 0x0100, 0, 0x0000, 0, 0),
+	IMX8MM_PAD_NAND_CE2_B_QSPI_B_SS0_B                            =  IOMUX_PAD(0x0368, 0x0100, 1, 0x0000, 0, 0),
+	IMX8MM_PAD_NAND_CE2_B_USDHC3_DATA5                            =  IOMUX_PAD(0x0368, 0x0100, 2, 0x0000, 0, 0),
+	IMX8MM_PAD_NAND_CE2_B_GPIO3_IO3                               =  IOMUX_PAD(0x0368, 0x0100, 5, 0x0000, 0, 0),
+
+	IMX8MM_PAD_NAND_CE3_B_RAWNAND_CE3_B                           =  IOMUX_PAD(0x036C, 0x0104, 0, 0x0000, 0, 0),
+	IMX8MM_PAD_NAND_CE3_B_QSPI_B_SS1_B                            =  IOMUX_PAD(0x036C, 0x0104, 1, 0x0000, 0, 0),
+	IMX8MM_PAD_NAND_CE3_B_USDHC3_DATA6                            =  IOMUX_PAD(0x036C, 0x0104, 2, 0x0000, 0, 0),
+	IMX8MM_PAD_NAND_CE3_B_GPIO3_IO4                               =  IOMUX_PAD(0x036C, 0x0104, 5, 0x0000, 0, 0),
+
+	IMX8MM_PAD_NAND_CLE_RAWNAND_CLE                               =  IOMUX_PAD(0x0370, 0x0108, 0, 0x0000, 0, 0),
+	IMX8MM_PAD_NAND_CLE_QSPI_B_SCLK                               =  IOMUX_PAD(0x0370, 0x0108, 1, 0x0000, 0, 0),
+	IMX8MM_PAD_NAND_CLE_USDHC3_DATA7                              =  IOMUX_PAD(0x0370, 0x0108, 2, 0x0000, 0, 0),
+	IMX8MM_PAD_NAND_CLE_GPIO3_IO5                                 =  IOMUX_PAD(0x0370, 0x0108, 5, 0x0000, 0, 0),
+
+	IMX8MM_PAD_NAND_DATA00_RAWNAND_DATA00                         =  IOMUX_PAD(0x0374, 0x010C, 0, 0x0000, 0, 0),
+	IMX8MM_PAD_NAND_DATA00_QSPI_A_DATA0                           =  IOMUX_PAD(0x0374, 0x010C, 1, 0x0000, 0, 0),
+	IMX8MM_PAD_NAND_DATA00_GPIO3_IO6                              =  IOMUX_PAD(0x0374, 0x010C, 5, 0x0000, 0, 0),
+
+	IMX8MM_PAD_NAND_DATA01_RAWNAND_DATA01                         =  IOMUX_PAD(0x0378, 0x0110, 0, 0x0000, 0, 0),
+	IMX8MM_PAD_NAND_DATA01_QSPI_A_DATA1                           =  IOMUX_PAD(0x0378, 0x0110, 1, 0x0000, 0, 0),
+	IMX8MM_PAD_NAND_DATA01_GPIO3_IO7                              =  IOMUX_PAD(0x0378, 0x0110, 5, 0x0000, 0, 0),
+
+	IMX8MM_PAD_NAND_DATA02_RAWNAND_DATA02                         =  IOMUX_PAD(0x037C, 0x0114, 0, 0x0000, 0, 0),
+	IMX8MM_PAD_NAND_DATA02_QSPI_A_DATA2                           =  IOMUX_PAD(0x037C, 0x0114, 1, 0x0000, 0, 0),
+	IMX8MM_PAD_NAND_DATA02_USDHC3_CD_B                            =  IOMUX_PAD(0x037C, 0x0114, 2, 0x0544, 0, 0),
+	IMX8MM_PAD_NAND_DATA02_GPIO3_IO8                              =  IOMUX_PAD(0x037C, 0x0114, 5, 0x0000, 0, 0),
+
+	IMX8MM_PAD_NAND_DATA03_RAWNAND_DATA03                         =  IOMUX_PAD(0x0380, 0x0118, 0, 0x0000, 0, 0),
+	IMX8MM_PAD_NAND_DATA03_QSPI_A_DATA3                           =  IOMUX_PAD(0x0380, 0x0118, 1, 0x0000, 0, 0),
+	IMX8MM_PAD_NAND_DATA03_USDHC3_WP                              =  IOMUX_PAD(0x0380, 0x0118, 2, 0x0548, 0, 0),
+	IMX8MM_PAD_NAND_DATA03_GPIO3_IO9                              =  IOMUX_PAD(0x0380, 0x0118, 5, 0x0000, 0, 0),
+
+	IMX8MM_PAD_NAND_DATA04_RAWNAND_DATA04                         =  IOMUX_PAD(0x0384, 0x011C, 0, 0x0000, 0, 0),
+	IMX8MM_PAD_NAND_DATA04_QSPI_B_DATA0                           =  IOMUX_PAD(0x0384, 0x011C, 1, 0x0000, 0, 0),
+	IMX8MM_PAD_NAND_DATA04_USDHC3_DATA0                           =  IOMUX_PAD(0x0384, 0x011C, 2, 0x0000, 0, 0),
+	IMX8MM_PAD_NAND_DATA04_GPIO3_IO10                             =  IOMUX_PAD(0x0384, 0x011C, 5, 0x0000, 0, 0),
+
+	IMX8MM_PAD_NAND_DATA05_RAWNAND_DATA05                         =  IOMUX_PAD(0x0388, 0x0120, 0, 0x0000, 0, 0),
+	IMX8MM_PAD_NAND_DATA05_QSPI_B_DATA1                           =  IOMUX_PAD(0x0388, 0x0120, 1, 0x0000, 0, 0),
+	IMX8MM_PAD_NAND_DATA05_USDHC3_DATA1                           =  IOMUX_PAD(0x0388, 0x0120, 2, 0x0000, 0, 0),
+	IMX8MM_PAD_NAND_DATA05_GPIO3_IO11                             =  IOMUX_PAD(0x0388, 0x0120, 5, 0x0000, 0, 0),
+
+	IMX8MM_PAD_NAND_DATA06_RAWNAND_DATA06                         =  IOMUX_PAD(0x038C, 0x0124, 0, 0x0000, 0, 0),
+	IMX8MM_PAD_NAND_DATA06_QSPI_B_DATA2                           =  IOMUX_PAD(0x038C, 0x0124, 1, 0x0000, 0, 0),
+	IMX8MM_PAD_NAND_DATA06_USDHC3_DATA2                           =  IOMUX_PAD(0x038C, 0x0124, 2, 0x0000, 0, 0),
+	IMX8MM_PAD_NAND_DATA06_GPIO3_IO12                             =  IOMUX_PAD(0x038C, 0x0124, 5, 0x0000, 0, 0),
+
+	IMX8MM_PAD_NAND_DATA07_RAWNAND_DATA07                         =  IOMUX_PAD(0x0390, 0x0128, 0, 0x0000, 0, 0),
+	IMX8MM_PAD_NAND_DATA07_QSPI_B_DATA3                           =  IOMUX_PAD(0x0390, 0x0128, 1, 0x0000, 0, 0),
+	IMX8MM_PAD_NAND_DATA07_USDHC3_DATA3                           =  IOMUX_PAD(0x0390, 0x0128, 2, 0x0000, 0, 0),
+	IMX8MM_PAD_NAND_DATA07_GPIO3_IO13                             =  IOMUX_PAD(0x0390, 0x0128, 5, 0x0000, 0, 0),
+
+	IMX8MM_PAD_NAND_DQS_RAWNAND_DQS                               =  IOMUX_PAD(0x0394, 0x012C, 0, 0x0000, 0, 0),
+	IMX8MM_PAD_NAND_DQS_QSPI_A_DQS                                =  IOMUX_PAD(0x0394, 0x012C, 1, 0x0000, 0, 0),
+	IMX8MM_PAD_NAND_DQS_GPIO3_IO14                                =  IOMUX_PAD(0x0394, 0x012C, 5, 0x0000, 0, 0),
+
+	IMX8MM_PAD_NAND_RE_B_RAWNAND_RE_B                             =  IOMUX_PAD(0x0398, 0x0130, 0, 0x0000, 0, 0),
+	IMX8MM_PAD_NAND_RE_B_QSPI_B_DQS                               =  IOMUX_PAD(0x0398, 0x0130, 1, 0x0000, 0, 0),
+	IMX8MM_PAD_NAND_RE_B_USDHC3_DATA4                             =  IOMUX_PAD(0x0398, 0x0130, 2, 0x0000, 0, 0),
+	IMX8MM_PAD_NAND_RE_B_GPIO3_IO15                               =  IOMUX_PAD(0x0398, 0x0130, 5, 0x0000, 0, 0),
+
+	IMX8MM_PAD_NAND_READY_B_RAWNAND_READY_B                       =  IOMUX_PAD(0x039C, 0x0134, 0, 0x0000, 0, 0),
+	IMX8MM_PAD_NAND_READY_B_USDHC3_RESET_B                        =  IOMUX_PAD(0x039C, 0x0134, 2, 0x0000, 0, 0),
+	IMX8MM_PAD_NAND_READY_B_GPIO3_IO16                            =  IOMUX_PAD(0x039C, 0x0134, 5, 0x0000, 0, 0),
+
+	IMX8MM_PAD_NAND_WE_B_RAWNAND_WE_B                             =  IOMUX_PAD(0x03A0, 0x0138, 0, 0x0000, 0, 0),
+	IMX8MM_PAD_NAND_WE_B_USDHC3_CLK                               =  IOMUX_PAD(0x03A0, 0x0138, 2 | IOMUX_CONFIG_SION, 0x0000, 0, 0),
+	IMX8MM_PAD_NAND_WE_B_GPIO3_IO17                               =  IOMUX_PAD(0x03A0, 0x0138, 5, 0x0000, 0, 0),
+
+	IMX8MM_PAD_NAND_WP_B_RAWNAND_WP_B                             =  IOMUX_PAD(0x03A4, 0x013C, 0, 0x0000, 0, 0),
+	IMX8MM_PAD_NAND_WP_B_USDHC3_CMD                               =  IOMUX_PAD(0x03A4, 0x013C, 2, 0x0000, 0, 0),
+	IMX8MM_PAD_NAND_WP_B_GPIO3_IO18                               =  IOMUX_PAD(0x03A4, 0x013C, 5, 0x0000, 0, 0),
+
+	IMX8MM_PAD_SAI5_RXFS_SAI5_RX_SYNC                             =  IOMUX_PAD(0x03A8, 0x0140, 0, 0x04E4, 0, 0),
+	IMX8MM_PAD_SAI5_RXFS_SAI1_TX_DATA0                            =  IOMUX_PAD(0x03A8, 0x0140, 1, 0x0000, 0, 0),
+	IMX8MM_PAD_SAI5_RXFS_GPIO3_IO19                               =  IOMUX_PAD(0x03A8, 0x0140, 5, 0x0000, 0, 0),
+
+	IMX8MM_PAD_SAI5_RXC_SAI5_RX_BCLK                              =  IOMUX_PAD(0x03AC, 0x0144, 0, 0x04D0, 0, 0),
+	IMX8MM_PAD_SAI5_RXC_SAI1_TX_DATA1                             =  IOMUX_PAD(0x03AC, 0x0144, 1, 0x0000, 0, 0),
+	IMX8MM_PAD_SAI5_RXC_PDM_CLK                                   =  IOMUX_PAD(0x03AC, 0x0144, 4, 0x0000, 0, 0),
+	IMX8MM_PAD_SAI5_RXC_GPIO3_IO20                                =  IOMUX_PAD(0x03AC, 0x0144, 5, 0x0000, 0, 0),
+
+	IMX8MM_PAD_SAI5_RXD0_SAI5_RX_DATA0                            =  IOMUX_PAD(0x03B0, 0x0148, 0, 0x04D4, 0, 0),
+	IMX8MM_PAD_SAI5_RXD0_SAI1_TX_DATA2                            =  IOMUX_PAD(0x03B0, 0x0148, 1, 0x0000, 0, 0),
+	IMX8MM_PAD_SAI5_RXD0_PDM_BIT_STREAM0                          =  IOMUX_PAD(0x03B0, 0x0148, 4, 0x0534, 0, 0),
+	IMX8MM_PAD_SAI5_RXD0_GPIO3_IO21                               =  IOMUX_PAD(0x03B0, 0x0148, 5, 0x0000, 0, 0),
+
+	IMX8MM_PAD_SAI5_RXD1_SAI5_RX_DATA1                            =  IOMUX_PAD(0x03B4, 0x014C, 0, 0x04D8, 0, 0),
+	IMX8MM_PAD_SAI5_RXD1_SAI1_TX_DATA3                            =  IOMUX_PAD(0x03B4, 0x014C, 1, 0x0000, 0, 0),
+	IMX8MM_PAD_SAI5_RXD1_SAI1_TX_SYNC                             =  IOMUX_PAD(0x03B4, 0x014C, 2, 0x04CC, 0, 0),
+	IMX8MM_PAD_SAI5_RXD1_SAI5_TX_SYNC                             =  IOMUX_PAD(0x03B4, 0x014C, 3, 0x04EC, 0, 0),
+	IMX8MM_PAD_SAI5_RXD1_PDM_BIT_STREAM1                          =  IOMUX_PAD(0x03B4, 0x014C, 4, 0x0538, 0, 0),
+	IMX8MM_PAD_SAI5_RXD1_GPIO3_IO22                               =  IOMUX_PAD(0x03B4, 0x014C, 5, 0x0000, 0, 0),
+
+	IMX8MM_PAD_SAI5_RXD2_SAI5_RX_DATA2                            =  IOMUX_PAD(0x03B8, 0x0150, 0, 0x04DC, 0, 0),
+	IMX8MM_PAD_SAI5_RXD2_SAI1_TX_DATA4                            =  IOMUX_PAD(0x03B8, 0x0150, 1, 0x0000, 0, 0),
+	IMX8MM_PAD_SAI5_RXD2_SAI1_TX_SYNC                             =  IOMUX_PAD(0x03B8, 0x0150, 2, 0x04CC, 1, 0),
+	IMX8MM_PAD_SAI5_RXD2_SAI5_TX_BCLK                             =  IOMUX_PAD(0x03B8, 0x0150, 3, 0x04E8, 0, 0),
+	IMX8MM_PAD_SAI5_RXD2_PDM_BIT_STREAM2                          =  IOMUX_PAD(0x03B8, 0x0150, 4, 0x053C, 0, 0),
+	IMX8MM_PAD_SAI5_RXD2_GPIO3_IO23                               =  IOMUX_PAD(0x03B8, 0x0150, 5, 0x0000, 0, 0),
+
+	IMX8MM_PAD_SAI5_RXD3_SAI5_RX_DATA3                            =  IOMUX_PAD(0x03BC, 0x0154, 0, 0x04E0, 0, 0),
+	IMX8MM_PAD_SAI5_RXD3_SAI1_TX_DATA5                            =  IOMUX_PAD(0x03BC, 0x0154, 1, 0x0000, 0, 0),
+	IMX8MM_PAD_SAI5_RXD3_SAI1_TX_SYNC                             =  IOMUX_PAD(0x03BC, 0x0154, 2, 0x04CC, 2, 0),
+	IMX8MM_PAD_SAI5_RXD3_SAI5_TX_DATA0                            =  IOMUX_PAD(0x03BC, 0x0154, 3, 0x0000, 0, 0),
+	IMX8MM_PAD_SAI5_RXD3_PDM_BIT_STREAM3                          =  IOMUX_PAD(0x03BC, 0x0154, 4, 0x0540, 0, 0),
+	IMX8MM_PAD_SAI5_RXD3_GPIO3_IO24                               =  IOMUX_PAD(0x03BC, 0x0154, 5, 0x0000, 0, 0),
+
+	IMX8MM_PAD_SAI5_MCLK_SAI5_MCLK                                =  IOMUX_PAD(0x03C0, 0x0158, 0, 0x052C, 0, 0),
+	IMX8MM_PAD_SAI5_MCLK_SAI1_TX_BCLK                             =  IOMUX_PAD(0x03C0, 0x0158, 1, 0x04C8, 0, 0),
+	IMX8MM_PAD_SAI5_MCLK_GPIO3_IO25                               =  IOMUX_PAD(0x03C0, 0x0158, 5, 0x0000, 0, 0),
+	IMX8MM_PAD_SAI5_MCLK_SRC_TESTER_ACK                           =  IOMUX_PAD(0x03C0, 0x0158, 6, 0x0000, 0, 0),
+
+	IMX8MM_PAD_SAI1_RXFS_SAI1_RX_SYNC                             =  IOMUX_PAD(0x03C4, 0x015C, 0, 0x04C4, 0, 0),
+	IMX8MM_PAD_SAI1_RXFS_SAI5_RX_SYNC                             =  IOMUX_PAD(0x03C4, 0x015C, 1, 0x04E4, 1, 0),
+	IMX8MM_PAD_SAI1_RXFS_ARM_PLATFORM_TRACE_CLK                   =  IOMUX_PAD(0x03C4, 0x015C, 4, 0x0000, 0, 0),
+	IMX8MM_PAD_SAI1_RXFS_GPIO4_IO0                                =  IOMUX_PAD(0x03C4, 0x015C, 5, 0x0000, 0, 0),
+
+	IMX8MM_PAD_SAI1_RXC_SAI1_RX_BCLK                              =  IOMUX_PAD(0x03C8, 0x0160, 0, 0x0000, 0, 0),
+	IMX8MM_PAD_SAI1_RXC_SAI5_RX_BCLK                              =  IOMUX_PAD(0x03C8, 0x0160, 1, 0x04D0, 1, 0),
+	IMX8MM_PAD_SAI1_RXC_ARM_PLATFORM_TRACE_CTL                    =  IOMUX_PAD(0x03C8, 0x0160, 4, 0x0000, 0, 0),
+	IMX8MM_PAD_SAI1_RXC_GPIO4_IO1                                 =  IOMUX_PAD(0x03C8, 0x0160, 5, 0x0000, 0, 0),
+
+	IMX8MM_PAD_SAI1_RXD0_SAI1_RX_DATA0                            =  IOMUX_PAD(0x03CC, 0x0164, 0, 0x0000, 0, 0),
+	IMX8MM_PAD_SAI1_RXD0_SAI5_RX_DATA0                            =  IOMUX_PAD(0x03CC, 0x0164, 1, 0x04D4, 1, 0),
+	IMX8MM_PAD_SAI1_RXD0_SAI1_TX_DATA1                            =  IOMUX_PAD(0x03CC, 0x0164, 2, 0x0000, 0, 0),
+	IMX8MM_PAD_SAI1_RXD0_PDM_BIT_STREAM0                          =  IOMUX_PAD(0x03CC, 0x0164, 3, 0x0534, 1, 0),
+	IMX8MM_PAD_SAI1_RXD0_ARM_PLATFORM_TRACE0                      =  IOMUX_PAD(0x03CC, 0x0164, 4, 0x0000, 0, 0),
+	IMX8MM_PAD_SAI1_RXD0_GPIO4_IO2                                =  IOMUX_PAD(0x03CC, 0x0164, 5, 0x0000, 0, 0),
+	IMX8MM_PAD_SAI1_RXD0_SRC_BOOT_CFG0                            =  IOMUX_PAD(0x03CC, 0x0164, 6, 0x0000, 0, 0),
+
+	IMX8MM_PAD_SAI1_RXD1_SAI1_RX_DATA1                            =  IOMUX_PAD(0x03D0, 0x0168, 0, 0x0000, 0, 0),
+	IMX8MM_PAD_SAI1_RXD1_SAI5_RX_DATA1                            =  IOMUX_PAD(0x03D0, 0x0168, 1, 0x04D8, 1, 0),
+	IMX8MM_PAD_SAI1_RXD1_PDM_BIT_STREAM1                          =  IOMUX_PAD(0x03D0, 0x0168, 3, 0x0538, 1, 0),
+	IMX8MM_PAD_SAI1_RXD1_ARM_PLATFORM_TRACE1                      =  IOMUX_PAD(0x03D0, 0x0168, 4, 0x0000, 0, 0),
+	IMX8MM_PAD_SAI1_RXD1_GPIO4_IO3                                =  IOMUX_PAD(0x03D0, 0x0168, 5, 0x0000, 0, 0),
+	IMX8MM_PAD_SAI1_RXD1_SRC_BOOT_CFG1                            =  IOMUX_PAD(0x03D0, 0x0168, 6, 0x0000, 0, 0),
+
+	IMX8MM_PAD_SAI1_RXD2_SAI1_RX_DATA2                            =  IOMUX_PAD(0x03D4, 0x016C, 0, 0x0000, 0, 0),
+	IMX8MM_PAD_SAI1_RXD2_SAI5_RX_DATA2                            =  IOMUX_PAD(0x03D4, 0x016C, 1, 0x04DC, 1, 0),
+	IMX8MM_PAD_SAI1_RXD2_PDM_BIT_STREAM2                          =  IOMUX_PAD(0x03D4, 0x016C, 3, 0x053C, 1, 0),
+	IMX8MM_PAD_SAI1_RXD2_ARM_PLATFORM_TRACE2                      =  IOMUX_PAD(0x03D4, 0x016C, 4, 0x0000, 0, 0),
+	IMX8MM_PAD_SAI1_RXD2_GPIO4_IO4                                =  IOMUX_PAD(0x03D4, 0x016C, 5, 0x0000, 0, 0),
+	IMX8MM_PAD_SAI1_RXD2_SRC_BOOT_CFG2                            =  IOMUX_PAD(0x03D4, 0x016C, 6, 0x0000, 0, 0),
+
+	IMX8MM_PAD_SAI1_RXD3_SAI1_RX_DATA3                            =  IOMUX_PAD(0x03D8, 0x0170, 0, 0x0000, 0, 0),
+	IMX8MM_PAD_SAI1_RXD3_SAI5_RX_DATA3                            =  IOMUX_PAD(0x03D8, 0x0170, 1, 0x04E0, 1, 0),
+	IMX8MM_PAD_SAI1_RXD3_PDM_BIT_STREAM3                          =  IOMUX_PAD(0x03D8, 0x0170, 3, 0x0540, 1, 0),
+	IMX8MM_PAD_SAI1_RXD3_ARM_PLATFORM_TRACE3                      =  IOMUX_PAD(0x03D8, 0x0170, 4, 0x0000, 0, 0),
+	IMX8MM_PAD_SAI1_RXD3_GPIO4_IO5                                =  IOMUX_PAD(0x03D8, 0x0170, 5, 0x0000, 0, 0),
+	IMX8MM_PAD_SAI1_RXD3_SRC_BOOT_CFG3                            =  IOMUX_PAD(0x03D8, 0x0170, 6, 0x0000, 0, 0),
+
+	IMX8MM_PAD_SAI1_RXD4_SAI1_RX_DATA4                            =  IOMUX_PAD(0x03DC, 0x0174, 0, 0x0000, 0, 0),
+	IMX8MM_PAD_SAI1_RXD4_SAI6_TX_BCLK                             =  IOMUX_PAD(0x03DC, 0x0174, 1, 0x051C, 0, 0),
+	IMX8MM_PAD_SAI1_RXD4_SAI6_RX_BCLK                             =  IOMUX_PAD(0x03DC, 0x0174, 2, 0x0510, 0, 0),
+	IMX8MM_PAD_SAI1_RXD4_ARM_PLATFORM_TRACE4                      =  IOMUX_PAD(0x03DC, 0x0174, 4, 0x0000, 0, 0),
+	IMX8MM_PAD_SAI1_RXD4_GPIO4_IO6                                =  IOMUX_PAD(0x03DC, 0x0174, 5, 0x0000, 0, 0),
+	IMX8MM_PAD_SAI1_RXD4_SRC_BOOT_CFG4                            =  IOMUX_PAD(0x03DC, 0x0174, 6, 0x0000, 0, 0),
+
+	IMX8MM_PAD_SAI1_RXD5_SAI1_RX_DATA5                            =  IOMUX_PAD(0x03E0, 0x0178, 0, 0x0000, 0, 0),
+	IMX8MM_PAD_SAI1_RXD5_SAI6_TX_DATA0                            =  IOMUX_PAD(0x03E0, 0x0178, 1, 0x0000, 0, 0),
+	IMX8MM_PAD_SAI1_RXD5_SAI6_RX_DATA0                            =  IOMUX_PAD(0x03E0, 0x0178, 2, 0x0514, 0, 0),
+	IMX8MM_PAD_SAI1_RXD5_SAI1_RX_SYNC                             =  IOMUX_PAD(0x03E0, 0x0178, 3, 0x04C4, 1, 0),
+	IMX8MM_PAD_SAI1_RXD5_ARM_PLATFORM_TRACE5                      =  IOMUX_PAD(0x03E0, 0x0178, 4, 0x0000, 0, 0),
+	IMX8MM_PAD_SAI1_RXD5_GPIO4_IO7                                =  IOMUX_PAD(0x03E0, 0x0178, 5, 0x0000, 0, 0),
+	IMX8MM_PAD_SAI1_RXD5_SRC_BOOT_CFG5                            =  IOMUX_PAD(0x03E0, 0x0178, 6, 0x0000, 0, 0),
+
+	IMX8MM_PAD_SAI1_RXD6_SAI1_RX_DATA6                            =  IOMUX_PAD(0x03E4, 0x017C, 0, 0x0000, 0, 0),
+	IMX8MM_PAD_SAI1_RXD6_SAI6_TX_SYNC                             =  IOMUX_PAD(0x03E4, 0x017C, 1, 0x0520, 0, 0),
+	IMX8MM_PAD_SAI1_RXD6_SAI6_RX_SYNC                             =  IOMUX_PAD(0x03E4, 0x017C, 2, 0x0518, 0, 0),
+	IMX8MM_PAD_SAI1_RXD6_ARM_PLATFORM_TRACE6                      =  IOMUX_PAD(0x03E4, 0x017C, 4, 0x0000, 0, 0),
+	IMX8MM_PAD_SAI1_RXD6_GPIO4_IO8                                =  IOMUX_PAD(0x03E4, 0x017C, 5, 0x0000, 0, 0),
+	IMX8MM_PAD_SAI1_RXD6_SRC_BOOT_CFG6                            =  IOMUX_PAD(0x03E4, 0x017C, 6, 0x0000, 0, 0),
+
+	IMX8MM_PAD_SAI1_RXD7_SAI1_RX_DATA7                            =  IOMUX_PAD(0x03E8, 0x0180, 0, 0x0000, 0, 0),
+	IMX8MM_PAD_SAI1_RXD7_SAI6_MCLK                                =  IOMUX_PAD(0x03E8, 0x0180, 1, 0x0530, 0, 0),
+	IMX8MM_PAD_SAI1_RXD7_SAI1_TX_SYNC                             =  IOMUX_PAD(0x03E8, 0x0180, 2, 0x04CC, 4, 0),
+	IMX8MM_PAD_SAI1_RXD7_SAI1_TX_DATA4                            =  IOMUX_PAD(0x03E8, 0x0180, 3, 0x0000, 0, 0),
+	IMX8MM_PAD_SAI1_RXD7_ARM_PLATFORM_TRACE7                      =  IOMUX_PAD(0x03E8, 0x0180, 4, 0x0000, 0, 0),
+	IMX8MM_PAD_SAI1_RXD7_GPIO4_IO9                                =  IOMUX_PAD(0x03E8, 0x0180, 5, 0x0000, 0, 0),
+	IMX8MM_PAD_SAI1_RXD7_SRC_BOOT_CFG7                            =  IOMUX_PAD(0x03E8, 0x0180, 6, 0x0000, 0, 0),
+
+	IMX8MM_PAD_SAI1_TXFS_SAI1_TX_SYNC                             =  IOMUX_PAD(0x03EC, 0x0184, 0, 0x04CC, 3, 0),
+	IMX8MM_PAD_SAI1_TXFS_SAI5_TX_SYNC                             =  IOMUX_PAD(0x03EC, 0x0184, 1, 0x04EC, 1, 0),
+	IMX8MM_PAD_SAI1_TXFS_ARM_PLATFORM_EVENTO                      =  IOMUX_PAD(0x03EC, 0x0184, 4, 0x0000, 0, 0),
+	IMX8MM_PAD_SAI1_TXFS_GPIO4_IO10                               =  IOMUX_PAD(0x03EC, 0x0184, 5, 0x0000, 0, 0),
+
+	IMX8MM_PAD_SAI1_TXC_SAI1_TX_BCLK                              =  IOMUX_PAD(0x03F0, 0x0188, 0, 0x04C8, 1, 0),
+	IMX8MM_PAD_SAI1_TXC_SAI5_TX_BCLK                              =  IOMUX_PAD(0x03F0, 0x0188, 1, 0x04E8, 1, 0),
+	IMX8MM_PAD_SAI1_TXC_ARM_PLATFORM_EVENTI                       =  IOMUX_PAD(0x03F0, 0x0188, 4, 0x0000, 0, 0),
+	IMX8MM_PAD_SAI1_TXC_GPIO4_IO11                                =  IOMUX_PAD(0x03F0, 0x0188, 5, 0x0000, 0, 0),
+
+	IMX8MM_PAD_SAI1_TXD0_SAI1_TX_DATA0                            =  IOMUX_PAD(0x03F4, 0x018C, 0, 0x0000, 0, 0),
+	IMX8MM_PAD_SAI1_TXD0_SAI5_TX_DATA0                            =  IOMUX_PAD(0x03F4, 0x018C, 1, 0x0000, 0, 0),
+	IMX8MM_PAD_SAI1_TXD0_ARM_PLATFORM_TRACE8                      =  IOMUX_PAD(0x03F4, 0x018C, 4, 0x0000, 0, 0),
+	IMX8MM_PAD_SAI1_TXD0_GPIO4_IO12                               =  IOMUX_PAD(0x03F4, 0x018C, 5, 0x0000, 0, 0),
+	IMX8MM_PAD_SAI1_TXD0_SRC_BOOT_CFG8                            =  IOMUX_PAD(0x03F4, 0x018C, 6, 0x0000, 0, 0),
+
+	IMX8MM_PAD_SAI1_TXD1_SAI1_TX_DATA1                            =  IOMUX_PAD(0x03F8, 0x0190, 0, 0x0000, 0, 0),
+	IMX8MM_PAD_SAI1_TXD1_SAI5_TX_DATA1                            =  IOMUX_PAD(0x03F8, 0x0190, 1, 0x0000, 0, 0),
+	IMX8MM_PAD_SAI1_TXD1_ARM_PLATFORM_TRACE9                      =  IOMUX_PAD(0x03F8, 0x0190, 4, 0x0000, 0, 0),
+	IMX8MM_PAD_SAI1_TXD1_GPIO4_IO13                               =  IOMUX_PAD(0x03F8, 0x0190, 5, 0x0000, 0, 0),
+	IMX8MM_PAD_SAI1_TXD1_SRC_BOOT_CFG9                            =  IOMUX_PAD(0x03F8, 0x0190, 6, 0x0000, 0, 0),
+
+	IMX8MM_PAD_SAI1_TXD2_SAI1_TX_DATA2                            =  IOMUX_PAD(0x03FC, 0x0194, 0, 0x0000, 0, 0),
+	IMX8MM_PAD_SAI1_TXD2_SAI5_TX_DATA2                            =  IOMUX_PAD(0x03FC, 0x0194, 1, 0x0000, 0, 0),
+	IMX8MM_PAD_SAI1_TXD2_ARM_PLATFORM_TRACE10                     =  IOMUX_PAD(0x03FC, 0x0194, 4, 0x0000, 0, 0),
+	IMX8MM_PAD_SAI1_TXD2_GPIO4_IO14                               =  IOMUX_PAD(0x03FC, 0x0194, 5, 0x0000, 0, 0),
+	IMX8MM_PAD_SAI1_TXD2_SRC_BOOT_CFG10                           =  IOMUX_PAD(0x03FC, 0x0194, 6, 0x0000, 0, 0),
+
+	IMX8MM_PAD_SAI1_TXD3_SAI1_TX_DATA3                            =  IOMUX_PAD(0x0400, 0x0198, 0, 0x0000, 0, 0),
+	IMX8MM_PAD_SAI1_TXD3_SAI5_TX_DATA3                            =  IOMUX_PAD(0x0400, 0x0198, 1, 0x0000, 0, 0),
+	IMX8MM_PAD_SAI1_TXD3_ARM_PLATFORM_TRACE11                     =  IOMUX_PAD(0x0400, 0x0198, 4, 0x0000, 0, 0),
+	IMX8MM_PAD_SAI1_TXD3_GPIO4_IO15                               =  IOMUX_PAD(0x0400, 0x0198, 5, 0x0000, 0, 0),
+	IMX8MM_PAD_SAI1_TXD3_SRC_BOOT_CFG11                           =  IOMUX_PAD(0x0400, 0x0198, 6, 0x0000, 0, 0),
+
+	IMX8MM_PAD_SAI1_TXD4_SAI1_TX_DATA4                            =  IOMUX_PAD(0x0404, 0x019C, 0, 0x0000, 0, 0),
+	IMX8MM_PAD_SAI1_TXD4_SAI6_RX_BCLK                             =  IOMUX_PAD(0x0404, 0x019C, 1, 0x0510, 1, 0),
+	IMX8MM_PAD_SAI1_TXD4_SAI6_TX_BCLK                             =  IOMUX_PAD(0x0404, 0x019C, 2, 0x051C, 1, 0),
+	IMX8MM_PAD_SAI1_TXD4_ARM_PLATFORM_TRACE12                     =  IOMUX_PAD(0x0404, 0x019C, 4, 0x0000, 0, 0),
+	IMX8MM_PAD_SAI1_TXD4_GPIO4_IO16                               =  IOMUX_PAD(0x0404, 0x019C, 5, 0x0000, 0, 0),
+	IMX8MM_PAD_SAI1_TXD4_SRC_BOOT_CFG12                           =  IOMUX_PAD(0x0404, 0x019C, 6, 0x0000, 0, 0),
+
+	IMX8MM_PAD_SAI1_TXD5_SAI1_TX_DATA5                            =  IOMUX_PAD(0x0408, 0x01A0, 0, 0x0000, 0, 0),
+	IMX8MM_PAD_SAI1_TXD5_SAI6_RX_DATA0                            =  IOMUX_PAD(0x0408, 0x01A0, 1, 0x0514, 1, 0),
+	IMX8MM_PAD_SAI1_TXD5_SAI6_TX_DATA0                            =  IOMUX_PAD(0x0408, 0x01A0, 2, 0x0000, 0, 0),
+	IMX8MM_PAD_SAI1_TXD5_ARM_PLATFORM_TRACE13                     =  IOMUX_PAD(0x0408, 0x01A0, 4, 0x0000, 0, 0),
+	IMX8MM_PAD_SAI1_TXD5_GPIO4_IO17                               =  IOMUX_PAD(0x0408, 0x01A0, 5, 0x0000, 0, 0),
+	IMX8MM_PAD_SAI1_TXD5_SRC_BOOT_CFG13                           =  IOMUX_PAD(0x0408, 0x01A0, 6, 0x0000, 0, 0),
+
+	IMX8MM_PAD_SAI1_TXD6_SAI1_TX_DATA6                            =  IOMUX_PAD(0x040C, 0x01A4, 0, 0x0000, 0, 0),
+	IMX8MM_PAD_SAI1_TXD6_SAI6_RX_SYNC                             =  IOMUX_PAD(0x040C, 0x01A4, 1, 0x0518, 1, 0),
+	IMX8MM_PAD_SAI1_TXD6_SAI6_TX_SYNC                             =  IOMUX_PAD(0x040C, 0x01A4, 2, 0x0520, 1, 0),
+	IMX8MM_PAD_SAI1_TXD6_ARM_PLATFORM_TRACE14                     =  IOMUX_PAD(0x040C, 0x01A4, 4, 0x0000, 0, 0),
+	IMX8MM_PAD_SAI1_TXD6_GPIO4_IO18                               =  IOMUX_PAD(0x040C, 0x01A4, 5, 0x0000, 0, 0),
+	IMX8MM_PAD_SAI1_TXD6_SRC_BOOT_CFG14                           =  IOMUX_PAD(0x040C, 0x01A4, 6, 0x0000, 0, 0),
+
+	IMX8MM_PAD_SAI1_TXD7_SAI1_TX_DATA7                            =  IOMUX_PAD(0x0410, 0x01A8, 0, 0x0000, 0, 0),
+	IMX8MM_PAD_SAI1_TXD7_SAI6_MCLK                                =  IOMUX_PAD(0x0410, 0x01A8, 1, 0x0530, 1, 0),
+	IMX8MM_PAD_SAI1_TXD7_PDM_CLK                                  =  IOMUX_PAD(0x0410, 0x01A8, 3, 0x0000, 0, 0),
+	IMX8MM_PAD_SAI1_TXD7_ARM_PLATFORM_TRACE15                     =  IOMUX_PAD(0x0410, 0x01A8, 4, 0x0000, 0, 0),
+	IMX8MM_PAD_SAI1_TXD7_GPIO4_IO19                               =  IOMUX_PAD(0x0410, 0x01A8, 5, 0x0000, 0, 0),
+	IMX8MM_PAD_SAI1_TXD7_SRC_BOOT_CFG15                           =  IOMUX_PAD(0x0410, 0x01A8, 6, 0x0000, 0, 0),
+
+	IMX8MM_PAD_SAI1_MCLK_SAI1_MCLK                                =  IOMUX_PAD(0x0414, 0x01AC, 0, 0x0000, 0, 0),
+	IMX8MM_PAD_SAI1_MCLK_SAI5_MCLK                                =  IOMUX_PAD(0x0414, 0x01AC, 1, 0x052C, 1, 0),
+	IMX8MM_PAD_SAI1_MCLK_SAI1_TX_BCLK                             =  IOMUX_PAD(0x0414, 0x01AC, 2, 0x04C8, 2, 0),
+	IMX8MM_PAD_SAI1_MCLK_PDM_CLK                                  =  IOMUX_PAD(0x0414, 0x01AC, 3, 0x0000, 0, 0),
+	IMX8MM_PAD_SAI1_MCLK_GPIO4_IO20                               =  IOMUX_PAD(0x0414, 0x01AC, 5, 0x0000, 0, 0),
+
+	IMX8MM_PAD_SAI2_RXFS_SAI2_RX_SYNC                             =  IOMUX_PAD(0x0418, 0x01B0, 0, 0x0000, 0, 0),
+	IMX8MM_PAD_SAI2_RXFS_SAI5_TX_SYNC                             =  IOMUX_PAD(0x0418, 0x01B0, 1, 0x04EC, 2, 0),
+	IMX8MM_PAD_SAI2_RXFS_SAI5_TX_DATA1                            =  IOMUX_PAD(0x0418, 0x01B0, 2, 0x0000, 0, 0),
+	IMX8MM_PAD_SAI2_RXFS_SAI2_RX_DATA1                            =  IOMUX_PAD(0x0418, 0x01B0, 3, 0x0000, 0, 0),
+	IMX8MM_PAD_SAI2_RXFS_UART1_TX                                 =  IOMUX_PAD(0x0418, 0x01B0, 4, 0x0000, 0, 0),
+	IMX8MM_PAD_SAI2_RXFS_UART1_RX                                 =  IOMUX_PAD(0x0418, 0x01B0, 4, 0x04F4, 2, 0),
+	IMX8MM_PAD_SAI2_RXFS_GPIO4_IO21                               =  IOMUX_PAD(0x0418, 0x01B0, 5, 0x0000, 0, 0),
+
+	IMX8MM_PAD_SAI2_RXC_SAI2_RX_BCLK                              =  IOMUX_PAD(0x041C, 0x01B4, 0, 0x0000, 0, 0),
+	IMX8MM_PAD_SAI2_RXC_SAI5_TX_BCLK                              =  IOMUX_PAD(0x041C, 0x01B4, 1, 0x04E8, 2, 0),
+	IMX8MM_PAD_SAI2_RXC_UART1_RX                                  =  IOMUX_PAD(0x041C, 0x01B4, 4, 0x04F4, 3, 0),
+	IMX8MM_PAD_SAI2_RXC_UART1_TX                                  =  IOMUX_PAD(0x041C, 0x01B4, 4, 0x0000, 0, 0),
+	IMX8MM_PAD_SAI2_RXC_GPIO4_IO22                                =  IOMUX_PAD(0x041C, 0x01B4, 5, 0x0000, 0, 0),
+
+	IMX8MM_PAD_SAI2_RXD0_SAI2_RX_DATA0                            =  IOMUX_PAD(0x0420, 0x01B8, 0, 0x0000, 0, 0),
+	IMX8MM_PAD_SAI2_RXD0_SAI5_TX_DATA0                            =  IOMUX_PAD(0x0420, 0x01B8, 1, 0x0000, 0, 0),
+	IMX8MM_PAD_SAI2_RXD0_UART1_RTS_B                              =  IOMUX_PAD(0x0420, 0x01B8, 4, 0x04F0, 2, 0),
+	IMX8MM_PAD_SAI2_RXD0_UART1_CTS_B                              =  IOMUX_PAD(0x0420, 0x01B8, 4, 0x0000, 0, 0),
+	IMX8MM_PAD_SAI2_RXD0_GPIO4_IO23                               =  IOMUX_PAD(0x0420, 0x01B8, 5, 0x0000, 0, 0),
+
+	IMX8MM_PAD_SAI2_TXFS_SAI2_TX_SYNC                             =  IOMUX_PAD(0x0424, 0x01BC, 0, 0x0000, 0, 0),
+	IMX8MM_PAD_SAI2_TXFS_SAI5_TX_DATA1                            =  IOMUX_PAD(0x0424, 0x01BC, 1, 0x0000, 0, 0),
+	IMX8MM_PAD_SAI2_TXFS_SAI2_TX_DATA1                            =  IOMUX_PAD(0x0424, 0x01BC, 3, 0x0000, 0, 0),
+	IMX8MM_PAD_SAI2_TXFS_UART1_CTS_B                              =  IOMUX_PAD(0x0424, 0x01BC, 4, 0x0000, 0, 0),
+	IMX8MM_PAD_SAI2_TXFS_UART1_RTS_B                              =  IOMUX_PAD(0x0424, 0x01BC, 4, 0x04F0, 3, 0),
+	IMX8MM_PAD_SAI2_TXFS_GPIO4_IO24                               =  IOMUX_PAD(0x0424, 0x01BC, 5, 0x0000, 0, 0),
+
+	IMX8MM_PAD_SAI2_TXC_SAI2_TX_BCLK                              =  IOMUX_PAD(0x0428, 0x01C0, 0, 0x0000, 0, 0),
+	IMX8MM_PAD_SAI2_TXC_SAI5_TX_DATA2                             =  IOMUX_PAD(0x0428, 0x01C0, 1, 0x0000, 0, 0),
+	IMX8MM_PAD_SAI2_TXC_GPIO4_IO25                                =  IOMUX_PAD(0x0428, 0x01C0, 5, 0x0000, 0, 0),
+
+	IMX8MM_PAD_SAI2_TXD0_SAI2_TX_DATA0                            =  IOMUX_PAD(0x042C, 0x01C4, 0, 0x0000, 0, 0),
+	IMX8MM_PAD_SAI2_TXD0_SAI5_TX_DATA3                            =  IOMUX_PAD(0x042C, 0x01C4, 1, 0x0000, 0, 0),
+	IMX8MM_PAD_SAI2_TXD0_GPIO4_IO26                               =  IOMUX_PAD(0x042C, 0x01C4, 5, 0x0000, 0, 0),
+
+	IMX8MM_PAD_SAI2_MCLK_SAI2_MCLK                                =  IOMUX_PAD(0x0430, 0x01C8, 0, 0x0000, 0, 0),
+	IMX8MM_PAD_SAI2_MCLK_SAI5_MCLK                                =  IOMUX_PAD(0x0430, 0x01C8, 1, 0x052C, 2, 0),
+	IMX8MM_PAD_SAI2_MCLK_GPIO4_IO27                               =  IOMUX_PAD(0x0430, 0x01C8, 5, 0x0000, 0, 0),
+
+	IMX8MM_PAD_SAI3_RXFS_SAI3_RX_SYNC                             =  IOMUX_PAD(0x0434, 0x01CC, 0, 0x0000, 0, 0),
+	IMX8MM_PAD_SAI3_RXFS_GPT1_CAPTURE1                            =  IOMUX_PAD(0x0434, 0x01CC, 1, 0x0000, 0, 0),
+	IMX8MM_PAD_SAI3_RXFS_SAI5_RX_SYNC                             =  IOMUX_PAD(0x0434, 0x01CC, 2, 0x04E4, 2, 0),
+	IMX8MM_PAD_SAI3_RXFS_SAI3_RX_DATA1                            =  IOMUX_PAD(0x0434, 0x01CC, 3, 0x0000, 0, 0),
+	IMX8MM_PAD_SAI3_RXFS_GPIO4_IO28                               =  IOMUX_PAD(0x0434, 0x01CC, 5, 0x0000, 0, 0),
+
+	IMX8MM_PAD_SAI3_RXC_SAI3_RX_BCLK                              =  IOMUX_PAD(0x0438, 0x01D0, 0, 0x0000, 0, 0),
+	IMX8MM_PAD_SAI3_RXC_GPT1_CLK                                  =  IOMUX_PAD(0x0438, 0x01D0, 1, 0x0000, 0, 0),
+	IMX8MM_PAD_SAI3_RXC_SAI5_RX_BCLK                              =  IOMUX_PAD(0x0438, 0x01D0, 2, 0x04D0, 2, 0),
+	IMX8MM_PAD_SAI3_RXC_UART2_CTS_B                               =  IOMUX_PAD(0x0438, 0x01D0, 4, 0x0000, 0, 0),
+	IMX8MM_PAD_SAI3_RXC_UART2_RTS_B                               =  IOMUX_PAD(0x0438, 0x01D0, 4, 0x04F8, 2, 0),
+	IMX8MM_PAD_SAI3_RXC_GPIO4_IO29                                =  IOMUX_PAD(0x0438, 0x01D0, 5, 0x0000, 0, 0),
+
+	IMX8MM_PAD_SAI3_RXD_SAI3_RX_DATA0                             =  IOMUX_PAD(0x043C, 0x01D4, 0, 0x0000, 0, 0),
+	IMX8MM_PAD_SAI3_RXD_GPT1_COMPARE1                             =  IOMUX_PAD(0x043C, 0x01D4, 1, 0x0000, 0, 0),
+	IMX8MM_PAD_SAI3_RXD_SAI5_RX_DATA0                             =  IOMUX_PAD(0x043C, 0x01D4, 2, 0x04D4, 2, 0),
+	IMX8MM_PAD_SAI3_RXD_UART2_RTS_B                               =  IOMUX_PAD(0x043C, 0x01D4, 4, 0x04F8, 3, 0),
+	IMX8MM_PAD_SAI3_RXD_UART2_CTS_B                               =  IOMUX_PAD(0x043C, 0x01D4, 4, 0x0000, 0, 0),
+	IMX8MM_PAD_SAI3_RXD_GPIO4_IO30                                =  IOMUX_PAD(0x043C, 0x01D4, 5, 0x0000, 0, 0),
+
+	IMX8MM_PAD_SAI3_TXFS_SAI3_TX_SYNC                             =  IOMUX_PAD(0x0440, 0x01D8, 0, 0x0000, 0, 0),
+	IMX8MM_PAD_SAI3_TXFS_GPT1_CAPTURE2                            =  IOMUX_PAD(0x0440, 0x01D8, 1, 0x0000, 0, 0),
+	IMX8MM_PAD_SAI3_TXFS_SAI5_RX_DATA1                            =  IOMUX_PAD(0x0440, 0x01D8, 2, 0x04D8, 2, 0),
+	IMX8MM_PAD_SAI3_TXFS_SAI3_TX_DATA1                            =  IOMUX_PAD(0x0440, 0x01D8, 3, 0x0000, 0, 0),
+	IMX8MM_PAD_SAI3_TXFS_UART2_RX                                 =  IOMUX_PAD(0x0440, 0x01D8, 4, 0x04FC, 2, 0),
+	IMX8MM_PAD_SAI3_TXFS_UART2_TX                                 =  IOMUX_PAD(0x0440, 0x01D8, 4, 0x0000, 0, 0),
+	IMX8MM_PAD_SAI3_TXFS_GPIO4_IO31                               =  IOMUX_PAD(0x0440, 0x01D8, 5, 0x0000, 0, 0),
+
+	IMX8MM_PAD_SAI3_TXC_SAI3_TX_BCLK                              =  IOMUX_PAD(0x0444, 0x01DC, 0, 0x0000, 0, 0),
+	IMX8MM_PAD_SAI3_TXC_GPT1_COMPARE2                             =  IOMUX_PAD(0x0444, 0x01DC, 1, 0x0000, 0, 0),
+	IMX8MM_PAD_SAI3_TXC_SAI5_RX_DATA2                             =  IOMUX_PAD(0x0444, 0x01DC, 2, 0x04DC, 2, 0),
+	IMX8MM_PAD_SAI3_TXC_UART2_TX                                  =  IOMUX_PAD(0x0444, 0x01DC, 4, 0x0000, 0, 0),
+	IMX8MM_PAD_SAI3_TXC_UART2_RX                                  =  IOMUX_PAD(0x0444, 0x01DC, 4, 0x04FC, 3, 0),
+	IMX8MM_PAD_SAI3_TXC_GPIO5_IO0                                 =  IOMUX_PAD(0x0444, 0x01DC, 5, 0x0000, 0, 0),
+
+	IMX8MM_PAD_SAI3_TXD_SAI3_TX_DATA0                             =  IOMUX_PAD(0x0448, 0x01E0, 0, 0x0000, 0, 0),
+	IMX8MM_PAD_SAI3_TXD_GPT1_COMPARE3                             =  IOMUX_PAD(0x0448, 0x01E0, 1, 0x0000, 0, 0),
+	IMX8MM_PAD_SAI3_TXD_SAI5_RX_DATA3                             =  IOMUX_PAD(0x0448, 0x01E0, 2, 0x04E0, 2, 0),
+	IMX8MM_PAD_SAI3_TXD_GPIO5_IO1                                 =  IOMUX_PAD(0x0448, 0x01E0, 5, 0x0000, 0, 0),
+
+	IMX8MM_PAD_SAI3_MCLK_SAI3_MCLK                                =  IOMUX_PAD(0x044C, 0x01E4, 0, 0x0000, 0, 0),
+	IMX8MM_PAD_SAI3_MCLK_PWM4_OUT                                 =  IOMUX_PAD(0x044C, 0x01E4, 1, 0x0000, 0, 0),
+	IMX8MM_PAD_SAI3_MCLK_SAI5_MCLK                                =  IOMUX_PAD(0x044C, 0x01E4, 2, 0x052C, 3, 0),
+	IMX8MM_PAD_SAI3_MCLK_GPIO5_IO2                                =  IOMUX_PAD(0x044C, 0x01E4, 5, 0x0000, 0, 0),
+
+	IMX8MM_PAD_SPDIF_TX_SPDIF1_OUT                                =  IOMUX_PAD(0x0450, 0x01E8, 0, 0x0000, 0, 0),
+	IMX8MM_PAD_SPDIF_TX_PWM3_OUT                                  =  IOMUX_PAD(0x0450, 0x01E8, 1, 0x0000, 0, 0),
+	IMX8MM_PAD_SPDIF_TX_GPIO5_IO3                                 =  IOMUX_PAD(0x0450, 0x01E8, 5, 0x0000, 0, 0),
+
+	IMX8MM_PAD_SPDIF_RX_SPDIF1_IN                                 =  IOMUX_PAD(0x0454, 0x01EC, 0, 0x0000, 0, 0),
+	IMX8MM_PAD_SPDIF_RX_PWM2_OUT                                  =  IOMUX_PAD(0x0454, 0x01EC, 1, 0x0000, 0, 0),
+	IMX8MM_PAD_SPDIF_RX_GPIO5_IO4                                 =  IOMUX_PAD(0x0454, 0x01EC, 5, 0x0000, 0, 0),
+
+	IMX8MM_PAD_SPDIF_EXT_CLK_SPDIF1_EXT_CLK                       =  IOMUX_PAD(0x0458, 0x01F0, 0, 0x0000, 0, 0),
+	IMX8MM_PAD_SPDIF_EXT_CLK_PWM1_OUT                             =  IOMUX_PAD(0x0458, 0x01F0, 1, 0x0000, 0, 0),
+	IMX8MM_PAD_SPDIF_EXT_CLK_GPIO5_IO5                            =  IOMUX_PAD(0x0458, 0x01F0, 5, 0x0000, 0, 0),
+
+	IMX8MM_PAD_ECSPI1_SCLK_ECSPI1_SCLK                            =  IOMUX_PAD(0x045C, 0x01F4, 0, 0x0000, 0, 0),
+	IMX8MM_PAD_ECSPI1_SCLK_UART3_RX                               =  IOMUX_PAD(0x045C, 0x01F4, 1, 0x0504, 0, 0),
+	IMX8MM_PAD_ECSPI1_SCLK_UART3_TX                               =  IOMUX_PAD(0x045C, 0x01F4, 1, 0x0000, 0, 0),
+	IMX8MM_PAD_ECSPI1_SCLK_GPIO5_IO6                              =  IOMUX_PAD(0x045C, 0x01F4, 5, 0x0000, 0, 0),
+
+	IMX8MM_PAD_ECSPI1_MOSI_ECSPI1_MOSI                            =  IOMUX_PAD(0x0460, 0x01F8, 0, 0x0000, 0, 0),
+	IMX8MM_PAD_ECSPI1_MOSI_UART3_TX                               =  IOMUX_PAD(0x0460, 0x01F8, 1, 0x0000, 0, 0),
+	IMX8MM_PAD_ECSPI1_MOSI_UART3_RX                               =  IOMUX_PAD(0x0460, 0x01F8, 1, 0x0504, 1, 0),
+	IMX8MM_PAD_ECSPI1_MOSI_GPIO5_IO7                              =  IOMUX_PAD(0x0460, 0x01F8, 5, 0x0000, 0, 0),
+
+	IMX8MM_PAD_ECSPI1_MISO_ECSPI1_MISO                            =  IOMUX_PAD(0x0464, 0x01FC, 0, 0x0000, 0, 0),
+	IMX8MM_PAD_ECSPI1_MISO_UART3_CTS_B                            =  IOMUX_PAD(0x0464, 0x01FC, 1, 0x0000, 0, 0),
+	IMX8MM_PAD_ECSPI1_MISO_UART3_RTS_B                            =  IOMUX_PAD(0x0464, 0x01FC, 1, 0x0500, 0, 0),
+	IMX8MM_PAD_ECSPI1_MISO_GPIO5_IO8                              =  IOMUX_PAD(0x0464, 0x01FC, 5, 0x0000, 0, 0),
+
+	IMX8MM_PAD_ECSPI1_SS0_ECSPI1_SS0                              =  IOMUX_PAD(0x0468, 0x0200, 0, 0x0000, 0, 0),
+	IMX8MM_PAD_ECSPI1_SS0_UART3_RTS_B                             =  IOMUX_PAD(0x0468, 0x0200, 1, 0x0500, 1, 0),
+	IMX8MM_PAD_ECSPI1_SS0_UART3_CTS_B                             =  IOMUX_PAD(0x0468, 0x0200, 1, 0x0000, 0, 0),
+	IMX8MM_PAD_ECSPI1_SS0_GPIO5_IO9                               =  IOMUX_PAD(0x0468, 0x0200, 5, 0x0000, 0, 0),
+
+	IMX8MM_PAD_ECSPI2_SCLK_ECSPI2_SCLK                            =  IOMUX_PAD(0x046C, 0x0204, 0, 0x0000, 0, 0),
+	IMX8MM_PAD_ECSPI2_SCLK_UART4_RX                               =  IOMUX_PAD(0x046C, 0x0204, 1, 0x050C, 0, 0),
+	IMX8MM_PAD_ECSPI2_SCLK_UART4_TX                               =  IOMUX_PAD(0x046C, 0x0204, 1, 0x0000, 0, 0),
+	IMX8MM_PAD_ECSPI2_SCLK_GPIO5_IO10                             =  IOMUX_PAD(0x046C, 0x0204, 5, 0x0000, 0, 0),
+
+	IMX8MM_PAD_ECSPI2_MOSI_ECSPI2_MOSI                            =  IOMUX_PAD(0x0470, 0x0208, 0, 0x0000, 0, 0),
+	IMX8MM_PAD_ECSPI2_MOSI_UART4_TX                               =  IOMUX_PAD(0x0470, 0x0208, 1, 0x0000, 0, 0),
+	IMX8MM_PAD_ECSPI2_MOSI_UART4_RX                               =  IOMUX_PAD(0x0470, 0x0208, 1, 0x050C, 1, 0),
+	IMX8MM_PAD_ECSPI2_MOSI_GPIO5_IO11                             =  IOMUX_PAD(0x0470, 0x0208, 5, 0x0000, 0, 0),
+
+	IMX8MM_PAD_ECSPI2_MISO_ECSPI2_MISO                            =  IOMUX_PAD(0x0474, 0x020C, 0, 0x0000, 0, 0),
+	IMX8MM_PAD_ECSPI2_MISO_UART4_CTS_B                            =  IOMUX_PAD(0x0474, 0x020C, 1, 0x0000, 0, 0),
+	IMX8MM_PAD_ECSPI2_MISO_UART4_RTS_B                            =  IOMUX_PAD(0x0474, 0x020C, 1, 0x0508, 0, 0),
+	IMX8MM_PAD_ECSPI2_MISO_GPIO5_IO12                             =  IOMUX_PAD(0x0474, 0x020C, 5, 0x0000, 0, 0),
+
+	IMX8MM_PAD_ECSPI2_SS0_ECSPI2_SS0                              =  IOMUX_PAD(0x0478, 0x0210, 0, 0x0000, 0, 0),
+	IMX8MM_PAD_ECSPI2_SS0_UART4_RTS_B                             =  IOMUX_PAD(0x0478, 0x0210, 1, 0x0508, 1, 0),
+	IMX8MM_PAD_ECSPI2_SS0_UART4_CTS_B                             =  IOMUX_PAD(0x0478, 0x0210, 1, 0x0000, 0, 0),
+	IMX8MM_PAD_ECSPI2_SS0_GPIO5_IO13                              =  IOMUX_PAD(0x0478, 0x0210, 5, 0x0000, 0, 0),
+
+	IMX8MM_PAD_I2C1_SCL_I2C1_SCL                                  =  IOMUX_PAD(0x047C, 0x0214, 0 | IOMUX_CONFIG_SION, 0x0000, 0, 0),
+	IMX8MM_PAD_I2C1_SCL_ENET1_MDC                                 =  IOMUX_PAD(0x047C, 0x0214, 1, 0x0000, 0, 0),
+	IMX8MM_PAD_I2C1_SCL_GPIO5_IO14                                =  IOMUX_PAD(0x047C, 0x0214, 5, 0x0000, 0, 0),
+
+	IMX8MM_PAD_I2C1_SDA_I2C1_SDA                                  =  IOMUX_PAD(0x0480, 0x0218, 0 | IOMUX_CONFIG_SION, 0x0000, 0, 0),
+	IMX8MM_PAD_I2C1_SDA_ENET1_MDIO                                =  IOMUX_PAD(0x0480, 0x0218, 1, 0x04C0, 2, 0),
+	IMX8MM_PAD_I2C1_SDA_GPIO5_IO15                                =  IOMUX_PAD(0x0480, 0x0218, 5, 0x0000, 0, 0),
+
+	IMX8MM_PAD_I2C2_SCL_I2C2_SCL                                  =  IOMUX_PAD(0x0484, 0x021C, 0, 0x0000, 0, 0),
+	IMX8MM_PAD_I2C2_SCL_ENET1_1588_EVENT1_IN                      =  IOMUX_PAD(0x0484, 0x021C, 1, 0x0000, 0, 0),
+	IMX8MM_PAD_I2C2_SCL_USDHC3_CD_B                               =  IOMUX_PAD(0x0484, 0x021C, 2, 0x0544, 1, 0),
+	IMX8MM_PAD_I2C2_SCL_GPIO5_IO16                                =  IOMUX_PAD(0x0484, 0x021C, 5, 0x0000, 0, 0),
+
+	IMX8MM_PAD_I2C2_SDA_I2C2_SDA                                  =  IOMUX_PAD(0x0488, 0x0220, 0, 0x0000, 0, 0),
+	IMX8MM_PAD_I2C2_SDA_ENET1_1588_EVENT1_OUT                     =  IOMUX_PAD(0x0488, 0x0220, 1, 0x0000, 0, 0),
+	IMX8MM_PAD_I2C2_SDA_USDHC3_WP                                 =  IOMUX_PAD(0x0488, 0x0220, 2, 0x0548, 1, 0),
+	IMX8MM_PAD_I2C2_SDA_GPIO5_IO17                                =  IOMUX_PAD(0x0488, 0x0220, 5, 0x0000, 0, 0),
+
+	IMX8MM_PAD_I2C3_SCL_I2C3_SCL                                  =  IOMUX_PAD(0x048C, 0x0224, 0, 0x0000, 0, 0),
+	IMX8MM_PAD_I2C3_SCL_PWM4_OUT                                  =  IOMUX_PAD(0x048C, 0x0224, 1, 0x0000, 0, 0),
+	IMX8MM_PAD_I2C3_SCL_GPT2_CLK                                  =  IOMUX_PAD(0x048C, 0x0224, 2, 0x0000, 0, 0),
+	IMX8MM_PAD_I2C3_SCL_GPIO5_IO18                                =  IOMUX_PAD(0x048C, 0x0224, 5, 0x0000, 0, 0),
+
+	IMX8MM_PAD_I2C3_SDA_I2C3_SDA                                  =  IOMUX_PAD(0x0490, 0x0228, 0, 0x0000, 0, 0),
+	IMX8MM_PAD_I2C3_SDA_PWM3_OUT                                  =  IOMUX_PAD(0x0490, 0x0228, 1, 0x0000, 0, 0),
+	IMX8MM_PAD_I2C3_SDA_GPT3_CLK                                  =  IOMUX_PAD(0x0490, 0x0228, 2, 0x0000, 0, 0),
+	IMX8MM_PAD_I2C3_SDA_GPIO5_IO19                                =  IOMUX_PAD(0x0490, 0x0228, 5, 0x0000, 0, 0),
+
+	IMX8MM_PAD_I2C4_SCL_I2C4_SCL                                  =  IOMUX_PAD(0x0494, 0x022C, 0, 0x0000, 0, 0),
+	IMX8MM_PAD_I2C4_SCL_PWM2_OUT                                  =  IOMUX_PAD(0x0494, 0x022C, 1, 0x0000, 0, 0),
+	IMX8MM_PAD_I2C4_SCL_PCIE1_CLKREQ_B                            =  IOMUX_PAD(0x0494, 0x022C, 2, 0x0524, 0, 0),
+	IMX8MM_PAD_I2C4_SCL_GPIO5_IO20                                =  IOMUX_PAD(0x0494, 0x022C, 5, 0x0000, 0, 0),
+
+	IMX8MM_PAD_I2C4_SDA_I2C4_SDA                                  =  IOMUX_PAD(0x0498, 0x0230, 0, 0x0000, 0, 0),
+	IMX8MM_PAD_I2C4_SDA_PWM1_OUT                                  =  IOMUX_PAD(0x0498, 0x0230, 1, 0x0000, 0, 0),
+	IMX8MM_PAD_I2C4_SDA_GPIO5_IO21                                =  IOMUX_PAD(0x0498, 0x0230, 5, 0x0000, 0, 0),
+
+	IMX8MM_PAD_UART1_RXD_UART1_RX                                 =  IOMUX_PAD(0x049C, 0x0234, 0, 0x04F4, 0, 0),
+	IMX8MM_PAD_UART1_RXD_UART1_TX                                 =  IOMUX_PAD(0x049C, 0x0234, 0, 0x0000, 0, 0),
+	IMX8MM_PAD_UART1_RXD_ECSPI3_SCLK                              =  IOMUX_PAD(0x049C, 0x0234, 1, 0x0000, 0, 0),
+	IMX8MM_PAD_UART1_RXD_GPIO5_IO22                               =  IOMUX_PAD(0x049C, 0x0234, 5, 0x0000, 0, 0),
+
+	IMX8MM_PAD_UART1_TXD_UART1_TX                                 =  IOMUX_PAD(0x04A0, 0x0238, 0, 0x0000, 0, 0),
+	IMX8MM_PAD_UART1_TXD_UART1_RX                                 =  IOMUX_PAD(0x04A0, 0x0238, 0, 0x04F4, 1, 0),
+	IMX8MM_PAD_UART1_TXD_ECSPI3_MOSI                              =  IOMUX_PAD(0x04A0, 0x0238, 1, 0x0000, 0, 0),
+	IMX8MM_PAD_UART1_TXD_GPIO5_IO23                               =  IOMUX_PAD(0x04A0, 0x0238, 5, 0x0000, 0, 0),
+
+	IMX8MM_PAD_UART2_RXD_UART2_RX                                 =  IOMUX_PAD(0x04A4, 0x023C, 0, 0x04FC, 0, 0),
+	IMX8MM_PAD_UART2_RXD_UART2_TX                                 =  IOMUX_PAD(0x04A4, 0x023C, 0, 0x0000, 0, 0),
+	IMX8MM_PAD_UART2_RXD_ECSPI3_MISO                              =  IOMUX_PAD(0x04A4, 0x023C, 1, 0x0000, 0, 0),
+	IMX8MM_PAD_UART2_RXD_GPIO5_IO24                               =  IOMUX_PAD(0x04A4, 0x023C, 5, 0x0000, 0, 0),
+
+	IMX8MM_PAD_UART2_TXD_UART2_TX                                 =  IOMUX_PAD(0x04A8, 0x0240, 0, 0x0000, 0, 0),
+	IMX8MM_PAD_UART2_TXD_UART2_RX                                 =  IOMUX_PAD(0x04A8, 0x0240, 0, 0x04FC, 1, 0),
+	IMX8MM_PAD_UART2_TXD_ECSPI3_SS0                               =  IOMUX_PAD(0x04A8, 0x0240, 1, 0x0000, 0, 0),
+	IMX8MM_PAD_UART2_TXD_GPIO5_IO25                               =  IOMUX_PAD(0x04A8, 0x0240, 5, 0x0000, 0, 0),
+
+	IMX8MM_PAD_UART3_RXD_UART3_RX                                 =  IOMUX_PAD(0x04AC, 0x0244, 0, 0x0504, 2, 0),
+	IMX8MM_PAD_UART3_RXD_UART3_TX                                 =  IOMUX_PAD(0x04AC, 0x0244, 0, 0x0000, 0, 0),
+	IMX8MM_PAD_UART3_RXD_UART1_CTS_B                              =  IOMUX_PAD(0x04AC, 0x0244, 1, 0x0000, 0, 0),
+	IMX8MM_PAD_UART3_RXD_UART1_RTS_B                              =  IOMUX_PAD(0x04AC, 0x0244, 1, 0x04F0, 0, 0),
+	IMX8MM_PAD_UART3_RXD_USDHC3_RESET_B                           =  IOMUX_PAD(0x04AC, 0x0244, 2, 0x0000, 0, 0),
+	IMX8MM_PAD_UART3_RXD_GPIO5_IO26                               =  IOMUX_PAD(0x04AC, 0x0244, 5, 0x0000, 0, 0),
+
+	IMX8MM_PAD_UART3_TXD_UART3_TX                                 =  IOMUX_PAD(0x04B0, 0x0248, 0, 0x0000, 0, 0),
+	IMX8MM_PAD_UART3_TXD_UART3_RX                                 =  IOMUX_PAD(0x04B0, 0x0248, 0, 0x0504, 3, 0),
+	IMX8MM_PAD_UART3_TXD_UART1_RTS_B                              =  IOMUX_PAD(0x04B0, 0x0248, 1, 0x04F0, 1, 0),
+	IMX8MM_PAD_UART3_TXD_UART1_CTS_B                              =  IOMUX_PAD(0x04B0, 0x0248, 1, 0x0000, 0, 0),
+	IMX8MM_PAD_UART3_TXD_USDHC3_VSELECT                           =  IOMUX_PAD(0x04B0, 0x0248, 2, 0x0000, 0, 0),
+	IMX8MM_PAD_UART3_TXD_GPIO5_IO27                               =  IOMUX_PAD(0x04B0, 0x0248, 5, 0x0000, 0, 0),
+
+	IMX8MM_PAD_UART4_RXD_UART4_RX                                 =  IOMUX_PAD(0x04B4, 0x024C, 0, 0x050C, 2, 0),
+	IMX8MM_PAD_UART4_RXD_UART4_TX                                 =  IOMUX_PAD(0x04B4, 0x024C, 0, 0x0000, 0, 0),
+	IMX8MM_PAD_UART4_RXD_UART2_CTS_B                              =  IOMUX_PAD(0x04B4, 0x024C, 1, 0x0000, 0, 0),
+	IMX8MM_PAD_UART4_RXD_UART2_RTS_B                              =  IOMUX_PAD(0x04B4, 0x024C, 1, 0x04F8, 0, 0),
+	IMX8MM_PAD_UART4_RXD_PCIE1_CLKREQ_B                           =  IOMUX_PAD(0x04B4, 0x024C, 2, 0x0524, 1, 0),
+	IMX8MM_PAD_UART4_RXD_GPIO5_IO28                               =  IOMUX_PAD(0x04B4, 0x024C, 5, 0x0000, 0, 0),
+
+	IMX8MM_PAD_UART4_TXD_UART4_TX                                 =  IOMUX_PAD(0x04B8, 0x0250, 0, 0x0000, 0, 0),
+	IMX8MM_PAD_UART4_TXD_UART4_RX                                 =  IOMUX_PAD(0x04B8, 0x0250, 0, 0x050C, 3, 0),
+	IMX8MM_PAD_UART4_TXD_UART2_RTS_B                              =  IOMUX_PAD(0x04B8, 0x0250, 1, 0x04F8, 1, 0),
+	IMX8MM_PAD_UART4_TXD_UART2_CTS_B                              =  IOMUX_PAD(0x04B8, 0x0250, 1, 0x0000, 0, 0),
+	IMX8MM_PAD_UART4_TXD_GPIO5_IO29                               =  IOMUX_PAD(0x04B8, 0x0250, 5, 0x0000, 0, 0),
+};
+#endif
-- 
2.16.4

^ permalink raw reply related	[flat|nested] 75+ messages in thread

* [U-Boot] [PATCH V2 21/51] imx: add i.MX8MM PE property
  2019-07-08  1:38 [U-Boot] [PATCH V2 00/51] Support i.MX8MM/N Peng Fan
                   ` (19 preceding siblings ...)
  2019-07-08  1:39 ` [U-Boot] [PATCH V2 20/51] imx8m: add pin header for i.MX8MM Peng Fan
@ 2019-07-08  1:39 ` Peng Fan
  2019-07-08  1:39 ` [U-Boot] [PATCH V2 22/51] imx8m: Fix MMU table issue for OPTEE memory Peng Fan
                   ` (30 subsequent siblings)
  51 siblings, 0 replies; 75+ messages in thread
From: Peng Fan @ 2019-07-08  1:39 UTC (permalink / raw)
  To: u-boot

i.MX8MM does not have LVTTL, it has a PE property

Signed-off-by: Peng Fan <peng.fan@nxp.com>
---
 arch/arm/include/asm/mach-imx/iomux-v3.h | 4 ++++
 1 file changed, 4 insertions(+)

diff --git a/arch/arm/include/asm/mach-imx/iomux-v3.h b/arch/arm/include/asm/mach-imx/iomux-v3.h
index b899a4ff6f..720e8f7043 100644
--- a/arch/arm/include/asm/mach-imx/iomux-v3.h
+++ b/arch/arm/include/asm/mach-imx/iomux-v3.h
@@ -104,7 +104,11 @@ typedef u64 iomux_v3_cfg_t;
 #define PAD_CTL_ODE		(0x1 << 5)
 #define PAD_CTL_PUE		(0x1 << 6)
 #define PAD_CTL_HYS		(0x1 << 7)
+#ifdef CONFIG_IMX8MM
+#define PAD_CTL_PE		(0x1 << 8)
+#else
 #define PAD_CTL_LVTTL		(0x1 << 8)
+#endif
 
 #elif defined CONFIG_MX7
 
-- 
2.16.4

^ permalink raw reply related	[flat|nested] 75+ messages in thread

* [U-Boot] [PATCH V2 22/51] imx8m: Fix MMU table issue for OPTEE memory
  2019-07-08  1:38 [U-Boot] [PATCH V2 00/51] Support i.MX8MM/N Peng Fan
                   ` (20 preceding siblings ...)
  2019-07-08  1:39 ` [U-Boot] [PATCH V2 21/51] imx: add i.MX8MM PE property Peng Fan
@ 2019-07-08  1:39 ` Peng Fan
  2019-07-08  1:39 ` [U-Boot] [PATCH V2 23/51] imx8m: set BYPASS ID SWAP to avoid AXI bus errors Peng Fan
                   ` (29 subsequent siblings)
  51 siblings, 0 replies; 75+ messages in thread
From: Peng Fan @ 2019-07-08  1:39 UTC (permalink / raw)
  To: u-boot

When running with OPTEE, the MMU table in u-boot does not remove the OPTEE
memory from its settings. So ARM speculative prefetch in u-boot may access
that OPTEE memory. Due to trust zone is enabled by OPTEE and that memory
is set to secure access, then the speculative prefetch will fail and cause
various memory issue in u-boot.
The fail address register and int_status register in trustzone has logged
that speculative access from u-boot.

Signed-off-by: Peng Fan <peng.fan@nxp.com>
---
 arch/arm/mach-imx/imx8m/soc.c | 20 ++++++++++++++++++--
 1 file changed, 18 insertions(+), 2 deletions(-)

diff --git a/arch/arm/mach-imx/imx8m/soc.c b/arch/arm/mach-imx/imx8m/soc.c
index 8d40ca0229..5bbc3f4f1d 100644
--- a/arch/arm/mach-imx/imx8m/soc.c
+++ b/arch/arm/mach-imx/imx8m/soc.c
@@ -116,16 +116,18 @@ static struct mm_region imx8m_mem_map[] = {
 		/* DRAM1 */
 		.virt = 0x40000000UL,
 		.phys = 0x40000000UL,
-		.size = 0xC0000000UL,
+		.size = PHYS_SDRAM_SIZE,
 		.attrs = PTE_BLOCK_MEMTYPE(MT_NORMAL) |
 			 PTE_BLOCK_OUTER_SHARE
+#ifdef PHYS_SDRAM_2_SIZE
 	}, {
 		/* DRAM2 */
 		.virt = 0x100000000UL,
 		.phys = 0x100000000UL,
-		.size = 0x040000000UL,
+		.size = PHYS_SDRAM_2_SIZE,
 		.attrs = PTE_BLOCK_MEMTYPE(MT_NORMAL) |
 			 PTE_BLOCK_OUTER_SHARE
+#endif
 	}, {
 		/* List terminator */
 		0,
@@ -134,6 +136,20 @@ static struct mm_region imx8m_mem_map[] = {
 
 struct mm_region *mem_map = imx8m_mem_map;
 
+void enable_caches(void)
+{
+	/*
+	 * If OPTEE runs, remove OPTEE memory from MMU table to
+	 * avoid speculative prefetch. OPTEE runs at the top of
+	 * the first memory bank
+	 */
+	if (rom_pointer[1])
+		imx8m_mem_map[5].size -= rom_pointer[1];
+
+	icache_enable();
+	dcache_enable();
+}
+
 static u32 get_cpu_variant_type(u32 type)
 {
 	struct ocotp_regs *ocotp = (struct ocotp_regs *)OCOTP_BASE_ADDR;
-- 
2.16.4

^ permalink raw reply related	[flat|nested] 75+ messages in thread

* [U-Boot] [PATCH V2 23/51] imx8m: set BYPASS ID SWAP to avoid AXI bus errors
  2019-07-08  1:38 [U-Boot] [PATCH V2 00/51] Support i.MX8MM/N Peng Fan
                   ` (21 preceding siblings ...)
  2019-07-08  1:39 ` [U-Boot] [PATCH V2 22/51] imx8m: Fix MMU table issue for OPTEE memory Peng Fan
@ 2019-07-08  1:39 ` Peng Fan
  2019-07-08  1:39 ` [U-Boot] [PATCH V2 24/51] imx8m: Configure trustzone region 0 for non-secure access Peng Fan
                   ` (28 subsequent siblings)
  51 siblings, 0 replies; 75+ messages in thread
From: Peng Fan @ 2019-07-08  1:39 UTC (permalink / raw)
  To: u-boot

set the BYPASS ID SWAP bit (GPR10 bit 1) in order for GPU not to
generated AXI bus errors with TZC380 enabled.

Signed-off-by: Peng Fan <peng.fan@nxp.com>
---
 arch/arm/mach-imx/imx8m/soc.c | 2 ++
 1 file changed, 2 insertions(+)

diff --git a/arch/arm/mach-imx/imx8m/soc.c b/arch/arm/mach-imx/imx8m/soc.c
index 5bbc3f4f1d..9a90383f51 100644
--- a/arch/arm/mach-imx/imx8m/soc.c
+++ b/arch/arm/mach-imx/imx8m/soc.c
@@ -59,6 +59,8 @@ void enable_tzc380(void)
 	/* Enable TZASC and lock setting */
 	setbits_le32(&gpr->gpr[10], GPR_TZASC_EN);
 	setbits_le32(&gpr->gpr[10], GPR_TZASC_EN_LOCK);
+	if (IS_ENABLED(CONFIG_IMX8MM))
+		setbits_le32(&gpr->gpr[10], BIT(1));
 }
 
 void set_wdog_reset(struct wdog_regs *wdog)
-- 
2.16.4

^ permalink raw reply related	[flat|nested] 75+ messages in thread

* [U-Boot] [PATCH V2 24/51] imx8m: Configure trustzone region 0 for non-secure access
  2019-07-08  1:38 [U-Boot] [PATCH V2 00/51] Support i.MX8MM/N Peng Fan
                   ` (22 preceding siblings ...)
  2019-07-08  1:39 ` [U-Boot] [PATCH V2 23/51] imx8m: set BYPASS ID SWAP to avoid AXI bus errors Peng Fan
@ 2019-07-08  1:39 ` Peng Fan
  2019-07-08  1:39 ` [U-Boot] [PATCH V2 25/51] imx8m: soc: enable SCTR clock before timer init Peng Fan
                   ` (27 subsequent siblings)
  51 siblings, 0 replies; 75+ messages in thread
From: Peng Fan @ 2019-07-08  1:39 UTC (permalink / raw)
  To: u-boot

From: Ye Li <ye.li@nxp.com>

Set trustzone region 0 to allow both non-secure and secure access
when trust zone is enabled. We found USB controller fails to access
DDR if the default region 0 is secure access only.

Signed-off-by: Ye Li <ye.li@nxp.com>
Signed-off-by: Peng Fan <peng.fan@nxp.com>
---
 arch/arm/mach-imx/imx8m/soc.c | 6 ++++++
 1 file changed, 6 insertions(+)

diff --git a/arch/arm/mach-imx/imx8m/soc.c b/arch/arm/mach-imx/imx8m/soc.c
index 9a90383f51..5b7300087d 100644
--- a/arch/arm/mach-imx/imx8m/soc.c
+++ b/arch/arm/mach-imx/imx8m/soc.c
@@ -61,6 +61,12 @@ void enable_tzc380(void)
 	setbits_le32(&gpr->gpr[10], GPR_TZASC_EN_LOCK);
 	if (IS_ENABLED(CONFIG_IMX8MM))
 		setbits_le32(&gpr->gpr[10], BIT(1));
+	/*
+	 * set Region 0 attribute to allow secure and non-secure
+	 * read/write permission. Found some masters like usb dwc3
+	 * controllers can't work with secure memory.
+	 */
+	writel(0xf0000000, TZASC_BASE_ADDR + 0x108);
 }
 
 void set_wdog_reset(struct wdog_regs *wdog)
-- 
2.16.4

^ permalink raw reply related	[flat|nested] 75+ messages in thread

* [U-Boot] [PATCH V2 25/51] imx8m: soc: enable SCTR clock before timer init
  2019-07-08  1:38 [U-Boot] [PATCH V2 00/51] Support i.MX8MM/N Peng Fan
                   ` (23 preceding siblings ...)
  2019-07-08  1:39 ` [U-Boot] [PATCH V2 24/51] imx8m: Configure trustzone region 0 for non-secure access Peng Fan
@ 2019-07-08  1:39 ` Peng Fan
  2019-07-08  1:39 ` [U-Boot] [PATCH V2 26/51] serial: Kconfig: make MXC_UART usable for MX7 and IMX8M Peng Fan
                   ` (26 subsequent siblings)
  51 siblings, 0 replies; 75+ messages in thread
From: Peng Fan @ 2019-07-08  1:39 UTC (permalink / raw)
  To: u-boot

To i.MX8MM SCTR clock is disabled by ROM, so before timer init
need to enable it.
To i.MX8MQ, it does not hurt the clock is enabled again.

Signed-off-by: Peng Fan <peng.fan@nxp.com>
---
 arch/arm/mach-imx/imx8m/soc.c | 6 ++++++
 1 file changed, 6 insertions(+)

diff --git a/arch/arm/mach-imx/imx8m/soc.c b/arch/arm/mach-imx/imx8m/soc.c
index 5b7300087d..c4d842f097 100644
--- a/arch/arm/mach-imx/imx8m/soc.c
+++ b/arch/arm/mach-imx/imx8m/soc.c
@@ -235,6 +235,12 @@ static void imx_set_wdog_powerdown(bool enable)
 int arch_cpu_init(void)
 {
 	struct ocotp_regs *ocotp = (struct ocotp_regs *)OCOTP_BASE_ADDR;
+	/*
+	 * ROM might disable clock for SCTR,
+	 * enable the clock before timer_init.
+	 */
+	if (IS_ENABLED(CONFIG_SPL_BUILD))
+		clock_enable(CCGR_SCTR, 1);
 	/*
 	 * Init timer at very early state, because sscg pll setting
 	 * will use it
-- 
2.16.4

^ permalink raw reply related	[flat|nested] 75+ messages in thread

* [U-Boot] [PATCH V2 26/51] serial: Kconfig: make MXC_UART usable for MX7 and IMX8M
  2019-07-08  1:38 [U-Boot] [PATCH V2 00/51] Support i.MX8MM/N Peng Fan
                   ` (24 preceding siblings ...)
  2019-07-08  1:39 ` [U-Boot] [PATCH V2 25/51] imx8m: soc: enable SCTR clock before timer init Peng Fan
@ 2019-07-08  1:39 ` Peng Fan
  2019-07-08  1:39 ` [U-Boot] [PATCH V2 27/51] clk: imx: add Kconfig entry for i.MX8MM Peng Fan
                   ` (25 subsequent siblings)
  51 siblings, 0 replies; 75+ messages in thread
From: Peng Fan @ 2019-07-08  1:39 UTC (permalink / raw)
  To: u-boot

i.MX7 and i.MX8M use mxc uart driver, so let's make the SoC could
use MXC_UART kconfig.

Signed-off-by: Peng Fan <peng.fan@nxp.com>
---
 drivers/serial/Kconfig | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/drivers/serial/Kconfig b/drivers/serial/Kconfig
index 8a447fd6e3..e5657979ff 100644
--- a/drivers/serial/Kconfig
+++ b/drivers/serial/Kconfig
@@ -569,7 +569,7 @@ config MCFUART
 
 config MXC_UART
 	bool "IMX serial port support"
-	depends on MX5 || MX6
+	depends on MX5 || MX6 || MX7 || IMX8M
 	help
 	  If you have a machine based on a Motorola IMX CPU you
 	  can enable its onboard serial port by enabling this option.
-- 
2.16.4

^ permalink raw reply related	[flat|nested] 75+ messages in thread

* [U-Boot] [PATCH V2 27/51] clk: imx: add Kconfig entry for i.MX8MM
  2019-07-08  1:38 [U-Boot] [PATCH V2 00/51] Support i.MX8MM/N Peng Fan
                   ` (25 preceding siblings ...)
  2019-07-08  1:39 ` [U-Boot] [PATCH V2 26/51] serial: Kconfig: make MXC_UART usable for MX7 and IMX8M Peng Fan
@ 2019-07-08  1:39 ` Peng Fan
  2019-07-08  1:39 ` [U-Boot] [PATCH V2 28/51] clk: imx: add i.MX8MM clk driver Peng Fan
                   ` (24 subsequent siblings)
  51 siblings, 0 replies; 75+ messages in thread
From: Peng Fan @ 2019-07-08  1:39 UTC (permalink / raw)
  To: u-boot

Add Kconfig entry for i.MX8MM

Signed-off-by: Peng Fan <peng.fan@nxp.com>
---
 drivers/clk/imx/Kconfig | 7 +++++++
 1 file changed, 7 insertions(+)

diff --git a/drivers/clk/imx/Kconfig b/drivers/clk/imx/Kconfig
index a6fb58d6cf..07ecad0a72 100644
--- a/drivers/clk/imx/Kconfig
+++ b/drivers/clk/imx/Kconfig
@@ -4,3 +4,10 @@ config CLK_IMX8
 	select CLK
 	help
 	  This enables support clock driver for i.MX8 platforms.
+
+config CLK_IMX8MM
+	bool "Clock support for i.MX8MM"
+	depends on IMX8MM
+	select CLK
+	help
+	  This enables support clock driver for i.MX8 platforms.
-- 
2.16.4

^ permalink raw reply related	[flat|nested] 75+ messages in thread

* [U-Boot] [PATCH V2 28/51] clk: imx: add i.MX8MM clk driver
  2019-07-08  1:38 [U-Boot] [PATCH V2 00/51] Support i.MX8MM/N Peng Fan
                   ` (26 preceding siblings ...)
  2019-07-08  1:39 ` [U-Boot] [PATCH V2 27/51] clk: imx: add Kconfig entry for i.MX8MM Peng Fan
@ 2019-07-08  1:39 ` Peng Fan
  2019-07-10 14:22   ` Schrempf Frieder
  2019-07-08  1:39 ` [U-Boot] [PATCH V2 29/51] imx: add i.MX8MM EVK board support Peng Fan
                   ` (23 subsequent siblings)
  51 siblings, 1 reply; 75+ messages in thread
From: Peng Fan @ 2019-07-08  1:39 UTC (permalink / raw)
  To: u-boot

Add i.MX8MM clk driver support.

Signed-off-by: Peng Fan <peng.fan@nxp.com>
---
 arch/arm/mach-imx/imx8m/clock_imx8mm.c | 203 +++++++++++++++++----------------
 drivers/clk/imx/Makefile               |   1 +
 drivers/clk/imx/clk-imx8mm.c           | 106 +++++++++++++++++
 3 files changed, 211 insertions(+), 99 deletions(-)
 create mode 100644 drivers/clk/imx/clk-imx8mm.c

diff --git a/arch/arm/mach-imx/imx8m/clock_imx8mm.c b/arch/arm/mach-imx/imx8m/clock_imx8mm.c
index 07399023d5..541561f276 100644
--- a/arch/arm/mach-imx/imx8m/clock_imx8mm.c
+++ b/arch/arm/mach-imx/imx8m/clock_imx8mm.c
@@ -119,6 +119,110 @@ void init_wdog_clk(void)
 	clock_enable(CCGR_WDOG3, 1);
 }
 
+static int intpll_configure(enum pll_clocks pll, ulong freq)
+{
+	void __iomem *pll_gnrl_ctl, __iomem *pll_div_ctl;
+	u32 pll_div_ctl_val, pll_clke_masks;
+
+	switch (pll) {
+	case ANATOP_SYSTEM_PLL1:
+		pll_gnrl_ctl = &ana_pll->sys_pll1_gnrl_ctl;
+		pll_div_ctl = &ana_pll->sys_pll1_div_ctl;
+		pll_clke_masks = INTPLL_DIV20_CLKE_MASK |
+			INTPLL_DIV10_CLKE_MASK | INTPLL_DIV8_CLKE_MASK |
+			INTPLL_DIV6_CLKE_MASK | INTPLL_DIV5_CLKE_MASK |
+			INTPLL_DIV4_CLKE_MASK | INTPLL_DIV3_CLKE_MASK |
+			INTPLL_DIV2_CLKE_MASK | INTPLL_CLKE_MASK;
+		break;
+	case ANATOP_SYSTEM_PLL2:
+		pll_gnrl_ctl = &ana_pll->sys_pll2_gnrl_ctl;
+		pll_div_ctl = &ana_pll->sys_pll2_div_ctl;
+		pll_clke_masks = INTPLL_DIV20_CLKE_MASK |
+			INTPLL_DIV10_CLKE_MASK | INTPLL_DIV8_CLKE_MASK |
+			INTPLL_DIV6_CLKE_MASK | INTPLL_DIV5_CLKE_MASK |
+			INTPLL_DIV4_CLKE_MASK | INTPLL_DIV3_CLKE_MASK |
+			INTPLL_DIV2_CLKE_MASK | INTPLL_CLKE_MASK;
+		break;
+	case ANATOP_SYSTEM_PLL3:
+		pll_gnrl_ctl = &ana_pll->sys_pll3_gnrl_ctl;
+		pll_div_ctl = &ana_pll->sys_pll3_div_ctl;
+		pll_clke_masks = INTPLL_CLKE_MASK;
+		break;
+	case ANATOP_ARM_PLL:
+		pll_gnrl_ctl = &ana_pll->arm_pll_gnrl_ctl;
+		pll_div_ctl = &ana_pll->arm_pll_div_ctl;
+		pll_clke_masks = INTPLL_CLKE_MASK;
+		break;
+	case ANATOP_GPU_PLL:
+		pll_gnrl_ctl = &ana_pll->gpu_pll_gnrl_ctl;
+		pll_div_ctl = &ana_pll->gpu_pll_div_ctl;
+		pll_clke_masks = INTPLL_CLKE_MASK;
+		break;
+	case ANATOP_VPU_PLL:
+		pll_gnrl_ctl = &ana_pll->vpu_pll_gnrl_ctl;
+		pll_div_ctl = &ana_pll->vpu_pll_div_ctl;
+		pll_clke_masks = INTPLL_CLKE_MASK;
+		break;
+	default:
+		return -EINVAL;
+	};
+
+	switch (freq) {
+	case MHZ(600):
+		/* 24 * 0x12c / 3 / 2 ^ 2 */
+		pll_div_ctl_val = INTPLL_MAIN_DIV_VAL(0x12c) |
+			INTPLL_PRE_DIV_VAL(3) | INTPLL_POST_DIV_VAL(2);
+		break;
+	case MHZ(750):
+		/* 24 * 0xfa / 2 / 2 ^ 2 */
+		pll_div_ctl_val = INTPLL_MAIN_DIV_VAL(0xfa) |
+			INTPLL_PRE_DIV_VAL(2) | INTPLL_POST_DIV_VAL(2);
+		break;
+	case MHZ(800):
+		/* 24 * 0x190 / 3 / 2 ^ 2 */
+		pll_div_ctl_val = INTPLL_MAIN_DIV_VAL(0x190) |
+			INTPLL_PRE_DIV_VAL(3) | INTPLL_POST_DIV_VAL(2);
+		break;
+	case MHZ(1000):
+		/* 24 * 0xfa / 3 / 2 ^ 1 */
+		pll_div_ctl_val = INTPLL_MAIN_DIV_VAL(0xfa) |
+			INTPLL_PRE_DIV_VAL(3) | INTPLL_POST_DIV_VAL(1);
+		break;
+	case MHZ(1200):
+		/* 24 * 0xc8 / 2 / 2 ^ 1 */
+		pll_div_ctl_val = INTPLL_MAIN_DIV_VAL(0xc8) |
+			INTPLL_PRE_DIV_VAL(2) | INTPLL_POST_DIV_VAL(1);
+		break;
+	case MHZ(2000):
+		/* 24 * 0xfa / 3 / 2 ^ 0 */
+		pll_div_ctl_val = INTPLL_MAIN_DIV_VAL(0xfa) |
+			INTPLL_PRE_DIV_VAL(3) | INTPLL_POST_DIV_VAL(0);
+		break;
+	default:
+		return -EINVAL;
+	};
+	/* Bypass clock and set lock to pll output lock */
+	setbits_le32(pll_gnrl_ctl, INTPLL_BYPASS_MASK |
+		     INTPLL_LOCK_SEL_MASK);
+	/* Enable reset */
+	clrbits_le32(pll_gnrl_ctl, INTPLL_RST_MASK);
+	/* Configure */
+	writel(pll_div_ctl_val, pll_div_ctl);
+
+	__udelay(100);
+
+	/* Disable reset */
+	setbits_le32(pll_gnrl_ctl, INTPLL_RST_MASK);
+	/* Wait Lock */
+	while (!(readl(pll_gnrl_ctl) & INTPLL_LOCK_MASK))
+		;
+	/* Clear bypass */
+	clrbits_le32(pll_gnrl_ctl, INTPLL_BYPASS_MASK);
+	setbits_le32(pll_gnrl_ctl, pll_clke_masks);
+
+	return 0;
+}
+
 int clock_init(void)
 {
 	u32 val_cfg0;
@@ -467,105 +571,6 @@ int fracpll_configure(enum pll_clocks pll, u32 freq)
 	return 0;
 }
 
-int intpll_configure(enum pll_clocks pll, ulong freq)
-{
-	void __iomem *pll_gnrl_ctl, __iomem *pll_div_ctl;
-	u32 pll_div_ctl_val, pll_clke_masks;
-
-	switch (pll) {
-	case ANATOP_SYSTEM_PLL1:
-		pll_gnrl_ctl = &ana_pll->sys_pll1_gnrl_ctl;
-		pll_div_ctl = &ana_pll->sys_pll1_div_ctl;
-		pll_clke_masks = INTPLL_DIV20_CLKE_MASK |
-			INTPLL_DIV10_CLKE_MASK | INTPLL_DIV8_CLKE_MASK |
-			INTPLL_DIV6_CLKE_MASK | INTPLL_DIV5_CLKE_MASK |
-			INTPLL_DIV4_CLKE_MASK | INTPLL_DIV3_CLKE_MASK |
-			INTPLL_DIV2_CLKE_MASK | INTPLL_CLKE_MASK;
-		break;
-	case ANATOP_SYSTEM_PLL2:
-		pll_gnrl_ctl = &ana_pll->sys_pll2_gnrl_ctl;
-		pll_div_ctl = &ana_pll->sys_pll2_div_ctl;
-		pll_clke_masks = INTPLL_DIV20_CLKE_MASK |
-			INTPLL_DIV10_CLKE_MASK | INTPLL_DIV8_CLKE_MASK |
-			INTPLL_DIV6_CLKE_MASK | INTPLL_DIV5_CLKE_MASK |
-			INTPLL_DIV4_CLKE_MASK | INTPLL_DIV3_CLKE_MASK |
-			INTPLL_DIV2_CLKE_MASK | INTPLL_CLKE_MASK;
-		break;
-	case ANATOP_SYSTEM_PLL3:
-		pll_gnrl_ctl = &ana_pll->sys_pll3_gnrl_ctl;
-		pll_div_ctl = &ana_pll->sys_pll3_div_ctl;
-		pll_clke_masks = INTPLL_CLKE_MASK;
-		break;
-	case ANATOP_ARM_PLL:
-		pll_gnrl_ctl = &ana_pll->arm_pll_gnrl_ctl;
-		pll_div_ctl = &ana_pll->arm_pll_div_ctl;
-		pll_clke_masks = INTPLL_CLKE_MASK;
-		break;
-	case ANATOP_GPU_PLL:
-		pll_gnrl_ctl = &ana_pll->gpu_pll_gnrl_ctl;
-		pll_div_ctl = &ana_pll->gpu_pll_div_ctl;
-		pll_clke_masks = INTPLL_CLKE_MASK;
-		break;
-	case ANATOP_VPU_PLL:
-		pll_gnrl_ctl = &ana_pll->vpu_pll_gnrl_ctl;
-		pll_div_ctl = &ana_pll->vpu_pll_div_ctl;
-		pll_clke_masks = INTPLL_CLKE_MASK;
-		break;
-	default:
-		return -EINVAL;
-	};
-
-	switch (freq) {
-	case MHZ(750):
-		/* 24 * 0xfa / 2 / 2 ^ 2 */
-		pll_div_ctl_val = INTPLL_MAIN_DIV_VAL(0xfa) |
-			INTPLL_PRE_DIV_VAL(2) | INTPLL_POST_DIV_VAL(2);
-		break;
-	case MHZ(800):
-		/* 24 * 0x190 / 3 / 2 ^ 2 */
-		pll_div_ctl_val = INTPLL_MAIN_DIV_VAL(0x190) |
-			INTPLL_PRE_DIV_VAL(3) | INTPLL_POST_DIV_VAL(2);
-		break;
-	case MHZ(1000):
-		/* 24 * 0xfa / 3 / 2 ^ 1 */
-		pll_div_ctl_val = INTPLL_MAIN_DIV_VAL(0xfa) |
-			INTPLL_PRE_DIV_VAL(3) | INTPLL_POST_DIV_VAL(1);
-		break;
-	case MHZ(1200):
-		/* 24 * 0xc8 / 2 / 2 ^ 1 */
-		pll_div_ctl_val = INTPLL_MAIN_DIV_VAL(0xc8) |
-			INTPLL_PRE_DIV_VAL(2) | INTPLL_POST_DIV_VAL(1);
-		break;
-	case MHZ(2000):
-		/* 24 * 0xfa / 3 / 2 ^ 0 */
-		pll_div_ctl_val = INTPLL_MAIN_DIV_VAL(0xfa) |
-			INTPLL_PRE_DIV_VAL(3) | INTPLL_POST_DIV_VAL(0);
-		break;
-	default:
-		return -EINVAL;
-	};
-	/* Bypass clock and set lock to pll output lock */
-	setbits_le32(pll_gnrl_ctl, INTPLL_BYPASS_MASK |
-		     INTPLL_LOCK_SEL_MASK);
-	/* Enable reset */
-	clrbits_le32(pll_gnrl_ctl, INTPLL_RST_MASK);
-	/* Configure */
-	writel(pll_div_ctl_val, pll_div_ctl);
-
-	__udelay(100);
-
-	/* Disable reset */
-	setbits_le32(pll_gnrl_ctl, INTPLL_RST_MASK);
-	/* Wait Lock */
-	while (!(readl(pll_gnrl_ctl) & INTPLL_LOCK_MASK))
-		;
-	/* Clear bypass */
-	clrbits_le32(pll_gnrl_ctl, INTPLL_BYPASS_MASK);
-	setbits_le32(pll_gnrl_ctl, pll_clke_masks);
-
-	return 0;
-}
-
 u32 get_root_src_clk(enum clk_root_src root_src)
 {
 	switch (root_src) {
diff --git a/drivers/clk/imx/Makefile b/drivers/clk/imx/Makefile
index eb379c188a..b55566f2e9 100644
--- a/drivers/clk/imx/Makefile
+++ b/drivers/clk/imx/Makefile
@@ -8,3 +8,4 @@ ifdef CONFIG_CLK_IMX8
 obj-$(CONFIG_IMX8QXP) += clk-imx8qxp.o
 obj-$(CONFIG_IMX8QM) += clk-imx8qm.o
 endif
+obj-$(CONFIG_CLK_IMX8MM) += clk-imx8mm.o
diff --git a/drivers/clk/imx/clk-imx8mm.c b/drivers/clk/imx/clk-imx8mm.c
new file mode 100644
index 0000000000..1e0669494f
--- /dev/null
+++ b/drivers/clk/imx/clk-imx8mm.c
@@ -0,0 +1,106 @@
+// SPDX-License-Identifier: GPL-2.0
+/*
+ * Copyright 2019 NXP
+ * Peng Fan <peng.fan@nxp.com>
+ */
+
+#include <common.h>
+#include <clk-uclass.h>
+#include <dm.h>
+#include <asm/arch/clock.h>
+#include <dt-bindings/clock/imx8mm-clock.h>
+
+static ulong imx8mm_clk_get_rate(struct clk *clk)
+{
+	debug("%s(#%lu)\n", __func__, clk->id);
+
+	switch (clk->id) {
+	case IMX8MM_CLK_USDHC1_ROOT:
+		return get_root_clk(USDHC1_CLK_ROOT);
+	case IMX8MM_CLK_USDHC2_ROOT:
+		return get_root_clk(USDHC2_CLK_ROOT);
+	case IMX8MM_CLK_USDHC3_ROOT:
+		return get_root_clk(USDHC3_CLK_ROOT);
+	case IMX8MM_CLK_I2C1:
+		return get_root_clk(I2C1_CLK_ROOT);
+	case IMX8MM_CLK_I2C2:
+		return get_root_clk(I2C2_CLK_ROOT);
+	case IMX8MM_CLK_I2C3:
+		return get_root_clk(I2C3_CLK_ROOT);
+	case IMX8MM_CLK_I2C4:
+		return get_root_clk(I2C4_CLK_ROOT);
+	}
+
+	return 0;
+}
+
+static int __imx8mm_clk_enable(struct clk *clk, bool enable)
+{
+	switch (clk->id) {
+	case IMX8MM_CLK_USDHC1_ROOT:
+		return clock_enable(CCGR_USDHC1, enable);
+	case IMX8MM_CLK_USDHC2_ROOT:
+		return clock_enable(CCGR_USDHC2, enable);
+	case IMX8MM_CLK_USDHC3_ROOT:
+		return clock_enable(CCGR_USDHC3, enable);
+	case IMX8MM_CLK_I2C1:
+		return clock_enable(CCGR_I2C1, enable);
+	case IMX8MM_CLK_I2C2:
+		return clock_enable(CCGR_I2C2, enable);
+	case IMX8MM_CLK_I2C3:
+		return clock_enable(CCGR_I2C3, enable);
+	case IMX8MM_CLK_I2C4:
+		return clock_enable(CCGR_I2C4, enable);
+	}
+
+	return -EINVAL;
+}
+
+static int imx8mm_clk_disable(struct clk *clk)
+{
+	debug("%s(#%lu)\n", __func__, clk->id);
+
+	return __imx8mm_clk_enable(clk, false);
+}
+
+static int imx8mm_clk_enable(struct clk *clk)
+{
+	debug("%s(#%lu)\n", __func__, clk->id);
+
+	return __imx8mm_clk_enable(clk, true);
+}
+
+static ulong imx8mm_clk_set_rate(struct clk *clk, unsigned long rate)
+{
+	debug("%s(#%lu)\n", __func__, clk->id);
+
+	/* TODO: */
+
+	return imx8mm_clk_get_rate(clk);
+}
+
+static struct clk_ops imx8mm_clk_ops = {
+	.set_rate = imx8mm_clk_set_rate,
+	.get_rate = imx8mm_clk_get_rate,
+	.enable = imx8mm_clk_enable,
+	.disable = imx8mm_clk_disable,
+};
+
+static int imx8mm_clk_probe(struct udevice *dev)
+{
+	return 0;
+}
+
+static const struct udevice_id imx8mm_clk_ids[] = {
+	{ .compatible = "fsl,imx8mm-ccm" },
+	{ },
+};
+
+U_BOOT_DRIVER(imx8mm_clk) = {
+	.name = "clk_imx8mm",
+	.id = UCLASS_CLK,
+	.of_match = imx8mm_clk_ids,
+	.ops = &imx8mm_clk_ops,
+	.probe = imx8mm_clk_probe,
+	.flags = DM_FLAG_PRE_RELOC,
+};
-- 
2.16.4

^ permalink raw reply related	[flat|nested] 75+ messages in thread

* [U-Boot] [PATCH V2 29/51] imx: add i.MX8MM EVK board support
  2019-07-08  1:38 [U-Boot] [PATCH V2 00/51] Support i.MX8MM/N Peng Fan
                   ` (27 preceding siblings ...)
  2019-07-08  1:39 ` [U-Boot] [PATCH V2 28/51] clk: imx: add i.MX8MM clk driver Peng Fan
@ 2019-07-08  1:39 ` Peng Fan
  2019-07-08  1:39 ` [U-Boot] [PATCH V2 30/51] ddr: imx8m: Fix ddr4 driver build issue Peng Fan
                   ` (22 subsequent siblings)
  51 siblings, 0 replies; 75+ messages in thread
From: Peng Fan @ 2019-07-08  1:39 UTC (permalink / raw)
  To: u-boot

Add i.MX8MM EVK board support.

Add board and SoC dts
Add ddr training code
support SD/MMC/GPIO/PINCTRL/UART

Signed-off-by: Peng Fan <peng.fan@nxp.com>
---
 arch/arm/dts/Makefile                      |    3 +-
 arch/arm/dts/imx8mm-evk-u-boot.dtsi        |   92 ++
 arch/arm/dts/imx8mm-evk.dts                |  235 ++++
 arch/arm/dts/imx8mm-pinfunc.h              |  629 +++++++++
 arch/arm/dts/imx8mm.dtsi                   |  733 ++++++++++
 arch/arm/mach-imx/imx8m/Kconfig            |    7 +
 board/freescale/imx8mm_evk/Kconfig         |   12 +
 board/freescale/imx8mm_evk/MAINTAINERS     |    6 +
 board/freescale/imx8mm_evk/Makefile        |   12 +
 board/freescale/imx8mm_evk/imx8mm_evk.c    |   90 ++
 board/freescale/imx8mm_evk/lpddr4_timing.c | 1980 ++++++++++++++++++++++++++++
 board/freescale/imx8mm_evk/spl.c           |  216 +++
 configs/imx8mm_evk_defconfig               |   51 +
 include/configs/imx8mm_evk.h               |  200 +++
 14 files changed, 4265 insertions(+), 1 deletion(-)
 create mode 100644 arch/arm/dts/imx8mm-evk-u-boot.dtsi
 create mode 100644 arch/arm/dts/imx8mm-evk.dts
 create mode 100644 arch/arm/dts/imx8mm-pinfunc.h
 create mode 100644 arch/arm/dts/imx8mm.dtsi
 create mode 100644 board/freescale/imx8mm_evk/Kconfig
 create mode 100644 board/freescale/imx8mm_evk/MAINTAINERS
 create mode 100644 board/freescale/imx8mm_evk/Makefile
 create mode 100644 board/freescale/imx8mm_evk/imx8mm_evk.c
 create mode 100644 board/freescale/imx8mm_evk/lpddr4_timing.c
 create mode 100644 board/freescale/imx8mm_evk/spl.c
 create mode 100644 configs/imx8mm_evk_defconfig
 create mode 100644 include/configs/imx8mm_evk.h

diff --git a/arch/arm/dts/Makefile b/arch/arm/dts/Makefile
index 68f17c1e22..8b7822cd99 100644
--- a/arch/arm/dts/Makefile
+++ b/arch/arm/dts/Makefile
@@ -616,7 +616,8 @@ dtb-$(CONFIG_ARCH_IMX8) += \
 	fsl-imx8qxp-colibri.dtb \
 	fsl-imx8qxp-mek.dtb
 
-dtb-$(CONFIG_ARCH_IMX8M) += fsl-imx8mq-evk.dtb
+dtb-$(CONFIG_ARCH_IMX8M) += fsl-imx8mq-evk.dtb \
+	imx8mm-evk.dtb
 
 dtb-$(CONFIG_RCAR_GEN2) += \
 	r8a7790-lager-u-boot.dtb \
diff --git a/arch/arm/dts/imx8mm-evk-u-boot.dtsi b/arch/arm/dts/imx8mm-evk-u-boot.dtsi
new file mode 100644
index 0000000000..1095d36e31
--- /dev/null
+++ b/arch/arm/dts/imx8mm-evk-u-boot.dtsi
@@ -0,0 +1,92 @@
+// SPDX-License-Identifier: GPL-2.0+
+/*
+ * Copyright 2019 NXP
+ */
+
+&{/soc} {
+	u-boot,dm-pre-reloc;
+	u-boot,dm-spl;
+};
+
+&clk {
+	u-boot,dm-spl;
+	u-boot,dm-pre-reloc;
+};
+
+&osc_24m {
+	u-boot,dm-spl;
+	u-boot,dm-pre-reloc;
+};
+
+&aips1 {
+	u-boot,dm-spl;
+	u-boot,dm-pre-reloc;
+};
+
+&aips2 {
+	u-boot,dm-spl;
+};
+
+&aips3 {
+	u-boot,dm-spl;
+};
+
+&iomuxc {
+	u-boot,dm-spl;
+};
+
+&pinctrl_reg_usdhc2_vmmc {
+	u-boot,dm-spl;
+};
+
+&pinctrl_uart2 {
+	u-boot,dm-spl;
+};
+
+&pinctrl_usdhc2_gpio {
+	u-boot,dm-spl;
+};
+
+&pinctrl_usdhc2 {
+	u-boot,dm-spl;
+};
+
+&pinctrl_usdhc3 {
+	u-boot,dm-spl;
+};
+
+&gpio1 {
+	u-boot,dm-spl;
+};
+
+&gpio2 {
+	u-boot,dm-spl;
+};
+
+&gpio3 {
+	u-boot,dm-spl;
+};
+
+&gpio4 {
+	u-boot,dm-spl;
+};
+
+&gpio5 {
+	u-boot,dm-spl;
+};
+
+&uart2 {
+	u-boot,dm-spl;
+};
+
+&usdhc1 {
+	u-boot,dm-spl;
+};
+
+&usdhc2 {
+	u-boot,dm-spl;
+};
+
+&usdhc3 {
+	u-boot,dm-spl;
+};
diff --git a/arch/arm/dts/imx8mm-evk.dts b/arch/arm/dts/imx8mm-evk.dts
new file mode 100644
index 0000000000..2d5d89475b
--- /dev/null
+++ b/arch/arm/dts/imx8mm-evk.dts
@@ -0,0 +1,235 @@
+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
+/*
+ * Copyright 2019 NXP
+ */
+
+/dts-v1/;
+
+#include "imx8mm.dtsi"
+
+/ {
+	model = "FSL i.MX8MM EVK board";
+	compatible = "fsl,imx8mm-evk", "fsl,imx8mm";
+
+	chosen {
+		stdout-path = &uart2;
+	};
+
+	leds {
+		compatible = "gpio-leds";
+		pinctrl-names = "default";
+		pinctrl-0 = <&pinctrl_gpio_led>;
+
+		status {
+			label = "status";
+			gpios = <&gpio3 16 GPIO_ACTIVE_HIGH>;
+			default-state = "on";
+		};
+	};
+
+	reg_usdhc2_vmmc: regulator-usdhc2 {
+		compatible = "regulator-fixed";
+		pinctrl-names = "default";
+		pinctrl-0 = <&pinctrl_reg_usdhc2_vmmc>;
+		regulator-name = "VSD_3V3";
+		regulator-min-microvolt = <3300000>;
+		regulator-max-microvolt = <3300000>;
+		gpio = <&gpio2 19 GPIO_ACTIVE_HIGH>;
+		enable-active-high;
+	};
+};
+
+&fec1 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_fec1>;
+	phy-mode = "rgmii-id";
+	phy-handle = <&ethphy0>;
+	fsl,magic-packet;
+	status = "okay";
+
+	mdio {
+		#address-cells = <1>;
+		#size-cells = <0>;
+
+		ethphy0: ethernet-phy at 0 {
+			compatible = "ethernet-phy-ieee802.3-c22";
+			reg = <0>;
+			at803x,led-act-blind-workaround;
+			at803x,eee-okay;
+			at803x,vddio-1p8v;
+		};
+	};
+};
+
+&uart2 { /* console */
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_uart2>;
+	status = "okay";
+};
+
+&usdhc2 {
+	pinctrl-names = "default", "state_100mhz", "state_200mhz";
+	pinctrl-0 = <&pinctrl_usdhc2>, <&pinctrl_usdhc2_gpio>;
+	pinctrl-1 = <&pinctrl_usdhc2_100mhz>, <&pinctrl_usdhc2_gpio>;
+	pinctrl-2 = <&pinctrl_usdhc2_200mhz>, <&pinctrl_usdhc2_gpio>;
+	cd-gpios = <&gpio1 15 GPIO_ACTIVE_LOW>;
+	bus-width = <4>;
+	vmmc-supply = <&reg_usdhc2_vmmc>;
+	status = "okay";
+};
+
+&usdhc3 {
+	pinctrl-names = "default", "state_100mhz", "state_200mhz";
+	pinctrl-0 = <&pinctrl_usdhc3>;
+	pinctrl-1 = <&pinctrl_usdhc3_100mhz>;
+	pinctrl-2 = <&pinctrl_usdhc3_200mhz>;
+	bus-width = <8>;
+	non-removable;
+	status = "okay";
+};
+
+&wdog1 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_wdog>;
+	fsl,ext-reset-output;
+	status = "okay";
+};
+
+&iomuxc {
+	pinctrl-names = "default";
+
+	pinctrl_fec1: fec1grp {
+		fsl,pins = <
+			MX8MM_IOMUXC_ENET_MDC_ENET1_MDC			0x3
+			MX8MM_IOMUXC_ENET_MDIO_ENET1_MDIO		0x3
+			MX8MM_IOMUXC_ENET_TD3_ENET1_RGMII_TD3		0x1f
+			MX8MM_IOMUXC_ENET_TD2_ENET1_RGMII_TD2		0x1f
+			MX8MM_IOMUXC_ENET_TD1_ENET1_RGMII_TD1		0x1f
+			MX8MM_IOMUXC_ENET_TD0_ENET1_RGMII_TD0		0x1f
+			MX8MM_IOMUXC_ENET_RD3_ENET1_RGMII_RD3		0x91
+			MX8MM_IOMUXC_ENET_RD2_ENET1_RGMII_RD2		0x91
+			MX8MM_IOMUXC_ENET_RD1_ENET1_RGMII_RD1		0x91
+			MX8MM_IOMUXC_ENET_RD0_ENET1_RGMII_RD0		0x91
+			MX8MM_IOMUXC_ENET_TXC_ENET1_RGMII_TXC		0x1f
+			MX8MM_IOMUXC_ENET_RXC_ENET1_RGMII_RXC		0x91
+			MX8MM_IOMUXC_ENET_RX_CTL_ENET1_RGMII_RX_CTL	0x91
+			MX8MM_IOMUXC_ENET_TX_CTL_ENET1_RGMII_TX_CTL	0x1f
+			MX8MM_IOMUXC_SAI2_RXC_GPIO4_IO22		0x19
+		>;
+	};
+
+	pinctrl_gpio_led: gpioledgrp {
+		fsl,pins = <
+			MX8MM_IOMUXC_NAND_READY_B_GPIO3_IO16	0x19
+		>;
+	};
+
+	pinctrl_reg_usdhc2_vmmc: regusdhc2vmmc {
+		fsl,pins = <
+			MX8MM_IOMUXC_SD2_RESET_B_GPIO2_IO19	0x41
+		>;
+	};
+
+	pinctrl_uart2: uart2grp {
+		fsl,pins = <
+			MX8MM_IOMUXC_UART2_RXD_UART2_DCE_RX	0x140
+			MX8MM_IOMUXC_UART2_TXD_UART2_DCE_TX	0x140
+		>;
+	};
+
+	pinctrl_usdhc2_gpio: usdhc2grpgpio {
+		fsl,pins = <
+			MX8MM_IOMUXC_GPIO1_IO15_GPIO1_IO15	0x1c4
+		>;
+	};
+
+	pinctrl_usdhc2: usdhc2grp {
+		fsl,pins = <
+			MX8MM_IOMUXC_SD2_CLK_USDHC2_CLK		0x190
+			MX8MM_IOMUXC_SD2_CMD_USDHC2_CMD		0x1d0
+			MX8MM_IOMUXC_SD2_DATA0_USDHC2_DATA0	0x1d0
+			MX8MM_IOMUXC_SD2_DATA1_USDHC2_DATA1	0x1d0
+			MX8MM_IOMUXC_SD2_DATA2_USDHC2_DATA2	0x1d0
+			MX8MM_IOMUXC_SD2_DATA3_USDHC2_DATA3	0x1d0
+			MX8MM_IOMUXC_GPIO1_IO04_USDHC2_VSELECT	0x1d0
+		>;
+	};
+
+	pinctrl_usdhc2_100mhz: usdhc2grp100mhz {
+		fsl,pins = <
+			MX8MM_IOMUXC_SD2_CLK_USDHC2_CLK		0x194
+			MX8MM_IOMUXC_SD2_CMD_USDHC2_CMD		0x1d4
+			MX8MM_IOMUXC_SD2_DATA0_USDHC2_DATA0	0x1d4
+			MX8MM_IOMUXC_SD2_DATA1_USDHC2_DATA1	0x1d4
+			MX8MM_IOMUXC_SD2_DATA2_USDHC2_DATA2	0x1d4
+			MX8MM_IOMUXC_SD2_DATA3_USDHC2_DATA3	0x1d4
+			MX8MM_IOMUXC_GPIO1_IO04_USDHC2_VSELECT	0x1d0
+		>;
+	};
+
+	pinctrl_usdhc2_200mhz: usdhc2grp200mhz {
+		fsl,pins = <
+			MX8MM_IOMUXC_SD2_CLK_USDHC2_CLK		0x196
+			MX8MM_IOMUXC_SD2_CMD_USDHC2_CMD		0x1d6
+			MX8MM_IOMUXC_SD2_DATA0_USDHC2_DATA0	0x1d6
+			MX8MM_IOMUXC_SD2_DATA1_USDHC2_DATA1	0x1d6
+			MX8MM_IOMUXC_SD2_DATA2_USDHC2_DATA2	0x1d6
+			MX8MM_IOMUXC_SD2_DATA3_USDHC2_DATA3	0x1d6
+			MX8MM_IOMUXC_GPIO1_IO04_USDHC2_VSELECT	0x1d0
+		>;
+	};
+
+	pinctrl_usdhc3: usdhc3grp {
+		fsl,pins = <
+			MX8MM_IOMUXC_NAND_WE_B_USDHC3_CLK		0x190
+			MX8MM_IOMUXC_NAND_WP_B_USDHC3_CMD		0x1d0
+			MX8MM_IOMUXC_NAND_DATA04_USDHC3_DATA0		0x1d0
+			MX8MM_IOMUXC_NAND_DATA05_USDHC3_DATA1		0x1d0
+			MX8MM_IOMUXC_NAND_DATA06_USDHC3_DATA2		0x1d0
+			MX8MM_IOMUXC_NAND_DATA07_USDHC3_DATA3		0x1d0
+			MX8MM_IOMUXC_NAND_RE_B_USDHC3_DATA4		0x1d0
+			MX8MM_IOMUXC_NAND_CE2_B_USDHC3_DATA5		0x1d0
+			MX8MM_IOMUXC_NAND_CE3_B_USDHC3_DATA6		0x1d0
+			MX8MM_IOMUXC_NAND_CLE_USDHC3_DATA7		0x1d0
+			MX8MM_IOMUXC_NAND_CE1_B_USDHC3_STROBE 		0x190
+		>;
+	};
+
+	pinctrl_usdhc3_100mhz: usdhc3grp100mhz {
+		fsl,pins = <
+			MX8MM_IOMUXC_NAND_WE_B_USDHC3_CLK		0x194
+			MX8MM_IOMUXC_NAND_WP_B_USDHC3_CMD		0x1d4
+			MX8MM_IOMUXC_NAND_DATA04_USDHC3_DATA0		0x1d4
+			MX8MM_IOMUXC_NAND_DATA05_USDHC3_DATA1		0x1d4
+			MX8MM_IOMUXC_NAND_DATA06_USDHC3_DATA2		0x1d4
+			MX8MM_IOMUXC_NAND_DATA07_USDHC3_DATA3		0x1d4
+			MX8MM_IOMUXC_NAND_RE_B_USDHC3_DATA4		0x1d4
+			MX8MM_IOMUXC_NAND_CE2_B_USDHC3_DATA5		0x1d4
+			MX8MM_IOMUXC_NAND_CE3_B_USDHC3_DATA6		0x1d4
+			MX8MM_IOMUXC_NAND_CLE_USDHC3_DATA7		0x1d4
+			MX8MM_IOMUXC_NAND_CE1_B_USDHC3_STROBE 		0x194
+		>;
+	};
+
+	pinctrl_usdhc3_200mhz: usdhc3grp200mhz {
+		fsl,pins = <
+			MX8MM_IOMUXC_NAND_WE_B_USDHC3_CLK		0x196
+			MX8MM_IOMUXC_NAND_WP_B_USDHC3_CMD		0x1d6
+			MX8MM_IOMUXC_NAND_DATA04_USDHC3_DATA0		0x1d6
+			MX8MM_IOMUXC_NAND_DATA05_USDHC3_DATA1		0x1d6
+			MX8MM_IOMUXC_NAND_DATA06_USDHC3_DATA2		0x1d6
+			MX8MM_IOMUXC_NAND_DATA07_USDHC3_DATA3		0x1d6
+			MX8MM_IOMUXC_NAND_RE_B_USDHC3_DATA4		0x1d6
+			MX8MM_IOMUXC_NAND_CE2_B_USDHC3_DATA5		0x1d6
+			MX8MM_IOMUXC_NAND_CE3_B_USDHC3_DATA6		0x1d6
+			MX8MM_IOMUXC_NAND_CLE_USDHC3_DATA7		0x1d6
+			MX8MM_IOMUXC_NAND_CE1_B_USDHC3_STROBE 		0x196
+		>;
+	};
+
+	pinctrl_wdog: wdoggrp {
+		fsl,pins = <
+			MX8MM_IOMUXC_GPIO1_IO02_WDOG1_WDOG_B	0xc6
+		>;
+	};
+};
diff --git a/arch/arm/dts/imx8mm-pinfunc.h b/arch/arm/dts/imx8mm-pinfunc.h
new file mode 100644
index 0000000000..e25f7fcd79
--- /dev/null
+++ b/arch/arm/dts/imx8mm-pinfunc.h
@@ -0,0 +1,629 @@
+/* SPDX-License-Identifier: GPL-2.0+ */
+/*
+ * Copyright 2017-2018 NXP
+ */
+
+#ifndef __DTS_IMX8MM_PINFUNC_H
+#define __DTS_IMX8MM_PINFUNC_H
+
+/*
+ * The pin function ID is a tuple of
+ * <mux_reg conf_reg input_reg mux_mode input_val>
+ */
+
+#define MX8MM_IOMUXC_GPIO1_IO00_GPIO1_IO0                                   0x028 0x290 0x000 0x0 0x0
+#define MX8MM_IOMUXC_GPIO1_IO00_CCMSRCGPCMIX_ENET_PHY_REF_CLK_ROOT          0x028 0x290 0x4C0 0x1 0x0
+#define MX8MM_IOMUXC_GPIO1_IO00_ANAMIX_REF_CLK_32K                          0x028 0x290 0x000 0x5 0x0
+#define MX8MM_IOMUXC_GPIO1_IO00_CCMSRCGPCMIX_EXT_CLK1                       0x028 0x290 0x000 0x6 0x0
+#define MX8MM_IOMUXC_GPIO1_IO00_SJC_FAIL                                    0x028 0x290 0x000 0x7 0x0
+#define MX8MM_IOMUXC_GPIO1_IO01_GPIO1_IO1                                   0x02C 0x294 0x000 0x0 0x0
+#define MX8MM_IOMUXC_GPIO1_IO01_PWM1_OUT                                    0x02C 0x294 0x000 0x1 0x0
+#define MX8MM_IOMUXC_GPIO1_IO01_ANAMIX_REF_CLK_24M                          0x02C 0x294 0x4BC 0x5 0x0
+#define MX8MM_IOMUXC_GPIO1_IO01_CCMSRCGPCMIX_EXT_CLK2                       0x02C 0x294 0x000 0x6 0x0
+#define MX8MM_IOMUXC_GPIO1_IO01_SJC_ACTIVE                                  0x02C 0x294 0x000 0x7 0x0
+#define MX8MM_IOMUXC_GPIO1_IO02_GPIO1_IO2                                   0x030 0x298 0x000 0x0 0x0
+#define MX8MM_IOMUXC_GPIO1_IO02_WDOG1_WDOG_B                                0x030 0x298 0x000 0x1 0x0
+#define MX8MM_IOMUXC_GPIO1_IO02_WDOG1_WDOG_ANY                              0x030 0x298 0x000 0x5 0x0
+#define MX8MM_IOMUXC_GPIO1_IO02_SJC_DE_B                                    0x030 0x298 0x000 0x7 0x0
+#define MX8MM_IOMUXC_GPIO1_IO03_GPIO1_IO3                                   0x034 0x29C 0x000 0x0 0x0
+#define MX8MM_IOMUXC_GPIO1_IO03_USDHC1_VSELECT                              0x034 0x29C 0x000 0x1 0x0
+#define MX8MM_IOMUXC_GPIO1_IO03_SDMA1_EXT_EVENT0                            0x034 0x29C 0x000 0x5 0x0
+#define MX8MM_IOMUXC_GPIO1_IO03_ANAMIX_XTAL_OK                              0x034 0x29C 0x000 0x6 0x0
+#define MX8MM_IOMUXC_GPIO1_IO03_SJC_DONE                                    0x034 0x29C 0x000 0x7 0x0
+#define MX8MM_IOMUXC_GPIO1_IO04_GPIO1_IO4                                   0x038 0x2A0 0x000 0x0 0x0
+#define MX8MM_IOMUXC_GPIO1_IO04_USDHC2_VSELECT                              0x038 0x2A0 0x000 0x1 0x0
+#define MX8MM_IOMUXC_GPIO1_IO04_SDMA1_EXT_EVENT1                            0x038 0x2A0 0x000 0x5 0x0
+#define MX8MM_IOMUXC_GPIO1_IO04_ANAMIX_XTAL_OK_LV                           0x038 0x2A0 0x000 0x6 0x0
+#define MX8MM_IOMUXC_GPIO1_IO04_USDHC1_TEST_TRIG                            0x038 0x2A0 0x000 0x7 0x0
+#define MX8MM_IOMUXC_GPIO1_IO05_GPIO1_IO5                                   0x03C 0x2A4 0x000 0x0 0x0
+#define MX8MM_IOMUXC_GPIO1_IO05_M4_NMI                                      0x03C 0x2A4 0x000 0x1 0x0
+#define MX8MM_IOMUXC_GPIO1_IO05_CCMSRCGPCMIX_PMIC_READY                     0x03C 0x2A4 0x000 0x5 0x0
+#define MX8MM_IOMUXC_GPIO1_IO05_CCMSRCGPCMIX_INT_BOOT                       0x03C 0x2A4 0x000 0x6 0x0
+#define MX8MM_IOMUXC_GPIO1_IO05_USDHC2_TEST_TRIG                            0x03C 0x2A4 0x000 0x7 0x0
+#define MX8MM_IOMUXC_GPIO1_IO06_GPIO1_IO6                                   0x040 0x2A8 0x000 0x0 0x0
+#define MX8MM_IOMUXC_GPIO1_IO06_ENET1_MDC                                   0x040 0x2A8 0x000 0x1 0x0
+#define MX8MM_IOMUXC_GPIO1_IO06_USDHC1_CD_B                                 0x040 0x2A8 0x000 0x5 0x0
+#define MX8MM_IOMUXC_GPIO1_IO06_CCMSRCGPCMIX_EXT_CLK3                       0x040 0x2A8 0x000 0x6 0x0
+#define MX8MM_IOMUXC_GPIO1_IO06_ECSPI1_TEST_TRIG                            0x040 0x2A8 0x000 0x7 0x0
+#define MX8MM_IOMUXC_GPIO1_IO07_GPIO1_IO7                                   0x044 0x2AC 0x000 0x0 0x0
+#define MX8MM_IOMUXC_GPIO1_IO07_ENET1_MDIO                                  0x044 0x2AC 0x000 0x1 0x0
+#define MX8MM_IOMUXC_GPIO1_IO07_USDHC1_WP                                   0x044 0x2AC 0x000 0x5 0x0
+#define MX8MM_IOMUXC_GPIO1_IO07_CCMSRCGPCMIX_EXT_CLK4                       0x044 0x2AC 0x000 0x6 0x0
+#define MX8MM_IOMUXC_GPIO1_IO07_ECSPI2_TEST_TRIG                            0x044 0x2AC 0x000 0x7 0x0
+#define MX8MM_IOMUXC_GPIO1_IO08_GPIO1_IO8                                   0x048 0x2B0 0x000 0x0 0x0
+#define MX8MM_IOMUXC_GPIO1_IO08_ENET1_1588_EVENT0_IN                        0x048 0x2B0 0x000 0x1 0x0
+#define MX8MM_IOMUXC_GPIO1_IO08_USDHC2_RESET_B                              0x048 0x2B0 0x000 0x5 0x0
+#define MX8MM_IOMUXC_GPIO1_IO08_CCMSRCGPCMIX_WAIT                           0x048 0x2B0 0x000 0x6 0x0
+#define MX8MM_IOMUXC_GPIO1_IO08_QSPI_TEST_TRIG                              0x048 0x2B0 0x000 0x7 0x0
+#define MX8MM_IOMUXC_GPIO1_IO09_GPIO1_IO9                                   0x04C 0x2B4 0x000 0x0 0x0
+#define MX8MM_IOMUXC_GPIO1_IO09_ENET1_1588_EVENT0_OUT                       0x04C 0x2B4 0x000 0x1 0x0
+#define MX8MM_IOMUXC_GPIO1_IO09_SDMA2_EXT_EVENT0                            0x04C 0x2B4 0x000 0x5 0x0
+#define MX8MM_IOMUXC_GPIO1_IO09_CCMSRCGPCMIX_STOP                           0x04C 0x2B4 0x000 0x6 0x0
+#define MX8MM_IOMUXC_GPIO1_IO09_RAWNAND_TEST_TRIG                           0x04C 0x2B4 0x000 0x7 0x0
+#define MX8MM_IOMUXC_GPIO1_IO10_GPIO1_IO10                                  0x050 0x2B8 0x000 0x0 0x0
+#define MX8MM_IOMUXC_GPIO1_IO10_USB1_OTG_ID                                 0x050 0x2B8 0x000 0x1 0x0
+#define MX8MM_IOMUXC_GPIO1_IO10_OCOTP_CTRL_WRAPPER_FUSE_LATCHED             0x050 0x2B8 0x000 0x7 0x0
+#define MX8MM_IOMUXC_GPIO1_IO11_GPIO1_IO11                                  0x054 0x2BC 0x000 0x0 0x0
+#define MX8MM_IOMUXC_GPIO1_IO11_USB2_OTG_ID                                 0x054 0x2BC 0x000 0x1 0x0
+#define MX8MM_IOMUXC_GPIO1_IO11_CCMSRCGPCMIX_PMIC_READY                     0x054 0x2BC 0x4BC 0x5 0x1
+#define MX8MM_IOMUXC_GPIO1_IO11_CCMSRCGPCMIX_OUT0                           0x054 0x2BC 0x000 0x6 0x0
+#define MX8MM_IOMUXC_GPIO1_IO11_CAAM_WRAPPER_RNG_OSC_OBS                    0x054 0x2BC 0x000 0x7 0x0
+#define MX8MM_IOMUXC_GPIO1_IO12_GPIO1_IO12                                  0x058 0x2C0 0x000 0x0 0x0
+#define MX8MM_IOMUXC_GPIO1_IO12_USB1_OTG_PWR                                0x058 0x2C0 0x000 0x1 0x0
+#define MX8MM_IOMUXC_GPIO1_IO12_SDMA2_EXT_EVENT1                            0x058 0x2C0 0x000 0x5 0x0
+#define MX8MM_IOMUXC_GPIO1_IO12_CCMSRCGPCMIX_OUT1                           0x058 0x2C0 0x000 0x6 0x0
+#define MX8MM_IOMUXC_GPIO1_IO12_CSU_CSU_ALARM_AUT0                          0x058 0x2C0 0x000 0x7 0x0
+#define MX8MM_IOMUXC_GPIO1_IO13_GPIO1_IO13                                  0x05C 0x2C4 0x000 0x0 0x0
+#define MX8MM_IOMUXC_GPIO1_IO13_USB1_OTG_OC                                 0x05C 0x2C4 0x000 0x1 0x0
+#define MX8MM_IOMUXC_GPIO1_IO13_PWM2_OUT                                    0x05C 0x2C4 0x000 0x5 0x0
+#define MX8MM_IOMUXC_GPIO1_IO13_CCMSRCGPCMIX_OUT2                           0x05C 0x2C4 0x000 0x6 0x0
+#define MX8MM_IOMUXC_GPIO1_IO13_CSU_CSU_ALARM_AUT1                          0x05C 0x2C4 0x000 0x7 0x0
+#define MX8MM_IOMUXC_GPIO1_IO14_GPIO1_IO14                                  0x060 0x2C8 0x000 0x0 0x0
+#define MX8MM_IOMUXC_GPIO1_IO14_USB2_OTG_PWR                                0x060 0x2C8 0x000 0x1 0x0
+#define MX8MM_IOMUXC_GPIO1_IO14_PWM3_OUT                                    0x060 0x2C8 0x000 0x5 0x0
+#define MX8MM_IOMUXC_GPIO1_IO14_CCMSRCGPCMIX_CLKO1                          0x060 0x2C8 0x000 0x6 0x0
+#define MX8MM_IOMUXC_GPIO1_IO14_CSU_CSU_ALARM_AUT2                          0x060 0x2C8 0x000 0x7 0x0
+#define MX8MM_IOMUXC_GPIO1_IO15_GPIO1_IO15                                  0x064 0x2CC 0x000 0x0 0x0
+#define MX8MM_IOMUXC_GPIO1_IO15_USB2_OTG_OC                                 0x064 0x2CC 0x000 0x1 0x0
+#define MX8MM_IOMUXC_GPIO1_IO15_PWM4_OUT                                    0x064 0x2CC 0x000 0x5 0x0
+#define MX8MM_IOMUXC_GPIO1_IO15_CCMSRCGPCMIX_CLKO2                          0x064 0x2CC 0x000 0x6 0x0
+#define MX8MM_IOMUXC_GPIO1_IO15_CSU_CSU_INT_DEB                             0x064 0x2CC 0x000 0x7 0x0
+#define MX8MM_IOMUXC_ENET_MDC_ENET1_MDC                                     0x068 0x2D0 0x000 0x0 0x0
+#define MX8MM_IOMUXC_ENET_MDC_GPIO1_IO16                                    0x068 0x2D0 0x000 0x5 0x0
+#define MX8MM_IOMUXC_ENET_MDIO_ENET1_MDIO                                   0x06C 0x2D4 0x4C0 0x0 0x1
+#define MX8MM_IOMUXC_ENET_MDIO_GPIO1_IO17                                   0x06C 0x2D4 0x000 0x5 0x0
+#define MX8MM_IOMUXC_ENET_TD3_ENET1_RGMII_TD3                               0x070 0x2D8 0x000 0x0 0x0
+#define MX8MM_IOMUXC_ENET_TD3_GPIO1_IO18                                    0x070 0x2D8 0x000 0x5 0x0
+#define MX8MM_IOMUXC_ENET_TD2_ENET1_RGMII_TD2                               0x074 0x2DC 0x000 0x0 0x0
+#define MX8MM_IOMUXC_ENET_TD2_ENET1_TX_CLK                                  0x074 0x2DC 0x000 0x1 0x0
+#define MX8MM_IOMUXC_ENET_TD2_GPIO1_IO19                                    0x074 0x2DC 0x000 0x5 0x0
+#define MX8MM_IOMUXC_ENET_TD1_ENET1_RGMII_TD1                               0x078 0x2E0 0x000 0x0 0x0
+#define MX8MM_IOMUXC_ENET_TD1_GPIO1_IO20                                    0x078 0x2E0 0x000 0x5 0x0
+#define MX8MM_IOMUXC_ENET_TD0_ENET1_RGMII_TD0                               0x07C 0x2E4 0x000 0x0 0x0
+#define MX8MM_IOMUXC_ENET_TD0_GPIO1_IO21                                    0x07C 0x2E4 0x000 0x5 0x0
+#define MX8MM_IOMUXC_ENET_TX_CTL_ENET1_RGMII_TX_CTL                         0x080 0x2E8 0x000 0x0 0x0
+#define MX8MM_IOMUXC_ENET_TX_CTL_GPIO1_IO22                                 0x080 0x2E8 0x000 0x5 0x0
+#define MX8MM_IOMUXC_ENET_TXC_ENET1_RGMII_TXC                               0x084 0x2EC 0x000 0x0 0x0
+#define MX8MM_IOMUXC_ENET_TXC_ENET1_TX_ER                                   0x084 0x2EC 0x000 0x1 0x0
+#define MX8MM_IOMUXC_ENET_TXC_GPIO1_IO23                                    0x084 0x2EC 0x000 0x5 0x0
+#define MX8MM_IOMUXC_ENET_RX_CTL_ENET1_RGMII_RX_CTL                         0x088 0x2F0 0x000 0x0 0x0
+#define MX8MM_IOMUXC_ENET_RX_CTL_GPIO1_IO24                                 0x088 0x2F0 0x000 0x5 0x0
+#define MX8MM_IOMUXC_ENET_RXC_ENET1_RGMII_RXC                               0x08C 0x2F4 0x000 0x0 0x0
+#define MX8MM_IOMUXC_ENET_RXC_ENET1_RX_ER                                   0x08C 0x2F4 0x000 0x1 0x0
+#define MX8MM_IOMUXC_ENET_RXC_GPIO1_IO25                                    0x08C 0x2F4 0x000 0x5 0x0
+#define MX8MM_IOMUXC_ENET_RD0_ENET1_RGMII_RD0                               0x090 0x2F8 0x000 0x0 0x0
+#define MX8MM_IOMUXC_ENET_RD0_GPIO1_IO26                                    0x090 0x2F8 0x000 0x5 0x0
+#define MX8MM_IOMUXC_ENET_RD1_ENET1_RGMII_RD1                               0x094 0x2FC 0x000 0x0 0x0
+#define MX8MM_IOMUXC_ENET_RD1_GPIO1_IO27                                    0x094 0x2FC 0x000 0x5 0x0
+#define MX8MM_IOMUXC_ENET_RD2_ENET1_RGMII_RD2                               0x098 0x300 0x000 0x0 0x0
+#define MX8MM_IOMUXC_ENET_RD2_GPIO1_IO28                                    0x098 0x300 0x000 0x5 0x0
+#define MX8MM_IOMUXC_ENET_RD3_ENET1_RGMII_RD3                               0x09C 0x304 0x000 0x0 0x0
+#define MX8MM_IOMUXC_ENET_RD3_GPIO1_IO29                                    0x09C 0x304 0x000 0x5 0x0
+#define MX8MM_IOMUXC_SD1_CLK_USDHC1_CLK                                     0x0A0 0x308 0x000 0x0 0x0
+#define MX8MM_IOMUXC_SD1_CLK_GPIO2_IO0                                      0x0A0 0x308 0x000 0x5 0x0
+#define MX8MM_IOMUXC_SD1_CMD_USDHC1_CMD                                     0x0A4 0x30C 0x000 0x0 0x0
+#define MX8MM_IOMUXC_SD1_CMD_GPIO2_IO1                                      0x0A4 0x30C 0x000 0x5 0x0
+#define MX8MM_IOMUXC_SD1_DATA0_USDHC1_DATA0                                 0x0A8 0x310 0x000 0x0 0x0
+#define MX8MM_IOMUXC_SD1_DATA0_GPIO2_IO2                                    0x0A8 0x31  0x000 0x5 0x0
+#define MX8MM_IOMUXC_SD1_DATA1_USDHC1_DATA1                                 0x0AC 0x314 0x000 0x0 0x0
+#define MX8MM_IOMUXC_SD1_DATA1_GPIO2_IO3                                    0x0AC 0x314 0x000 0x5 0x0
+#define MX8MM_IOMUXC_SD1_DATA2_USDHC1_DATA2                                 0x0B0 0x318 0x000 0x0 0x0
+#define MX8MM_IOMUXC_SD1_DATA2_GPIO2_IO4                                    0x0B0 0x318 0x000 0x5 0x0
+#define MX8MM_IOMUXC_SD1_DATA3_USDHC1_DATA3                                 0x0B4 0x31C 0x000 0x0 0x0
+#define MX8MM_IOMUXC_SD1_DATA3_GPIO2_IO5                                    0x0B4 0x31C 0x000 0x5 0x0
+#define MX8MM_IOMUXC_SD1_DATA4_USDHC1_DATA4                                 0x0B8 0x320 0x000 0x0 0x0
+#define MX8MM_IOMUXC_SD1_DATA4_GPIO2_IO6                                    0x0B8 0x320 0x000 0x5 0x0
+#define MX8MM_IOMUXC_SD1_DATA5_USDHC1_DATA5                                 0x0BC 0x324 0x000 0x0 0x0
+#define MX8MM_IOMUXC_SD1_DATA5_GPIO2_IO7                                    0x0BC 0x324 0x000 0x5 0x0
+#define MX8MM_IOMUXC_SD1_DATA6_USDHC1_DATA6                                 0x0C0 0x328 0x000 0x0 0x0
+#define MX8MM_IOMUXC_SD1_DATA6_GPIO2_IO8                                    0x0C0 0x328 0x000 0x5 0x0
+#define MX8MM_IOMUXC_SD1_DATA7_USDHC1_DATA7                                 0x0C4 0x32C 0x000 0x0 0x0
+#define MX8MM_IOMUXC_SD1_DATA7_GPIO2_IO9                                    0x0C4 0x32C 0x000 0x5 0x0
+#define MX8MM_IOMUXC_SD1_RESET_B_USDHC1_RESET_B                             0x0C8 0x330 0x000 0x0 0x0
+#define MX8MM_IOMUXC_SD1_RESET_B_GPIO2_IO10                                 0x0C8 0x330 0x000 0x5 0x0
+#define MX8MM_IOMUXC_SD1_STROBE_USDHC1_STROBE                               0x0CC 0x334 0x000 0x0 0x0
+#define MX8MM_IOMUXC_SD1_STROBE_GPIO2_IO11                                  0x0CC 0x334 0x000 0x5 0x0
+#define MX8MM_IOMUXC_SD2_CD_B_USDHC2_CD_B                                   0x0D0 0x338 0x000 0x0 0x0
+#define MX8MM_IOMUXC_SD2_CD_B_GPIO2_IO12                                    0x0D0 0x338 0x000 0x5 0x0
+#define MX8MM_IOMUXC_SD2_CLK_USDHC2_CLK                                     0x0D4 0x33C 0x000 0x0 0x0
+#define MX8MM_IOMUXC_SD2_CLK_GPIO2_IO13                                     0x0D4 0x33C 0x000 0x5 0x0
+#define MX8MM_IOMUXC_SD2_CLK_CCMSRCGPCMIX_OBSERVE0                          0x0D4 0x33C 0x000 0x6 0x0
+#define MX8MM_IOMUXC_SD2_CLK_OBSERVE_MUX_OUT0                               0x0D4 0x33C 0x000 0x7 0x0
+#define MX8MM_IOMUXC_SD2_CMD_USDHC2_CMD                                     0x0D8 0x340 0x000 0x0 0x0
+#define MX8MM_IOMUXC_SD2_CMD_GPIO2_IO14                                     0x0D8 0x340 0x000 0x5 0x0
+#define MX8MM_IOMUXC_SD2_CMD_CCMSRCGPCMIX_OBSERVE1                          0x0D8 0x340 0x000 0x6 0x0
+#define MX8MM_IOMUXC_SD2_CMD_OBSERVE_MUX_OUT1                               0x0D8 0x340 0x000 0x7 0x0
+#define MX8MM_IOMUXC_SD2_DATA0_USDHC2_DATA0                                 0x0DC 0x344 0x000 0x0 0x0
+#define MX8MM_IOMUXC_SD2_DATA0_GPIO2_IO15                                   0x0DC 0x344 0x000 0x5 0x0
+#define MX8MM_IOMUXC_SD2_DATA0_CCMSRCGPCMIX_OBSERVE2                        0x0DC 0x344 0x000 0x6 0x0
+#define MX8MM_IOMUXC_SD2_DATA0_OBSERVE_MUX_OUT2                             0x0DC 0x344 0x000 0x7 0x0
+#define MX8MM_IOMUXC_SD2_DATA1_USDHC2_DATA1                                 0x0E0 0x348 0x000 0x0 0x0
+#define MX8MM_IOMUXC_SD2_DATA1_GPIO2_IO16                                   0x0E0 0x348 0x000 0x5 0x0
+#define MX8MM_IOMUXC_SD2_DATA1_CCMSRCGPCMIX_WAIT                            0x0E0 0x348 0x000 0x6 0x0
+#define MX8MM_IOMUXC_SD2_DATA1_OBSERVE_MUX_OUT3                             0x0E0 0x348 0x000 0x7 0x0
+#define MX8MM_IOMUXC_SD2_DATA2_USDHC2_DATA2                                 0x0E4 0x34C 0x000 0x0 0x0
+#define MX8MM_IOMUXC_SD2_DATA2_GPIO2_IO17                                   0x0E4 0x34C 0x000 0x5 0x0
+#define MX8MM_IOMUXC_SD2_DATA2_CCMSRCGPCMIX_STOP                            0x0E4 0x34C 0x000 0x6 0x0
+#define MX8MM_IOMUXC_SD2_DATA2_OBSERVE_MUX_OUT4                             0x0E4 0x34C 0x000 0x7 0x0
+#define MX8MM_IOMUXC_SD2_DATA3_USDHC2_DATA3                                 0x0E8 0x350 0x000 0x0 0x0
+#define MX8MM_IOMUXC_SD2_DATA3_GPIO2_IO18                                   0x0E8 0x350 0x000 0x5 0x0
+#define MX8MM_IOMUXC_SD2_DATA3_CCMSRCGPCMIX_EARLY_RESET                     0x0E8 0x350 0x000 0x6 0x0
+#define MX8MM_IOMUXC_SD2_RESET_B_USDHC2_RESET_B                             0x0EC 0x354 0x000 0x0 0x0
+#define MX8MM_IOMUXC_SD2_RESET_B_GPIO2_IO19                                 0x0EC 0x354 0x000 0x5 0x0
+#define MX8MM_IOMUXC_SD2_RESET_B_CCMSRCGPCMIX_SYSTEM_RESET                  0x0EC 0x354 0x000 0x6 0x0
+#define MX8MM_IOMUXC_SD2_WP_USDHC2_WP                                       0x0F0 0x358 0x000 0x0 0x0
+#define MX8MM_IOMUXC_SD2_WP_GPIO2_IO20                                      0x0F0 0x358 0x000 0x5 0x0
+#define MX8MM_IOMUXC_SD2_WP_SIM_M_HMASTLOCK                                 0x0F0 0x358 0x000 0x7 0x0
+#define MX8MM_IOMUXC_NAND_ALE_RAWNAND_ALE                                   0x0F4 0x35C 0x000 0x0 0x0
+#define MX8MM_IOMUXC_NAND_ALE_QSPI_A_SCLK                                   0x0F4 0x35C 0x000 0x1 0x0
+#define MX8MM_IOMUXC_NAND_ALE_GPIO3_IO0                                     0x0F4 0x35C 0x000 0x5 0x0
+#define MX8MM_IOMUXC_NAND_ALE_SIM_M_HPROT0                                  0x0F4 0x35C 0x000 0x7 0x0
+#define MX8MM_IOMUXC_NAND_CE0_B_RAWNAND_CE0_B                               0x0F8 0x360 0x000 0x0 0x0
+#define MX8MM_IOMUXC_NAND_CE0_B_QSPI_A_SS0_B                                0x0F8 0x360 0x000 0x1 0x0
+#define MX8MM_IOMUXC_NAND_CE0_B_GPIO3_IO1                                   0x0F8 0x360 0x000 0x5 0x0
+#define MX8MM_IOMUXC_NAND_CE0_B_SIM_M_HPROT1                                0x0F8 0x360 0x000 0x7 0x0
+#define MX8MM_IOMUXC_NAND_CE1_B_RAWNAND_CE1_B                               0x0FC 0x364 0x000 0x0 0x0
+#define MX8MM_IOMUXC_NAND_CE1_B_QSPI_A_SS1_B                                0x0FC 0x364 0x000 0x1 0x0
+#define MX8MM_IOMUXC_NAND_CE1_B_USDHC3_STROBE                               0x0FC 0x364 0x000 0x2 0x0
+#define MX8MM_IOMUXC_NAND_CE1_B_GPIO3_IO2                                   0x0FC 0x364 0x000 0x5 0x0
+#define MX8MM_IOMUXC_NAND_CE1_B_SIM_M_HPROT2                                0x0FC 0x364 0x000 0x7 0x0
+#define MX8MM_IOMUXC_NAND_CE2_B_RAWNAND_CE2_B                               0x100 0x368 0x000 0x0 0x0
+#define MX8MM_IOMUXC_NAND_CE2_B_QSPI_B_SS0_B                                0x100 0x368 0x000 0x1 0x0
+#define MX8MM_IOMUXC_NAND_CE2_B_USDHC3_DATA5                                0x100 0x368 0x000 0x2 0x0
+#define MX8MM_IOMUXC_NAND_CE2_B_GPIO3_IO3                                   0x100 0x368 0x000 0x5 0x0
+#define MX8MM_IOMUXC_NAND_CE2_B_SIM_M_HPROT3                                0x100 0x368 0x000 0x7 0x0
+#define MX8MM_IOMUXC_NAND_CE3_B_RAWNAND_CE3_B                               0x104 0x36C 0x000 0x0 0x0
+#define MX8MM_IOMUXC_NAND_CE3_B_QSPI_B_SS1_B                                0x104 0x36C 0x000 0x1 0x0
+#define MX8MM_IOMUXC_NAND_CE3_B_USDHC3_DATA6                                0x104 0x36C 0x000 0x2 0x0
+#define MX8MM_IOMUXC_NAND_CE3_B_GPIO3_IO4                                   0x104 0x36C 0x000 0x5 0x0
+#define MX8MM_IOMUXC_NAND_CE3_B_SIM_M_HADDR0                                0x104 0x36C 0x000 0x7 0x0
+#define MX8MM_IOMUXC_NAND_CLE_RAWNAND_CLE                                   0x108 0x370 0x000 0x0 0x0
+#define MX8MM_IOMUXC_NAND_CLE_QSPI_B_SCLK                                   0x108 0x370 0x000 0x1 0x0
+#define MX8MM_IOMUXC_NAND_CLE_USDHC3_DATA7                                  0x108 0x370 0x000 0x2 0x0
+#define MX8MM_IOMUXC_NAND_CLE_GPIO3_IO5                                     0x108 0x370 0x000 0x5 0x0
+#define MX8MM_IOMUXC_NAND_CLE_SIM_M_HADDR1                                  0x108 0x370 0x000 0x7 0x0
+#define MX8MM_IOMUXC_NAND_DATA00_RAWNAND_DATA00                             0x10C 0x374 0x000 0x0 0x0
+#define MX8MM_IOMUXC_NAND_DATA00_QSPI_A_DATA0                               0x10C 0x374 0x000 0x1 0x0
+#define MX8MM_IOMUXC_NAND_DATA00_GPIO3_IO6                                  0x10C 0x374 0x000 0x5 0x0
+#define MX8MM_IOMUXC_NAND_DATA00_SIM_M_HADDR2                               0x10C 0x374 0x000 0x7 0x0
+#define MX8MM_IOMUXC_NAND_DATA01_RAWNAND_DATA01                             0x110 0x378 0x000 0x0 0x0
+#define MX8MM_IOMUXC_NAND_DATA01_QSPI_A_DATA1                               0x110 0x378 0x000 0x1 0x0
+#define MX8MM_IOMUXC_NAND_DATA01_GPIO3_IO7                                  0x110 0x378 0x000 0x5 0x0
+#define MX8MM_IOMUXC_NAND_DATA01_SIM_M_HADDR3                               0x110 0x378 0x000 0x7 0x0
+#define MX8MM_IOMUXC_NAND_DATA02_RAWNAND_DATA02                             0x114 0x37C 0x000 0x0 0x0
+#define MX8MM_IOMUXC_NAND_DATA02_QSPI_A_DATA2                               0x114 0x37C 0x000 0x1 0x0
+#define MX8MM_IOMUXC_NAND_DATA02_GPIO3_IO8                                  0x114 0x37C 0x000 0x5 0x0
+#define MX8MM_IOMUXC_NAND_DATA02_SIM_M_HADDR4                               0x114 0x37C 0x000 0x7 0x0
+#define MX8MM_IOMUXC_NAND_DATA03_RAWNAND_DATA03                             0x118 0x380 0x000 0x0 0x0
+#define MX8MM_IOMUXC_NAND_DATA03_QSPI_A_DATA3                               0x118 0x380 0x000 0x1 0x0
+#define MX8MM_IOMUXC_NAND_DATA03_GPIO3_IO9                                  0x118 0x380 0x000 0x5 0x0
+#define MX8MM_IOMUXC_NAND_DATA03_SIM_M_HADDR5                               0x118 0x380 0x000 0x7 0x0
+#define MX8MM_IOMUXC_NAND_DATA04_RAWNAND_DATA04                             0x11C 0x384 0x000 0x0 0x0
+#define MX8MM_IOMUXC_NAND_DATA04_QSPI_B_DATA0                               0x11C 0x384 0x000 0x1 0x0
+#define MX8MM_IOMUXC_NAND_DATA04_USDHC3_DATA0                               0x11C 0x384 0x000 0x2 0x0
+#define MX8MM_IOMUXC_NAND_DATA04_GPIO3_IO10                                 0x11C 0x384 0x000 0x5 0x0
+#define MX8MM_IOMUXC_NAND_DATA04_SIM_M_HADDR6                               0x11C 0x384 0x000 0x7 0x0
+#define MX8MM_IOMUXC_NAND_DATA05_RAWNAND_DATA05                             0x120 0x388 0x000 0x0 0x0
+#define MX8MM_IOMUXC_NAND_DATA05_QSPI_B_DATA1                               0x120 0x388 0x000 0x1 0x0
+#define MX8MM_IOMUXC_NAND_DATA05_USDHC3_DATA1                               0x120 0x388 0x000 0x2 0x0
+#define MX8MM_IOMUXC_NAND_DATA05_GPIO3_IO11                                 0x120 0x388 0x000 0x5 0x0
+#define MX8MM_IOMUXC_NAND_DATA05_SIM_M_HADDR7                               0x120 0x388 0x000 0x7 0x0
+#define MX8MM_IOMUXC_NAND_DATA06_RAWNAND_DATA06                             0x124 0x38C 0x000 0x0 0x0
+#define MX8MM_IOMUXC_NAND_DATA06_QSPI_B_DATA2                               0x124 0x38C 0x000 0x1 0x0
+#define MX8MM_IOMUXC_NAND_DATA06_USDHC3_DATA2	                            0x124 0x38C 0x000 0x2 0x0
+#define MX8MM_IOMUXC_NAND_DATA06_GPIO3_IO12                                 0x124 0x38C 0x000 0x5 0x0
+#define MX8MM_IOMUXC_NAND_DATA06_SIM_M_HADDR8                               0x124 0x38C 0x000 0x7 0x0
+#define MX8MM_IOMUXC_NAND_DATA07_RAWNAND_DATA07                             0x128 0x390 0x000 0x0 0x0
+#define MX8MM_IOMUXC_NAND_DATA07_QSPI_B_DATA3                               0x128 0x390 0x000 0x1 0x0
+#define MX8MM_IOMUXC_NAND_DATA07_USDHC3_DATA3                               0x128 0x390 0x000 0x2 0x0
+#define MX8MM_IOMUXC_NAND_DATA07_GPIO3_IO13                                 0x128 0x390 0x000 0x5 0x0
+#define MX8MM_IOMUXC_NAND_DATA07_SIM_M_HADDR9                               0x128 0x390 0x000 0x7 0x0
+#define MX8MM_IOMUXC_NAND_DQS_RAWNAND_DQS                                   0x12C 0x394 0x000 0x0 0x0
+#define MX8MM_IOMUXC_NAND_DQS_QSPI_A_DQS                                    0x12C 0x394 0x000 0x1 0x0
+#define MX8MM_IOMUXC_NAND_DQS_GPIO3_IO14                                    0x12C 0x394 0x000 0x5 0x0
+#define MX8MM_IOMUXC_NAND_DQS_SIM_M_HADDR10                                 0x12C 0x394 0x000 0x7 0x0
+#define MX8MM_IOMUXC_NAND_RE_B_RAWNAND_RE_B                                 0x130 0x398 0x000 0x0 0x0
+#define MX8MM_IOMUXC_NAND_RE_B_QSPI_B_DQS                                   0x130 0x398 0x000 0x1 0x0
+#define MX8MM_IOMUXC_NAND_RE_B_USDHC3_DATA4                                 0x130 0x398 0x000 0x2 0x0
+#define MX8MM_IOMUXC_NAND_RE_B_GPIO3_IO15                                   0x130 0x398 0x000 0x5 0x0
+#define MX8MM_IOMUXC_NAND_RE_B_SIM_M_HADDR11                                0x130 0x398 0x000 0x7 0x0
+#define MX8MM_IOMUXC_NAND_READY_B_RAWNAND_READY_B                           0x134 0x39C 0x000 0x0 0x0
+#define MX8MM_IOMUXC_NAND_READY_B_GPIO3_IO16                                0x134 0x39C 0x000 0x5 0x0
+#define MX8MM_IOMUXC_NAND_READY_B_SIM_M_HADDR12                             0x134 0x39C 0x000 0x7 0x0
+#define MX8MM_IOMUXC_NAND_WE_B_RAWNAND_WE_B                                 0x138 0x3A0 0x000 0x0 0x0
+#define MX8MM_IOMUXC_NAND_WE_B_USDHC3_CLK                                   0x138 0x3A0 0x000 0x12 0x0
+#define MX8MM_IOMUXC_NAND_WE_B_GPIO3_IO17                                   0x138 0x3A0 0x000 0x5 0x0
+#define MX8MM_IOMUXC_NAND_WE_B_SIM_M_HADDR13                                0x138 0x3A0 0x000 0x7 0x0
+#define MX8MM_IOMUXC_NAND_WP_B_RAWNAND_WP_B                                 0x13C 0x3A4 0x000 0x0 0x0
+#define MX8MM_IOMUXC_NAND_WP_B_USDHC3_CMD                                   0x13C 0x3A4 0x000 0x2 0x0
+#define MX8MM_IOMUXC_NAND_WP_B_GPIO3_IO18                                   0x13C 0x3A4 0x000 0x5 0x0
+#define MX8MM_IOMUXC_NAND_WP_B_SIM_M_HADDR14                                0x13C 0x3A4 0x000 0x7 0x0
+#define MX8MM_IOMUXC_SAI5_RXFS_SAI5_RX_SYNC                                 0x140 0x3A8 0x4E4 0x0 0x0
+#define MX8MM_IOMUXC_SAI5_RXFS_SAI1_TX_DATA0                                0x140 0x3A8 0x000 0x1 0x0
+#define MX8MM_IOMUXC_SAI5_RXFS_GPIO3_IO19                                   0x140 0x3A8 0x000 0x5 0x0
+#define MX8MM_IOMUXC_SAI5_RXC_SAI5_RX_BCLK                                  0x144 0x3AC 0x4D0 0x0 0x0
+#define MX8MM_IOMUXC_SAI5_RXC_SAI1_TX_DATA1                                 0x144 0x3AC 0x000 0x1 0x0
+#define MX8MM_IOMUXC_SAI5_RXC_PDM_CLK                                       0x144 0x3AC 0x000 0x4 0x0
+#define MX8MM_IOMUXC_SAI5_RXC_GPIO3_IO20                                    0x144 0x3AC 0x000 0x5 0x0
+#define MX8MM_IOMUXC_SAI5_RXD0_SAI5_RX_DATA0                                0x148 0x3B0 0x4D4 0x0 0x0
+#define MX8MM_IOMUXC_SAI5_RXD0_SAI1_TX_DATA2                                0x148 0x3B0 0x000 0x1 0x0
+#define MX8MM_IOMUXC_SAI5_RXD0_PDM_DATA0                                    0x148 0x3B0 0x534 0x4 0x0
+#define MX8MM_IOMUXC_SAI5_RXD0_GPIO3_IO21                                   0x148 0x3B0 0x000 0x5 0x0
+#define MX8MM_IOMUXC_SAI5_RXD1_SAI5_RX_DATA1                                0x14C 0x3B4 0x4D8 0x0 0x0
+#define MX8MM_IOMUXC_SAI5_RXD1_SAI1_TX_DATA3                                0x14C 0x3B4 0x000 0x1 0x0
+#define MX8MM_IOMUXC_SAI5_RXD1_SAI1_TX_SYNC                                 0x14C 0x3B4 0x4CC 0x2 0x0
+#define MX8MM_IOMUXC_SAI5_RXD1_SAI5_TX_SYNC                                 0x14C 0x3B4 0x4EC 0x3 0x0
+#define MX8MM_IOMUXC_SAI5_RXD1_PDM_DATA1                                    0x14C 0x3B4 0x538 0x4 0x0
+#define MX8MM_IOMUXC_SAI5_RXD1_GPIO3_IO22                                   0x14C 0x3B4 0x000 0x5 0x0
+#define MX8MM_IOMUXC_SAI5_RXD2_SAI5_RX_DATA2                                0x150 0x3B8 0x4DC 0x0 0x0
+#define MX8MM_IOMUXC_SAI5_RXD2_SAI1_TX_DATA4                                0x150 0x3B8 0x000 0x1 0x0
+#define MX8MM_IOMUXC_SAI5_RXD2_SAI1_TX_SYNC                                 0x150 0x3B8 0x4CC 0x2 0x1
+#define MX8MM_IOMUXC_SAI5_RXD2_SAI5_TX_BCLK                                 0x150 0x3B8 0x4E8 0x3 0x0
+#define MX8MM_IOMUXC_SAI5_RXD2_PDM_DATA2                                    0x150 0x3B8 0x53c 0x4 0x0
+#define MX8MM_IOMUXC_SAI5_RXD2_GPIO3_IO23                                   0x150 0x3B8 0x000 0x5 0x0
+#define MX8MM_IOMUXC_SAI5_RXD3_SAI5_RX_DATA3                                0x154 0x3BC 0x4E0 0x0 0x0
+#define MX8MM_IOMUXC_SAI5_RXD3_SAI1_TX_DATA5                                0x154 0x3BC 0x000 0x1 0x0
+#define MX8MM_IOMUXC_SAI5_RXD3_SAI1_TX_SYNC                                 0x154 0x3BC 0x4CC 0x2 0x2
+#define MX8MM_IOMUXC_SAI5_RXD3_SAI5_TX_DATA0                                0x154 0x3BC 0x000 0x3 0x0
+#define MX8MM_IOMUXC_SAI5_RXD3_PDM_DATA3                                    0x154 0x3BC 0x540 0x4 0x0
+#define MX8MM_IOMUXC_SAI5_RXD3_GPIO3_IO24                                   0x154 0x3BC 0x000 0x5 0x0
+#define MX8MM_IOMUXC_SAI5_MCLK_SAI5_MCLK                                    0x158 0x3C0 0x52C 0x0 0x0
+#define MX8MM_IOMUXC_SAI5_MCLK_SAI1_TX_BCLK                                 0x158 0x3C0 0x4C8 0x1 0x0
+#define MX8MM_IOMUXC_SAI5_MCLK_SAI4_MCLK                                    0x158 0x3C0 0x000 0x2 0x0
+#define MX8MM_IOMUXC_SAI5_MCLK_GPIO3_IO25                                   0x158 0x3C0 0x000 0x5 0x0
+#define MX8MM_IOMUXC_SAI5_MCLK_CCMSRCGPCMIX_TESTER_ACK                      0x158 0x3C0 0x000 0x6 0x0
+#define MX8MM_IOMUXC_SAI1_RXFS_SAI1_RX_SYNC                                 0x15C 0x3C4 0x4C4 0x0 0x0
+#define MX8MM_IOMUXC_SAI1_RXFS_SAI5_RX_SYNC                                 0x15C 0x3C4 0x4E4 0x1 0x1
+#define MX8MM_IOMUXC_SAI1_RXFS_CORESIGHT_TRACE_CLK                          0x15C 0x3C4 0x000 0x4 0x0
+#define MX8MM_IOMUXC_SAI1_RXFS_GPIO4_IO0                                    0x15C 0x3C4 0x000 0x5 0x0
+#define MX8MM_IOMUXC_SAI1_RXFS_SIM_M_HADDR15                                0x15C 0x3C4 0x000 0x7 0x0
+#define MX8MM_IOMUXC_SAI1_RXC_SAI1_RX_BCLK                                  0x160 0x3C8 0x000 0x0 0x0
+#define MX8MM_IOMUXC_SAI1_RXC_SAI5_RX_BCLK                                  0x160 0x3C8 0x4D0 0x1 0x1
+#define MX8MM_IOMUXC_SAI1_RXC_CORESIGHT_TRACE_CTL                           0x160 0x3C8 0x000 0x4 0x0
+#define MX8MM_IOMUXC_SAI1_RXC_GPIO4_IO1                                     0x160 0x3C8 0x000 0x5 0x0
+#define MX8MM_IOMUXC_SAI1_RXC_SIM_M_HADDR16                                 0x160 0x3C8 0x000 0x7 0x0
+#define MX8MM_IOMUXC_SAI1_RXD0_SAI1_RX_DATA0                                0x164 0x3CC 0x000 0x0 0x0
+#define MX8MM_IOMUXC_SAI1_RXD0_SAI5_RX_DATA0                                0x164 0x3CC 0x4D4 0x1 0x1
+#define MX8MM_IOMUXC_SAI1_RXD0_PDM_DATA0                                    0x164 0x3CC 0x534 0x3 0x1
+#define MX8MM_IOMUXC_SAI1_RXD0_CORESIGHT_TRACE0                             0x164 0x3CC 0x000 0x4 0x0
+#define MX8MM_IOMUXC_SAI1_RXD0_GPIO4_IO2                                    0x164 0x3CC 0x000 0x5 0x0
+#define MX8MM_IOMUXC_SAI1_RXD0_CCMSRCGPCMIX_BOOT_CFG0                       0x164 0x3CC 0x000 0x6 0x0
+#define MX8MM_IOMUXC_SAI1_RXD0_SIM_M_HADDR17                                0x164 0x3CC 0x000 0x7 0x0
+#define MX8MM_IOMUXC_SAI1_RXD1_SAI1_RX_DATA1                                0x168 0x3D0 0x000 0x0 0x0
+#define MX8MM_IOMUXC_SAI1_RXD1_SAI5_RX_DATA1                                0x168 0x3D0 0x4D8 0x1 0x1
+#define MX8MM_IOMUXC_SAI1_RXD1_PDM_DATA1                                    0x168 0x3D0 0x538 0x3 0x1
+#define MX8MM_IOMUXC_SAI1_RXD1_CORESIGHT_TRACE1                             0x168 0x3D0 0x000 0x4 0x0
+#define MX8MM_IOMUXC_SAI1_RXD1_GPIO4_IO3                                    0x168 0x3D0 0x000 0x5 0x0
+#define MX8MM_IOMUXC_SAI1_RXD1_CCMSRCGPCMIX_BOOT_CFG1                       0x168 0x3D0 0x000 0x6 0x0
+#define MX8MM_IOMUXC_SAI1_RXD1_SIM_M_HADDR18                                0x168 0x3D0 0x000 0x7 0x0
+#define MX8MM_IOMUXC_SAI1_RXD2_SAI1_RX_DATA2                                0x16C 0x3D4 0x000 0x0 0x0
+#define MX8MM_IOMUXC_SAI1_RXD2_SAI5_RX_DATA2                                0x16C 0x3D4 0x4DC 0x1 0x1
+#define MX8MM_IOMUXC_SAI1_RXD2_PDM_DATA2                                    0x16C 0x3D4 0x53C 0x3 0x1
+#define MX8MM_IOMUXC_SAI1_RXD2_CORESIGHT_TRACE2                             0x16C 0x3D4 0x000 0x4 0x0
+#define MX8MM_IOMUXC_SAI1_RXD2_GPIO4_IO4                                    0x16C 0x3D4 0x000 0x5 0x0
+#define MX8MM_IOMUXC_SAI1_RXD2_CCMSRCGPCMIX_BOOT_CFG2                       0x16C 0x3D4 0x000 0x6 0x0
+#define MX8MM_IOMUXC_SAI1_RXD2_SIM_M_HADDR19                                0x16C 0x3D4 0x000 0x7 0x0
+#define MX8MM_IOMUXC_SAI1_RXD3_SAI1_RX_DATA3                                0x170 0x3D8 0x4E0 0x0 0x1
+#define MX8MM_IOMUXC_SAI1_RXD3_SAI5_RX_DATA3                                0x170 0x3D8 0x000 0x1 0x0
+#define MX8MM_IOMUXC_SAI1_RXD3_PDM_DATA3                                    0x170 0x3D8 0x540 0x3 0x1
+#define MX8MM_IOMUXC_SAI1_RXD3_CORESIGHT_TRACE3                             0x170 0x3D8 0x000 0x4 0x0
+#define MX8MM_IOMUXC_SAI1_RXD3_GPIO4_IO5                                    0x170 0x3D8 0x000 0x5 0x0
+#define MX8MM_IOMUXC_SAI1_RXD3_CCMSRCGPCMIX_BOOT_CFG3                       0x170 0x3D8 0x000 0x6 0x0
+#define MX8MM_IOMUXC_SAI1_RXD3_SIM_M_HADDR20                                0x170 0x3D8 0x000 0x7 0x0
+#define MX8MM_IOMUXC_SAI1_RXD4_SAI1_RX_DATA4                                0x174 0x3DC 0x000 0x0 0x0
+#define MX8MM_IOMUXC_SAI1_RXD4_SAI6_TX_BCLK                                 0x174 0x3DC 0x51C 0x1 0x0
+#define MX8MM_IOMUXC_SAI1_RXD4_SAI6_RX_BCLK                                 0x174 0x3DC 0x510 0x2 0x0
+#define MX8MM_IOMUXC_SAI1_RXD4_CORESIGHT_TRACE4                             0x174 0x3DC 0x000 0x4 0x0
+#define MX8MM_IOMUXC_SAI1_RXD4_GPIO4_IO6                                    0x174 0x3DC 0x000 0x5 0x0
+#define MX8MM_IOMUXC_SAI1_RXD4_CCMSRCGPCMIX_BOOT_CFG4                       0x174 0x3DC 0x000 0x6 0x0
+#define MX8MM_IOMUXC_SAI1_RXD4_SIM_M_HADDR21                                0x174 0x3DC 0x000 0x7 0x0
+#define MX8MM_IOMUXC_SAI1_RXD5_SAI1_RX_DATA5                                0x178 0x3E0 0x000 0x0 0x0
+#define MX8MM_IOMUXC_SAI1_RXD5_SAI6_TX_DATA0                                0x178 0x3E0 0x000 0x1 0x0
+#define MX8MM_IOMUXC_SAI1_RXD5_SAI6_RX_DATA0                                0x178 0x3E0 0x514 0x2 0x0
+#define MX8MM_IOMUXC_SAI1_RXD5_SAI1_RX_SYNC                                 0x178 0x3E0 0x4C4 0x3 0x1
+#define MX8MM_IOMUXC_SAI1_RXD5_CORESIGHT_TRACE5                             0x178 0x3E0 0x000 0x4 0x0
+#define MX8MM_IOMUXC_SAI1_RXD5_GPIO4_IO7                                    0x178 0x3E0 0x000 0x5 0x0
+#define MX8MM_IOMUXC_SAI1_RXD5_CCMSRCGPCMIX_BOOT_CFG5                       0x178 0x3E0 0x000 0x6 0x0
+#define MX8MM_IOMUXC_SAI1_RXD5_SIM_M_HADDR22                                0x178 0x3E0 0x000 0x7 0x0
+#define MX8MM_IOMUXC_SAI1_RXD6_SAI1_RX_DATA6                                0x17C 0x3E4 0x520 0x0 0x0
+#define MX8MM_IOMUXC_SAI1_RXD6_SAI6_TX_SYNC                                 0x17C 0x3E4 0x000 0x1 0x0
+#define MX8MM_IOMUXC_SAI1_RXD6_SAI6_RX_SYNC                                 0x17C 0x3E4 0x518 0x2 0x0
+#define MX8MM_IOMUXC_SAI1_RXD6_CORESIGHT_TRACE6                             0x17C 0x3E4 0x000 0x4 0x0
+#define MX8MM_IOMUXC_SAI1_RXD6_GPIO4_IO8                                    0x17C 0x3E4 0x000 0x5 0x0
+#define MX8MM_IOMUXC_SAI1_RXD6_CCMSRCGPCMIX_BOOT_CFG6                       0x17C 0x3E4 0x000 0x6 0x0
+#define MX8MM_IOMUXC_SAI1_RXD6_SIM_M_HADDR23                                0x17C 0x3E4 0x000 0x7 0x0
+#define MX8MM_IOMUXC_SAI1_RXD7_SAI1_RX_DATA7                                0x180 0x3E8 0x000 0x0 0x0
+#define MX8MM_IOMUXC_SAI1_RXD7_SAI6_MCLK                                    0x180 0x3E8 0x530 0x1 0x0
+#define MX8MM_IOMUXC_SAI1_RXD7_SAI1_TX_SYNC                                 0x180 0x3E8 0x4CC 0x2 0x4
+#define MX8MM_IOMUXC_SAI1_RXD7_SAI1_TX_DATA4                                0x180 0x3E8 0x000 0x3 0x0
+#define MX8MM_IOMUXC_SAI1_RXD7_CORESIGHT_TRACE7                             0x180 0x3E8 0x000 0x4 0x0
+#define MX8MM_IOMUXC_SAI1_RXD7_GPIO4_IO9                                    0x180 0x3E8 0x000 0x5 0x0
+#define MX8MM_IOMUXC_SAI1_RXD7_CCMSRCGPCMIX_BOOT_CFG7                       0x180 0x3E8 0x000 0x6 0x0
+#define MX8MM_IOMUXC_SAI1_RXD7_SIM_M_HADDR24                                0x180 0x3E8 0x000 0x7 0x0
+#define MX8MM_IOMUXC_SAI1_TXFS_SAI1_TX_SYNC                                 0x184 0x3EC 0x4CC 0x0 0x3
+#define MX8MM_IOMUXC_SAI1_TXFS_SAI5_TX_SYNC                                 0x184 0x3EC 0x4EC 0x1 0x1
+#define MX8MM_IOMUXC_SAI1_TXFS_CORESIGHT_EVENTO                             0x184 0x3EC 0x000 0x4 0x0
+#define MX8MM_IOMUXC_SAI1_TXFS_GPIO4_IO10                                   0x184 0x3EC 0x000 0x5 0x0
+#define MX8MM_IOMUXC_SAI1_TXFS_SIM_M_HADDR25                                0x184 0x3EC 0x000 0x7 0x0
+#define MX8MM_IOMUXC_SAI1_TXC_SAI1_TX_BCLK                                  0x188 0x3F0 0x4C8 0x0 0x1
+#define MX8MM_IOMUXC_SAI1_TXC_SAI5_TX_BCLK                                  0x188 0x3F0 0x4E8 0x1 0x1
+#define MX8MM_IOMUXC_SAI1_TXC_CORESIGHT_EVENTI                              0x188 0x3F0 0x000 0x4 0x0
+#define MX8MM_IOMUXC_SAI1_TXC_GPIO4_IO11                                    0x188 0x3F0 0x000 0x5 0x0
+#define MX8MM_IOMUXC_SAI1_TXC_SIM_M_HADDR26                                 0x188 0x3F0 0x000 0x7 0x0
+#define MX8MM_IOMUXC_SAI1_TXD0_SAI1_TX_DATA0                                0x18C 0x3F4 0x000 0x0 0x0
+#define MX8MM_IOMUXC_SAI1_TXD0_SAI5_TX_DATA0                                0x18C 0x3F4 0x000 0x1 0x0
+#define MX8MM_IOMUXC_SAI1_TXD0_CORESIGHT_TRACE8                             0x18C 0x3F4 0x000 0x4 0x0
+#define MX8MM_IOMUXC_SAI1_TXD0_GPIO4_IO12                                   0x18C 0x3F4 0x000 0x5 0x0
+#define MX8MM_IOMUXC_SAI1_TXD0_CCMSRCGPCMIX_BOOT_CFG8                       0x18C 0x3F4 0x000 0x6 0x0
+#define MX8MM_IOMUXC_SAI1_TXD0_SIM_M_HADDR27                                0x18C 0x3F4 0x000 0x7 0x0
+#define MX8MM_IOMUXC_SAI1_TXD1_SAI1_TX_DATA1                                0x190 0x3F8 0x000 0x0 0x0
+#define MX8MM_IOMUXC_SAI1_TXD1_SAI5_TX_DATA1                                0x190 0x3F8 0x000 0x1 0x0
+#define MX8MM_IOMUXC_SAI1_TXD1_CORESIGHT_TRACE9                             0x190 0x3F8 0x000 0x4 0x0
+#define MX8MM_IOMUXC_SAI1_TXD1_GPIO4_IO13                                   0x190 0x3F8 0x000 0x5 0x0
+#define MX8MM_IOMUXC_SAI1_TXD1_CCMSRCGPCMIX_BOOT_CFG9                       0x190 0x3F8 0x000 0x6 0x0
+#define MX8MM_IOMUXC_SAI1_TXD1_SIM_M_HADDR28                                0x190 0x3F8 0x000 0x7 0x0
+#define MX8MM_IOMUXC_SAI1_TXD2_SAI1_TX_DATA2                                0x194 0x3FC 0x000 0x0 0x0
+#define MX8MM_IOMUXC_SAI1_TXD2_SAI5_TX_DATA2                                0x194 0x3FC 0x000 0x1 0x0
+#define MX8MM_IOMUXC_SAI1_TXD2_CORESIGHT_TRACE10                            0x194 0x3FC 0x000 0x4 0x0
+#define MX8MM_IOMUXC_SAI1_TXD2_GPIO4_IO14                                   0x194 0x3FC 0x000 0x5 0x0
+#define MX8MM_IOMUXC_SAI1_TXD2_CCMSRCGPCMIX_BOOT_CFG10                      0x194 0x3FC 0x000 0x6 0x0
+#define MX8MM_IOMUXC_SAI1_TXD2_SIM_M_HADDR29                                0x194 0x3FC 0x000 0x7 0x0
+#define MX8MM_IOMUXC_SAI1_TXD3_SAI1_TX_DATA3                                0x198 0x400 0x000 0x0 0x0
+#define MX8MM_IOMUXC_SAI1_TXD3_SAI5_TX_DATA3                                0x198 0x400 0x000 0x1 0x0
+#define MX8MM_IOMUXC_SAI1_TXD3_CORESIGHT_TRACE11                            0x198 0x400 0x000 0x4 0x0
+#define MX8MM_IOMUXC_SAI1_TXD3_GPIO4_IO15                                   0x198 0x400 0x000 0x5 0x0
+#define MX8MM_IOMUXC_SAI1_TXD3_CCMSRCGPCMIX_BOOT_CFG11                      0x198 0x400 0x000 0x6 0x0
+#define MX8MM_IOMUXC_SAI1_TXD3_SIM_M_HADDR30                                0x198 0x400 0x000 0x7 0x0
+#define MX8MM_IOMUXC_SAI1_TXD4_SAI1_TX_DATA4                                0x19C 0x404 0x000 0x0 0x0
+#define MX8MM_IOMUXC_SAI1_TXD4_SAI6_RX_BCLK                                 0x19C 0x404 0x510 0x1 0x1
+#define MX8MM_IOMUXC_SAI1_TXD4_SAI6_TX_BCLK                                 0x19C 0x404 0x51C 0x2 0x1
+#define MX8MM_IOMUXC_SAI1_TXD4_CORESIGHT_TRACE12                            0x19C 0x404 0x000 0x4 0x0
+#define MX8MM_IOMUXC_SAI1_TXD4_GPIO4_IO16                                   0x19C 0x404 0x000 0x5 0x0
+#define MX8MM_IOMUXC_SAI1_TXD4_CCMSRCGPCMIX_BOOT_CFG12                      0x19C 0x404 0x000 0x6 0x0
+#define MX8MM_IOMUXC_SAI1_TXD4_SIM_M_HADDR31                                0x19C 0x404 0x000 0x7 0x0
+#define MX8MM_IOMUXC_SAI1_TXD5_SAI1_TX_DATA5                                0x1A0 0x408 0x000 0x0 0x0
+#define MX8MM_IOMUXC_SAI1_TXD5_SAI6_RX_DATA0                                0x1A0 0x408 0x514 0x1 0x1
+#define MX8MM_IOMUXC_SAI1_TXD5_SAI6_TX_DATA0                                0x1A0 0x408 0x000 0x2 0x0
+#define MX8MM_IOMUXC_SAI1_TXD5_CORESIGHT_TRACE13                            0x1A0 0x408 0x000 0x4 0x0
+#define MX8MM_IOMUXC_SAI1_TXD5_GPIO4_IO17                                   0x1A0 0x408 0x000 0x5 0x0
+#define MX8MM_IOMUXC_SAI1_TXD5_CCMSRCGPCMIX_BOOT_CFG13                      0x1A0 0x408 0x000 0x6 0x0
+#define MX8MM_IOMUXC_SAI1_TXD5_SIM_M_HBURST0                                0x1A0 0x408 0x000 0x7 0x0
+#define MX8MM_IOMUXC_SAI1_TXD6_SAI1_TX_DATA6                                0x1A4 0x40C 0x000 0x0 0x0
+#define MX8MM_IOMUXC_SAI1_TXD6_SAI6_RX_SYNC                                 0x1A4 0x40C 0x518 0x1 0x1
+#define MX8MM_IOMUXC_SAI1_TXD6_SAI6_TX_SYNC                                 0x1A4 0x40C 0x520 0x2 0x1
+#define MX8MM_IOMUXC_SAI1_TXD6_CORESIGHT_TRACE14                            0x1A4 0x40C 0x000 0x4 0x0
+#define MX8MM_IOMUXC_SAI1_TXD6_GPIO4_IO18                                   0x1A4 0x40C 0x000 0x5 0x0
+#define MX8MM_IOMUXC_SAI1_TXD6_CCMSRCGPCMIX_BOOT_CFG14                      0x1A4 0x40C 0x000 0x6 0x0
+#define MX8MM_IOMUXC_SAI1_TXD6_SIM_M_HBURST1                                0x1A4 0x40C 0x000 0x7 0x0
+#define MX8MM_IOMUXC_SAI1_TXD7_SAI1_TX_DATA7                                0x1A8 0x410 0x000 0x0 0x0
+#define MX8MM_IOMUXC_SAI1_TXD7_SAI6_MCLK                                    0x1A8 0x410 0x530 0x1 0x1
+#define MX8MM_IOMUXC_SAI1_TXD7_PDM_CLK                                      0x1A8 0x410 0x000 0x3 0x0
+#define MX8MM_IOMUXC_SAI1_TXD7_CORESIGHT_TRACE15                            0x1A8 0x410 0x000 0x4 0x0
+#define MX8MM_IOMUXC_SAI1_TXD7_GPIO4_IO19                                   0x1A8 0x410 0x000 0x5 0x0
+#define MX8MM_IOMUXC_SAI1_TXD7_CCMSRCGPCMIX_BOOT_CFG15                      0x1A8 0x410 0x000 0x6 0x0
+#define MX8MM_IOMUXC_SAI1_TXD7_SIM_M_HBURST2                                0x1A8 0x410 0x000 0x7 0x0
+#define MX8MM_IOMUXC_SAI1_MCLK_SAI1_MCLK                                    0x1AC 0x414 0x000 0x0 0x0
+#define MX8MM_IOMUXC_SAI1_MCLK_SAI5_MCLK                                    0x1AC 0x414 0x52C 0x1 0x1
+#define MX8MM_IOMUXC_SAI1_MCLK_SAI1_TX_BCLK                                 0x1AC 0x414 0x4C8 0x2 0x2
+#define MX8MM_IOMUXC_SAI1_MCLK_PDM_CLK                                      0x1AC 0x414 0x000 0x3 0x0
+#define MX8MM_IOMUXC_SAI1_MCLK_GPIO4_IO20                                   0x1AC 0x414 0x000 0x5 0x0
+#define MX8MM_IOMUXC_SAI1_MCLK_SIM_M_HRESP                                  0x1AC 0x414 0x000 0x7 0x0
+#define MX8MM_IOMUXC_SAI2_RXFS_SAI2_RX_SYNC                                 0x1B0 0x418 0x000 0x0 0x0
+#define MX8MM_IOMUXC_SAI2_RXFS_SAI5_TX_SYNC                                 0x1B0 0x418 0x4EC 0x1 0x2
+#define MX8MM_IOMUXC_SAI2_RXFS_GPIO4_IO21                                   0x1B0 0x418 0x000 0x5 0x0
+#define MX8MM_IOMUXC_SAI2_RXFS_SIM_M_HSIZE0                                 0x1B0 0x418 0x000 0x7 0x0
+#define MX8MM_IOMUXC_SAI2_RXC_SAI2_RX_BCLK                                  0x1B4 0x41C 0x000 0x0 0x0
+#define MX8MM_IOMUXC_SAI2_RXC_SAI5_TX_BCLK                                  0x1B4 0x41C 0x4E8 0x1 0x2
+#define MX8MM_IOMUXC_SAI2_RXC_GPIO4_IO22                                    0x1B4 0x41C 0x000 0x5 0x0
+#define MX8MM_IOMUXC_SAI2_RXC_SIM_M_HSIZE1                                  0x1B4 0x41C 0x000 0x7 0x0
+#define MX8MM_IOMUXC_SAI2_RXD0_SAI2_RX_DATA0                                0x1B8 0x420 0x000 0x0 0x0
+#define MX8MM_IOMUXC_SAI2_RXD0_SAI5_TX_DATA0                                0x1B8 0x420 0x000 0x1 0x0
+#define MX8MM_IOMUXC_SAI2_RXD0_GPIO4_IO23                                   0x1B8 0x420 0x000 0x5 0x0
+#define MX8MM_IOMUXC_SAI2_RXD0_SIM_M_HSIZE2                                 0x1B8 0x420 0x000 0x7 0x0
+#define MX8MM_IOMUXC_SAI2_TXFS_SAI2_TX_SYNC                                 0x1BC 0x424 0x000 0x0 0x0
+#define MX8MM_IOMUXC_SAI2_TXFS_SAI5_TX_DATA1                                0x1BC 0x424 0x000 0x1 0x0
+#define MX8MM_IOMUXC_SAI2_TXFS_GPIO4_IO24                                   0x1BC 0x424 0x000 0x5 0x0
+#define MX8MM_IOMUXC_SAI2_TXFS_SIM_M_HWRITE                                 0x1BC 0x424 0x000 0x7 0x0
+#define MX8MM_IOMUXC_SAI2_TXC_SAI2_TX_BCLK                                  0x1C0 0x428 0x000 0x0 0x0
+#define MX8MM_IOMUXC_SAI2_TXC_SAI5_TX_DATA2                                 0x1C0 0x428 0x000 0x1 0x0
+#define MX8MM_IOMUXC_SAI2_TXC_GPIO4_IO25                                    0x1C0 0x428 0x000 0x5 0x0
+#define MX8MM_IOMUXC_SAI2_TXC_SIM_M_HREADYOUT                               0x1C0 0x428 0x000 0x7 0x0
+#define MX8MM_IOMUXC_SAI2_TXD0_SAI2_TX_DATA0                                0x1C4 0x42C 0x000 0x0 0x0
+#define MX8MM_IOMUXC_SAI2_TXD0_SAI5_TX_DATA3                                0x1C4 0x42C 0x000 0x1 0x0
+#define MX8MM_IOMUXC_SAI2_TXD0_GPIO4_IO26                                   0x1C4 0x42C 0x000 0x5 0x0
+#define MX8MM_IOMUXC_SAI2_TXD0_TPSMP_CLK                                    0x1C4 0x42C 0x000 0x7 0x0
+#define MX8MM_IOMUXC_SAI2_MCLK_SAI2_MCLK                                    0x1C8 0x430 0x000 0x0 0x0
+#define MX8MM_IOMUXC_SAI2_MCLK_SAI5_MCLK                                    0x1C8 0x430 0x52C 0x1 0x2
+#define MX8MM_IOMUXC_SAI2_MCLK_GPIO4_IO27                                   0x1C8 0x430 0x000 0x5 0x0
+#define MX8MM_IOMUXC_SAI2_MCLK_TPSMP_HDATA_DIR                              0x1C8 0x430 0x000 0x7 0x0
+#define MX8MM_IOMUXC_SAI3_RXFS_SAI3_RX_SYNC                                 0x1CC 0x434 0x000 0x0 0x0
+#define MX8MM_IOMUXC_SAI3_RXFS_GPT1_CAPTURE1                                0x1CC 0x434 0x000 0x1 0x0
+#define MX8MM_IOMUXC_SAI3_RXFS_SAI5_RX_SYNC                                 0x1CC 0x434 0x4E4 0x2 0x2
+#define MX8MM_IOMUXC_SAI3_RXFS_GPIO4_IO28                                   0x1CC 0x434 0x000 0x5 0x0
+#define MX8MM_IOMUXC_SAI3_RXFS_TPSMP_HTRANS0                                0x1CC 0x434 0x000 0x7 0x0
+#define MX8MM_IOMUXC_SAI3_RXC_SAI3_RX_BCLK                                  0x1D0 0x438 0x000 0x0 0x0
+#define MX8MM_IOMUXC_SAI3_RXC_GPT1_CAPTURE2                                 0x1D0 0x438 0x000 0x1 0x0
+#define MX8MM_IOMUXC_SAI3_RXC_SAI5_RX_BCLK                                  0x1D0 0x438 0x4D0 0x2 0x2
+#define MX8MM_IOMUXC_SAI3_RXC_GPIO4_IO29                                    0x1D0 0x438 0x000 0x5 0x0
+#define MX8MM_IOMUXC_SAI3_RXC_TPSMP_HTRANS1                                 0x1D0 0x438 0x000 0x7 0x0
+#define MX8MM_IOMUXC_SAI3_RXD_SAI3_RX_DATA0                                 0x1D4 0x43C 0x000 0x0 0x0
+#define MX8MM_IOMUXC_SAI3_RXD_GPT1_COMPARE1                                 0x1D4 0x43C 0x000 0x1 0x0
+#define MX8MM_IOMUXC_SAI3_RXD_SAI5_RX_DATA0                                 0x1D4 0x43C 0x4D4 0x2 0x2
+#define MX8MM_IOMUXC_SAI3_RXD_GPIO4_IO30                                    0x1D4 0x43C 0x000 0x5 0x0
+#define MX8MM_IOMUXC_SAI3_RXD_TPSMP_HDATA0                                  0x1D4 0x43C 0x000 0x7 0x0
+#define MX8MM_IOMUXC_SAI3_TXFS_SAI3_TX_SYNC                                 0x1D8 0x440 0x000 0x0 0x0
+#define MX8MM_IOMUXC_SAI3_TXFS_GPT1_CLK                                     0x1D8 0x440 0x000 0x1 0x0
+#define MX8MM_IOMUXC_SAI3_TXFS_SAI5_RX_DATA1                                0x1D8 0x440 0x4D8 0x2 0x2
+#define MX8MM_IOMUXC_SAI3_TXFS_GPIO4_IO31                                   0x1D8 0x440 0x000 0x5 0x0
+#define MX8MM_IOMUXC_SAI3_TXFS_TPSMP_HDATA1                                 0x1D8 0x440 0x000 0x7 0x0
+#define MX8MM_IOMUXC_SAI3_TXC_SAI3_TX_BCLK                                  0x1DC 0x444 0x000 0x0 0x0
+#define MX8MM_IOMUXC_SAI3_TXC_GPT1_COMPARE2                                 0x1DC 0x444 0x000 0x1 0x0
+#define MX8MM_IOMUXC_SAI3_TXC_SAI5_RX_DATA2                                 0x1DC 0x444 0x4DC 0x2 0x2
+#define MX8MM_IOMUXC_SAI3_TXC_GPIO5_IO0                                     0x1DC 0x444 0x000 0x5 0x0
+#define MX8MM_IOMUXC_SAI3_TXC_TPSMP_HDATA2                                  0x1DC 0x444 0x000 0x7 0x0
+#define MX8MM_IOMUXC_SAI3_TXD_SAI3_TX_DATA0                                 0x1E0 0x448 0x000 0x0 0x0
+#define MX8MM_IOMUXC_SAI3_TXD_GPT1_COMPARE3                                 0x1E0 0x448 0x000 0x1 0x0
+#define MX8MM_IOMUXC_SAI3_TXD_SAI5_RX_DATA3                                 0x1E0 0x448 0x4E0 0x2 0x2
+#define MX8MM_IOMUXC_SAI3_TXD_GPIO5_IO1                                     0x1E0 0x448 0x000 0x5 0x0
+#define MX8MM_IOMUXC_SAI3_TXD_TPSMP_HDATA3                                  0x1E0 0x448 0x000 0x7 0x0
+#define MX8MM_IOMUXC_SAI3_MCLK_SAI3_MCLK                                    0x1E4 0x44C 0x000 0x0 0x0
+#define MX8MM_IOMUXC_SAI3_MCLK_PWM4_OUT                                     0x1E4 0x44C 0x000 0x1 0x0
+#define MX8MM_IOMUXC_SAI3_MCLK_SAI5_MCLK                                    0x1E4 0x44C 0x52C 0x2 0x3
+#define MX8MM_IOMUXC_SAI3_MCLK_GPIO5_IO2                                    0x1E4 0x44C 0x000 0x5 0x0
+#define MX8MM_IOMUXC_SAI3_MCLK_TPSMP_HDATA4                                 0x1E4 0x44C 0x000 0x7 0x0
+#define MX8MM_IOMUXC_SPDIF_TX_SPDIF1_OUT                                    0x1E8 0x450 0x000 0x0 0x0
+#define MX8MM_IOMUXC_SPDIF_TX_PWM3_OUT                                      0x1E8 0x450 0x000 0x1 0x0
+#define MX8MM_IOMUXC_SPDIF_TX_GPIO5_IO3                                     0x1E8 0x450 0x000 0x5 0x0
+#define MX8MM_IOMUXC_SPDIF_TX_TPSMP_HDATA5                                  0x1E8 0x450 0x000 0x7 0x0
+#define MX8MM_IOMUXC_SPDIF_RX_SPDIF1_IN                                     0x1EC 0x454 0x000 0x0 0x0
+#define MX8MM_IOMUXC_SPDIF_RX_PWM2_OUT                                      0x1EC 0x454 0x000 0x1 0x0
+#define MX8MM_IOMUXC_SPDIF_RX_GPIO5_IO4                                     0x1EC 0x454 0x000 0x5 0x0
+#define MX8MM_IOMUXC_SPDIF_RX_TPSMP_HDATA6                                  0x1EC 0x454 0x000 0x7 0x0
+#define MX8MM_IOMUXC_SPDIF_EXT_CLK_SPDIF1_EXT_CLK                           0x1F0 0x458 0x000 0x0 0x0
+#define MX8MM_IOMUXC_SPDIF_EXT_CLK_PWM1_OUT                                 0x1F0 0x458 0x000 0x1 0x0
+#define MX8MM_IOMUXC_SPDIF_EXT_CLK_GPIO5_IO5                                0x1F0 0x458 0x000 0x5 0x0
+#define MX8MM_IOMUXC_SPDIF_EXT_CLK_TPSMP_HDATA7                             0x1F0 0x458 0x000 0x7 0x0
+#define MX8MM_IOMUXC_ECSPI1_SCLK_ECSPI1_SCLK                                0x1F4 0x45C 0x000 0x0 0x0
+#define MX8MM_IOMUXC_ECSPI1_SCLK_UART3_DCE_RX                               0x1F4 0x45C 0x504 0x1 0x0
+#define MX8MM_IOMUXC_ECSPI1_SCLK_UART3_DTE_TX                               0x1F4 0x45C 0x000 0x1 0x0
+#define MX8MM_IOMUXC_ECSPI1_SCLK_GPIO5_IO6                                  0x1F4 0x45C 0x000 0x5 0x0
+#define MX8MM_IOMUXC_ECSPI1_SCLK_TPSMP_HDATA8                               0x1F4 0x45C 0x000 0x7 0x0
+#define MX8MM_IOMUXC_ECSPI1_MOSI_ECSPI1_MOSI                                0x1F8 0x460 0x000 0x0 0x0
+#define MX8MM_IOMUXC_ECSPI1_MOSI_UART3_DCE_TX                               0x1F8 0x460 0x000 0x1 0x0
+#define MX8MM_IOMUXC_ECSPI1_MOSI_UART3_DTE_RX                               0x1F8 0x460 0x504 0x1 0x1
+#define MX8MM_IOMUXC_ECSPI1_MOSI_GPIO5_IO7                                  0x1F8 0x460 0x000 0x5 0x0
+#define MX8MM_IOMUXC_ECSPI1_MOSI_TPSMP_HDATA9                               0x1F8 0x460 0x000 0x7 0x0
+#define MX8MM_IOMUXC_ECSPI1_MISO_ECSPI1_MISO                                0x1FC 0x464 0x000 0x0 0x0
+#define MX8MM_IOMUXC_ECSPI1_MISO_UART3_DCE_CTS_B                            0x1FC 0x464 0x000 0x1 0x0
+#define MX8MM_IOMUXC_ECSPI1_MISO_UART3_DTE_RTS_B                            0x1FC 0x464 0x500 0x1 0x0
+#define MX8MM_IOMUXC_ECSPI1_MISO_GPIO5_IO8                                  0x1FC 0x464 0x000 0x5 0x0
+#define MX8MM_IOMUXC_ECSPI1_MISO_TPSMP_HDATA10                              0x1FC 0x464 0x000 0x7 0x0
+#define MX8MM_IOMUXC_ECSPI1_SS0_ECSPI1_SS0                                  0x200 0x468 0x000 0x0 0x0
+#define MX8MM_IOMUXC_ECSPI1_SS0_UART3_DCE_RTS_B                             0x200 0x468 0x500 0x1 0x1
+#define MX8MM_IOMUXC_ECSPI1_SS0_UART3_DTE_CTS_B                             0x200 0x468 0x000 0x1 0x0
+#define MX8MM_IOMUXC_ECSPI1_SS0_GPIO5_IO9                                   0x200 0x468 0x000 0x5 0x0
+#define MX8MM_IOMUXC_ECSPI1_SS0_TPSMP_HDATA11                               0x200 0x468 0x000 0x7 0x0
+#define MX8MM_IOMUXC_ECSPI2_SCLK_ECSPI2_SCLK                                0x204 0x46C 0x000 0x0 0x0
+#define MX8MM_IOMUXC_ECSPI2_SCLK_UART4_DCE_RX                               0x204 0x46C 0x50C 0x1 0x0
+#define MX8MM_IOMUXC_ECSPI2_SCLK_UART4_DTE_TX                               0x204 0x46C 0x000 0x1 0x0
+#define MX8MM_IOMUXC_ECSPI2_SCLK_GPIO5_IO10                                 0x204 0x46C 0x000 0x5 0x0
+#define MX8MM_IOMUXC_ECSPI2_SCLK_TPSMP_HDATA12                              0x204 0x46C 0x000 0x7 0x0
+#define MX8MM_IOMUXC_ECSPI2_MOSI_ECSPI2_MOSI                                0x208 0x470 0x000 0x0 0x0
+#define MX8MM_IOMUXC_ECSPI2_MOSI_UART4_DCE_TX                               0x208 0x470 0x000 0x1 0x0
+#define MX8MM_IOMUXC_ECSPI2_MOSI_UART4_DTE_RX                               0x208 0x470 0x50C 0x1 0x1
+#define MX8MM_IOMUXC_ECSPI2_MOSI_GPIO5_IO11                                 0x208 0x470 0x000 0x5 0x0
+#define MX8MM_IOMUXC_ECSPI2_MOSI_TPSMP_HDATA13                              0x208 0x470 0x000 0x7 0x0
+#define MX8MM_IOMUXC_ECSPI2_MISO_ECSPI2_MISO                                0x20C 0x474 0x000 0x0 0x0
+#define MX8MM_IOMUXC_ECSPI2_MISO_UART4_DCE_CTS_B                            0x20C 0x474 0x000 0x1 0x0
+#define MX8MM_IOMUXC_ECSPI2_MISO_UART4_DTE_RTS_B                            0x20C 0x474 0x508 0x1 0x0
+#define MX8MM_IOMUXC_ECSPI2_MISO_GPIO5_IO12                                 0x20C 0x474 0x000 0x5 0x0
+#define MX8MM_IOMUXC_ECSPI2_MISO_TPSMP_HDATA14                              0x20C 0x474 0x000 0x7 0x0
+#define MX8MM_IOMUXC_ECSPI2_SS0_ECSPI2_SS0                                  0x210 0x478 0x000 0x0 0x0
+#define MX8MM_IOMUXC_ECSPI2_SS0_UART4_DCE_RTS_B                             0x210 0x478 0x508 0x1 0x1
+#define MX8MM_IOMUXC_ECSPI2_SS0_UART4_DTE_CTS_B                             0x210 0x478 0x000 0x1 0x0
+#define MX8MM_IOMUXC_ECSPI2_SS0_GPIO5_IO13                                  0x210 0x478 0x000 0x5 0x0
+#define MX8MM_IOMUXC_ECSPI2_SS0_TPSMP_HDATA15                               0x210 0x478 0x000 0x7 0x0
+#define MX8MM_IOMUXC_I2C1_SCL_I2C1_SCL                                      0x214 0x47C 0x000 0x0 0x0
+#define MX8MM_IOMUXC_I2C1_SCL_ENET1_MDC                                     0x214 0x47C 0x000 0x1 0x0
+#define MX8MM_IOMUXC_I2C1_SCL_GPIO5_IO14                                    0x214 0x47C 0x000 0x5 0x0
+#define MX8MM_IOMUXC_I2C1_SCL_TPSMP_HDATA16                                 0x214 0x47C 0x000 0x7 0x0
+#define MX8MM_IOMUXC_I2C1_SDA_I2C1_SDA                                      0x218 0x480 0x000 0x0 0x0
+#define MX8MM_IOMUXC_I2C1_SDA_ENET1_MDIO                                    0x218 0x480 0x4C0 0x1 0x2
+#define MX8MM_IOMUXC_I2C1_SDA_GPIO5_IO15                                    0x218 0x480 0x000 0x5 0x0
+#define MX8MM_IOMUXC_I2C1_SDA_TPSMP_HDATA17                                 0x218 0x480 0x000 0x7 0x0
+#define MX8MM_IOMUXC_I2C2_SCL_I2C2_SCL                                      0x21C 0x484 0x000 0x0 0x0
+#define MX8MM_IOMUXC_I2C2_SCL_ENET1_1588_EVENT1_IN                          0x21C 0x484 0x000 0x1 0x0
+#define MX8MM_IOMUXC_I2C2_SCL_GPIO5_IO16                                    0x21C 0x484 0x000 0x5 0x0
+#define MX8MM_IOMUXC_I2C2_SCL_TPSMP_HDATA18                                 0x21C 0x484 0x000 0x7 0x0
+#define MX8MM_IOMUXC_I2C2_SDA_I2C2_SDA                                      0x220 0x488 0x000 0x0 0x0
+#define MX8MM_IOMUXC_I2C2_SDA_ENET1_1588_EVENT1_OUT                         0x220 0x488 0x000 0x1 0x0
+#define MX8MM_IOMUXC_I2C2_SDA_GPIO5_IO17                                    0x220 0x488 0x000 0x5 0x0
+#define MX8MM_IOMUXC_I2C2_SDA_TPSMP_HDATA19                                 0x220 0x488 0x000 0x7 0x0
+#define MX8MM_IOMUXC_I2C3_SCL_I2C3_SCL                                      0x224 0x48C 0x000 0x0 0x0
+#define MX8MM_IOMUXC_I2C3_SCL_PWM4_OUT                                      0x224 0x48C 0x000 0x1 0x0
+#define MX8MM_IOMUXC_I2C3_SCL_GPT2_CLK                                      0x224 0x48C 0x000 0x2 0x0
+#define MX8MM_IOMUXC_I2C3_SCL_GPIO5_IO18                                    0x224 0x48C 0x000 0x5 0x0
+#define MX8MM_IOMUXC_I2C3_SCL_TPSMP_HDATA20                                 0x224 0x48C 0x000 0x7 0x0
+#define MX8MM_IOMUXC_I2C3_SDA_I2C3_SDA                                      0x228 0x490 0x000 0x0 0x0
+#define MX8MM_IOMUXC_I2C3_SDA_PWM3_OUT                                      0x228 0x490 0x000 0x1 0x0
+#define MX8MM_IOMUXC_I2C3_SDA_GPT3_CLK                                      0x228 0x490 0x000 0x2 0x0
+#define MX8MM_IOMUXC_I2C3_SDA_GPIO5_IO19                                    0x228 0x490 0x000 0x5 0x0
+#define MX8MM_IOMUXC_I2C3_SDA_TPSMP_HDATA21                                 0x228 0x490 0x000 0x7 0x0
+#define MX8MM_IOMUXC_I2C4_SCL_I2C4_SCL                                      0x22C 0x494 0x000 0x0 0x0
+#define MX8MM_IOMUXC_I2C4_SCL_PWM2_OUT                                      0x22C 0x494 0x000 0x1 0x0
+#define MX8MM_IOMUXC_I2C4_SCL_PCIE1_CLKREQ_B                                0x22C 0x494 0x524 0x12 0x0
+#define MX8MM_IOMUXC_I2C4_SCL_GPIO5_IO20                                    0x22C 0x494 0x000 0x5 0x0
+#define MX8MM_IOMUXC_I2C4_SCL_TPSMP_HDATA22                                 0x22C 0x494 0x000 0x7 0x0
+#define MX8MM_IOMUXC_I2C4_SDA_I2C4_SDA                                      0x230 0x498 0x000 0x0 0x0
+#define MX8MM_IOMUXC_I2C4_SDA_PWM1_OUT                                      0x230 0x498 0x000 0x1 0x0
+#define MX8MM_IOMUXC_I2C4_SDA_PCIE2_CLKREQ_B                                0x230 0x498 0x528 0x2 0x0
+#define MX8MM_IOMUXC_I2C4_SDA_GPIO5_IO21                                    0x230 0x498 0x000 0x5 0x0
+#define MX8MM_IOMUXC_I2C4_SDA_TPSMP_HDATA23                                 0x230 0x498 0x000 0x7 0x0
+#define MX8MM_IOMUXC_UART1_RXD_UART1_DCE_RX                                 0x234 0x49C 0x4F4 0x0 0x0
+#define MX8MM_IOMUXC_UART1_RXD_UART1_DTE_TX                                 0x234 0x49C 0x000 0x0 0x0
+#define MX8MM_IOMUXC_UART1_RXD_ECSPI3_SCLK                                  0x234 0x49C 0x000 0x1 0x0
+#define MX8MM_IOMUXC_UART1_RXD_GPIO5_IO22                                   0x234 0x49C 0x000 0x5 0x0
+#define MX8MM_IOMUXC_UART1_RXD_TPSMP_HDATA24                                0x234 0x49C 0x000 0x7 0x0
+#define MX8MM_IOMUXC_UART1_TXD_UART1_DCE_TX                                 0x238 0x4A0 0x000 0x0 0x0
+#define MX8MM_IOMUXC_UART1_TXD_UART1_DTE_RX                                 0x238 0x4A0 0x4F4 0x0 0x0
+#define MX8MM_IOMUXC_UART1_TXD_ECSPI3_MOSI                                  0x238 0x4A0 0x000 0x1 0x0
+#define MX8MM_IOMUXC_UART1_TXD_GPIO5_IO23                                   0x238 0x4A0 0x000 0x5 0x0
+#define MX8MM_IOMUXC_UART1_TXD_TPSMP_HDATA25                                0x238 0x4A0 0x000 0x7 0x0
+#define MX8MM_IOMUXC_UART2_RXD_UART2_DCE_RX                                 0x23C 0x4A4 0x4FC 0x0 0x0
+#define MX8MM_IOMUXC_UART2_RXD_UART2_DTE_TX                                 0x23C 0x4A4 0x000 0x0 0x0
+#define MX8MM_IOMUXC_UART2_RXD_ECSPI3_MISO                                  0x23C 0x4A4 0x000 0x1 0x0
+#define MX8MM_IOMUXC_UART2_RXD_GPIO5_IO24                                   0x23C 0x4A4 0x000 0x5 0x0
+#define MX8MM_IOMUXC_UART2_RXD_TPSMP_HDATA26                                0x23C 0x4A4 0x000 0x7 0x0
+#define MX8MM_IOMUXC_UART2_TXD_UART2_DCE_TX                                 0x240 0x4A8 0x000 0x0 0x0
+#define MX8MM_IOMUXC_UART2_TXD_UART2_DTE_RX                                 0x240 0x4A8 0x4FC 0x0 0x1
+#define MX8MM_IOMUXC_UART2_TXD_ECSPI3_SS0                                   0x240 0x4A8 0x000 0x1 0x0
+#define MX8MM_IOMUXC_UART2_TXD_GPIO5_IO25                                   0x240 0x4A8 0x000 0x5 0x0
+#define MX8MM_IOMUXC_UART2_TXD_TPSMP_HDATA27                                0x240 0x4A8 0x000 0x7 0x0
+#define MX8MM_IOMUXC_UART3_RXD_UART3_DCE_RX                                 0x244 0x4AC 0x504 0x0 0x2
+#define MX8MM_IOMUXC_UART3_RXD_UART3_DTE_TX                                 0x244 0x4AC 0x000 0x0 0x0
+#define MX8MM_IOMUXC_UART3_RXD_UART1_DCE_CTS_B                              0x244 0x4AC 0x000 0x1 0x0
+#define MX8MM_IOMUXC_UART3_RXD_UART1_DTE_RTS_B                              0x244 0x4AC 0x4F0 0x1 0x0
+#define MX8MM_IOMUXC_UART3_RXD_GPIO5_IO26                                   0x244 0x4AC 0x000 0x5 0x0
+#define MX8MM_IOMUXC_UART3_RXD_TPSMP_HDATA28                                0x244 0x4AC 0x000 0x7 0x0
+#define MX8MM_IOMUXC_UART3_TXD_UART3_DCE_TX                                 0x248 0x4B0 0x000 0x0 0x0
+#define MX8MM_IOMUXC_UART3_TXD_UART3_DTE_RX                                 0x248 0x4B0 0x504 0x0 0x3
+#define MX8MM_IOMUXC_UART3_TXD_UART1_DCE_RTS_B                              0x248 0x4B0 0x4F0 0x1 0x1
+#define MX8MM_IOMUXC_UART3_TXD_UART1_DTE_CTS_B                              0x248 0x4B0 0x000 0x1 0x0
+#define MX8MM_IOMUXC_UART3_TXD_GPIO5_IO27                                   0x248 0x4B0 0x000 0x5 0x0
+#define MX8MM_IOMUXC_UART3_TXD_TPSMP_HDATA29                                0x248 0x4B0 0x000 0x7 0x0
+#define MX8MM_IOMUXC_UART4_RXD_UART4_DCE_RX                                 0x24C 0x4B4 0x50C 0x0 0x2
+#define MX8MM_IOMUXC_UART4_RXD_UART4_DTE_TX                                 0x24C 0x4B4 0x000 0x0 0x0
+#define MX8MM_IOMUXC_UART4_RXD_UART2_DCE_CTS_B                              0x24C 0x4B4 0x000 0x1 0x0
+#define MX8MM_IOMUXC_UART4_RXD_UART2_DTE_RTS_B                              0x24C 0x4B4 0x4F8 0x1 0x0
+#define MX8MM_IOMUXC_UART4_RXD_PCIE1_CLKREQ_B                               0x24C 0x4B4 0x524 0x2 0x1
+#define MX8MM_IOMUXC_UART4_RXD_GPIO5_IO28                                   0x24C 0x4B4 0x000 0x5 0x0
+#define MX8MM_IOMUXC_UART4_RXD_TPSMP_HDATA30                                0x24C 0x4B4 0x000 0x7 0x0
+#define MX8MM_IOMUXC_UART4_TXD_UART4_DCE_TX                                 0x250 0x4B8 0x000 0x0 0x0
+#define MX8MM_IOMUXC_UART4_TXD_UART4_DTE_RX                                 0x250 0x4B8 0x50C 0x0 0x3
+#define MX8MM_IOMUXC_UART4_TXD_UART2_DCE_RTS_B                              0x250 0x4B8 0x4F8 0x1 0x1
+#define MX8MM_IOMUXC_UART4_TXD_UART2_DTE_CTS_B                              0x250 0x4B8 0x000 0x1 0x0
+#define MX8MM_IOMUXC_UART4_TXD_PCIE2_CLKREQ_B                               0x250 0x4B8 0x528 0x2 0x1
+#define MX8MM_IOMUXC_UART4_TXD_GPIO5_IO29                                   0x250 0x4B8 0x000 0x5 0x0
+#define MX8MM_IOMUXC_UART4_TXD_TPSMP_HDATA31                                0x250 0x4B8 0x000 0x7 0x0
+
+#endif /* __DTS_IMX8MM_PINFUNC_H */
diff --git a/arch/arm/dts/imx8mm.dtsi b/arch/arm/dts/imx8mm.dtsi
new file mode 100644
index 0000000000..6b407a94c0
--- /dev/null
+++ b/arch/arm/dts/imx8mm.dtsi
@@ -0,0 +1,733 @@
+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
+/*
+ * Copyright 2019 NXP
+ */
+
+#include <dt-bindings/clock/imx8mm-clock.h>
+#include <dt-bindings/gpio/gpio.h>
+#include <dt-bindings/input/input.h>
+#include <dt-bindings/interrupt-controller/arm-gic.h>
+#include <dt-bindings/thermal/thermal.h>
+
+#include "imx8mm-pinfunc.h"
+
+/ {
+	compatible = "fsl,imx8mm";
+	interrupt-parent = <&gic>;
+	#address-cells = <2>;
+	#size-cells = <2>;
+
+	aliases {
+		ethernet0 = &fec1;
+		i2c0 = &i2c1;
+		i2c1 = &i2c2;
+		i2c2 = &i2c3;
+		i2c3 = &i2c4;
+		serial0 = &uart1;
+		serial1 = &uart2;
+		serial2 = &uart3;
+		serial3 = &uart4;
+		spi0 = &ecspi1;
+		spi1 = &ecspi2;
+		spi2 = &ecspi3;
+		mmc0 = &usdhc1;
+		mmc1 = &usdhc2;
+		mmc2 = &usdhc3;
+		gpio0 = &gpio1;
+		gpio1 = &gpio2;
+		gpio2 = &gpio3;
+		gpio3 = &gpio4;
+		gpio4 = &gpio5;
+	};
+
+	cpus {
+		#address-cells = <1>;
+		#size-cells = <0>;
+
+		A53_0: cpu at 0 {
+			device_type = "cpu";
+			compatible = "arm,cortex-a53";
+			reg = <0x0>;
+			clock-latency = <61036>; /* two CLK32 periods */
+			clocks = <&clk IMX8MM_CLK_ARM>;
+			enable-method = "psci";
+			next-level-cache = <&A53_L2>;
+			operating-points-v2 = <&a53_opp_table>;
+		};
+
+		A53_1: cpu at 1 {
+			device_type = "cpu";
+			compatible = "arm,cortex-a53";
+			reg = <0x1>;
+			clock-latency = <61036>; /* two CLK32 periods */
+			clocks = <&clk IMX8MM_CLK_ARM>;
+			enable-method = "psci";
+			next-level-cache = <&A53_L2>;
+			operating-points-v2 = <&a53_opp_table>;
+		};
+
+		A53_2: cpu at 2 {
+			device_type = "cpu";
+			compatible = "arm,cortex-a53";
+			reg = <0x2>;
+			clock-latency = <61036>; /* two CLK32 periods */
+			clocks = <&clk IMX8MM_CLK_ARM>;
+			enable-method = "psci";
+			next-level-cache = <&A53_L2>;
+			operating-points-v2 = <&a53_opp_table>;
+		};
+
+		A53_3: cpu at 3 {
+			device_type = "cpu";
+			compatible = "arm,cortex-a53";
+			reg = <0x3>;
+			clock-latency = <61036>; /* two CLK32 periods */
+			clocks = <&clk IMX8MM_CLK_ARM>;
+			enable-method = "psci";
+			next-level-cache = <&A53_L2>;
+			operating-points-v2 = <&a53_opp_table>;
+		};
+
+		A53_L2: l2-cache0 {
+			compatible = "cache";
+		};
+	};
+
+	a53_opp_table: opp-table {
+		compatible = "operating-points-v2";
+		opp-shared;
+
+		opp-1200000000 {
+			opp-hz = /bits/ 64 <1200000000>;
+			opp-microvolt = <850000>;
+			clock-latency-ns = <150000>;
+		};
+
+		opp-1600000000 {
+			opp-hz = /bits/ 64 <1600000000>;
+			opp-microvolt = <900000>;
+			clock-latency-ns = <150000>;
+			opp-suspend;
+		};
+	};
+
+	memory at 40000000 {
+		device_type = "memory";
+		reg = <0x0 0x40000000 0 0x80000000>;
+	};
+
+	osc_32k: clock-osc-32k {
+		compatible = "fixed-clock";
+		#clock-cells = <0>;
+		clock-frequency = <32768>;
+		clock-output-names = "osc_32k";
+	};
+
+	osc_24m: clock-osc-24m {
+		compatible = "fixed-clock";
+		#clock-cells = <0>;
+		clock-frequency = <24000000>;
+		clock-output-names = "osc_24m";
+	};
+
+	clk_ext1: clock-ext1 {
+		compatible = "fixed-clock";
+		#clock-cells = <0>;
+		clock-frequency = <133000000>;
+		clock-output-names = "clk_ext1";
+	};
+
+	clk_ext2: clock-ext2 {
+		compatible = "fixed-clock";
+		#clock-cells = <0>;
+		clock-frequency = <133000000>;
+		clock-output-names = "clk_ext2";
+	};
+
+	clk_ext3: clock-ext3 {
+		compatible = "fixed-clock";
+		#clock-cells = <0>;
+		clock-frequency = <133000000>;
+		clock-output-names = "clk_ext3";
+	};
+
+	clk_ext4: clock-ext4 {
+		compatible = "fixed-clock";
+		#clock-cells = <0>;
+		clock-frequency= <133000000>;
+		clock-output-names = "clk_ext4";
+	};
+
+	gic: interrupt-controller at 38800000 {
+		compatible = "arm,gic-v3";
+		reg = <0x0 0x38800000 0 0x10000>, /* GIC Dist */
+		      <0x0 0x38880000 0 0xC0000>; /* GICR (RD_base + SGI_base) */
+		#interrupt-cells = <3>;
+		interrupt-controller;
+		interrupts = <GIC_PPI 9 IRQ_TYPE_LEVEL_HIGH>;
+	};
+
+	psci {
+		compatible = "arm,psci-1.0";
+		method = "smc";
+	};
+
+	pmu {
+		compatible = "arm,armv8-pmuv3";
+		interrupts = <GIC_PPI 7
+			     (GIC_CPU_MASK_SIMPLE(6) | IRQ_TYPE_LEVEL_HIGH)>;
+		interrupt-affinity = <&A53_0>, <&A53_1>, <&A53_2>, <&A53_3>;
+	};
+
+	timer {
+		compatible = "arm,armv8-timer";
+		interrupts = <GIC_PPI 13 (GIC_CPU_MASK_SIMPLE(6) | IRQ_TYPE_LEVEL_LOW)>, /* Physical Secure */
+			     <GIC_PPI 14 (GIC_CPU_MASK_SIMPLE(6) | IRQ_TYPE_LEVEL_LOW)>, /* Physical Non-Secure */
+			     <GIC_PPI 11 (GIC_CPU_MASK_SIMPLE(6) | IRQ_TYPE_LEVEL_LOW)>, /* Virtual */
+			     <GIC_PPI 10 (GIC_CPU_MASK_SIMPLE(6) | IRQ_TYPE_LEVEL_LOW)>; /* Hypervisor */
+		clock-frequency = <8000000>;
+		arm,no-tick-in-suspend;
+	};
+
+	soc {
+		compatible = "simple-bus";
+		#address-cells = <1>;
+		#size-cells = <1>;
+		ranges = <0x0 0x0 0x0 0x3e000000>;
+
+		aips1: bus at 30000000 {
+			compatible = "fsl,aips-bus", "simple-bus";
+			#address-cells = <1>;
+			#size-cells = <1>;
+			ranges;
+
+			gpio1: gpio at 30200000 {
+				compatible = "fsl,imx8mm-gpio", "fsl,imx35-gpio";
+				reg = <0x30200000 0x10000>;
+				interrupts = <GIC_SPI 64 IRQ_TYPE_LEVEL_HIGH>,
+					     <GIC_SPI 65 IRQ_TYPE_LEVEL_HIGH>;
+				gpio-controller;
+				#gpio-cells = <2>;
+				interrupt-controller;
+				#interrupt-cells = <2>;
+			};
+
+			gpio2: gpio at 30210000 {
+				compatible = "fsl,imx8mm-gpio", "fsl,imx35-gpio";
+				reg = <0x30210000 0x10000>;
+				interrupts = <GIC_SPI 66 IRQ_TYPE_LEVEL_HIGH>,
+					     <GIC_SPI 67 IRQ_TYPE_LEVEL_HIGH>;
+				gpio-controller;
+				#gpio-cells = <2>;
+				interrupt-controller;
+				#interrupt-cells = <2>;
+			};
+
+			gpio3: gpio at 30220000 {
+				compatible = "fsl,imx8mm-gpio", "fsl,imx35-gpio";
+				reg = <0x30220000 0x10000>;
+				interrupts = <GIC_SPI 68 IRQ_TYPE_LEVEL_HIGH>,
+					     <GIC_SPI 69 IRQ_TYPE_LEVEL_HIGH>;
+				gpio-controller;
+				#gpio-cells = <2>;
+				interrupt-controller;
+				#interrupt-cells = <2>;
+			};
+
+			gpio4: gpio at 30230000 {
+				compatible = "fsl,imx8mm-gpio", "fsl,imx35-gpio";
+				reg = <0x30230000 0x10000>;
+				interrupts = <GIC_SPI 70 IRQ_TYPE_LEVEL_HIGH>,
+					     <GIC_SPI 71 IRQ_TYPE_LEVEL_HIGH>;
+				gpio-controller;
+				#gpio-cells = <2>;
+				interrupt-controller;
+				#interrupt-cells = <2>;
+			};
+
+			gpio5: gpio at 30240000 {
+				compatible = "fsl,imx8mm-gpio", "fsl,imx35-gpio";
+				reg = <0x30240000 0x10000>;
+				interrupts = <GIC_SPI 72 IRQ_TYPE_LEVEL_HIGH>,
+					     <GIC_SPI 73 IRQ_TYPE_LEVEL_HIGH>;
+				gpio-controller;
+				#gpio-cells = <2>;
+				interrupt-controller;
+				#interrupt-cells = <2>;
+			};
+
+			wdog1: watchdog at 30280000 {
+				compatible = "fsl,imx8mm-wdt", "fsl,imx21-wdt";
+				reg = <0x30280000 0x10000>;
+				interrupts = <GIC_SPI 78 IRQ_TYPE_LEVEL_HIGH>;
+				clocks = <&clk IMX8MM_CLK_WDOG1_ROOT>;
+				status = "disabled";
+			};
+
+			wdog2: watchdog at 30290000 {
+				compatible = "fsl,imx8mm-wdt", "fsl,imx21-wdt";
+				reg = <0x30290000 0x10000>;
+				interrupts = <GIC_SPI 79 IRQ_TYPE_LEVEL_HIGH>;
+				clocks = <&clk IMX8MM_CLK_WDOG2_ROOT>;
+				status = "disabled";
+			};
+
+			wdog3: watchdog at 302a0000 {
+				compatible = "fsl,imx8mm-wdt", "fsl,imx21-wdt";
+				reg = <0x302a0000 0x10000>;
+				interrupts = <GIC_SPI 10 IRQ_TYPE_LEVEL_HIGH>;
+				clocks = <&clk IMX8MM_CLK_WDOG3_ROOT>;
+				status = "disabled";
+			};
+
+			sdma2: dma-controller at 302c0000 {
+				compatible = "fsl,imx8mm-sdma", "fsl,imx7d-sdma";
+				reg = <0x302c0000 0x10000>;
+				interrupts = <GIC_SPI 103 IRQ_TYPE_LEVEL_HIGH>;
+				clocks = <&clk IMX8MM_CLK_SDMA2_ROOT>,
+					 <&clk IMX8MM_CLK_SDMA2_ROOT>;
+				clock-names = "ipg", "ahb";
+				#dma-cells = <3>;
+				fsl,sdma-ram-script-name = "imx/sdma/sdma-imx7d.bin";
+			};
+
+			sdma3: dma-controller at 302b0000 {
+				compatible = "fsl,imx8mm-sdma", "fsl,imx7d-sdma";
+				reg = <0x302b0000 0x10000>;
+				interrupts = <GIC_SPI 34 IRQ_TYPE_LEVEL_HIGH>;
+				clocks = <&clk IMX8MM_CLK_SDMA3_ROOT>,
+				 <&clk IMX8MM_CLK_SDMA3_ROOT>;
+				clock-names = "ipg", "ahb";
+				#dma-cells = <3>;
+				fsl,sdma-ram-script-name = "imx/sdma/sdma-imx7d.bin";
+			};
+
+			iomuxc: pinctrl at 30330000 {
+				compatible = "fsl,imx8mm-iomuxc";
+				reg = <0x30330000 0x10000>;
+			};
+
+			gpr: iomuxc-gpr at 30340000 {
+				compatible = "fsl,imx8mm-iomuxc-gpr", "syscon";
+				reg = <0x30340000 0x10000>;
+			};
+
+			ocotp: ocotp-ctrl at 30350000 {
+				compatible = "fsl,imx8mm-ocotp", "fsl,imx7d-ocotp", "syscon";
+				reg = <0x30350000 0x10000>;
+				clocks = <&clk IMX8MM_CLK_OCOTP_ROOT>;
+				/* For nvmem subnodes */
+				#address-cells = <1>;
+				#size-cells = <1>;
+			};
+
+			anatop: anatop at 30360000 {
+				compatible = "fsl,imx8mm-anatop", "syscon", "simple-bus";
+				reg = <0x30360000 0x10000>;
+			};
+
+			snvs: snvs at 30370000 {
+				compatible = "fsl,sec-v4.0-mon","syscon", "simple-mfd";
+				reg = <0x30370000 0x10000>;
+
+				snvs_rtc: snvs-rtc-lp {
+					compatible = "fsl,sec-v4.0-mon-rtc-lp";
+					regmap = <&snvs>;
+					offset = <0x34>;
+					interrupts = <GIC_SPI 19 IRQ_TYPE_LEVEL_HIGH>,
+						     <GIC_SPI 20 IRQ_TYPE_LEVEL_HIGH>;
+				};
+
+				snvs_pwrkey: snvs-powerkey {
+					compatible = "fsl,sec-v4.0-pwrkey";
+					regmap = <&snvs>;
+					interrupts = <GIC_SPI 4 IRQ_TYPE_LEVEL_HIGH>;
+					linux,keycode = <KEY_POWER>;
+					wakeup-source;
+				};
+			};
+
+			clk: clock-controller at 30380000 {
+				compatible = "fsl,imx8mm-ccm";
+				reg = <0x30380000 0x10000>;
+				#clock-cells = <1>;
+				clocks = <&osc_32k>, <&osc_24m>, <&clk_ext1>, <&clk_ext2>,
+					 <&clk_ext3>, <&clk_ext4>;
+				clock-names = "osc_32k", "osc_24m", "clk_ext1", "clk_ext2",
+					      "clk_ext3", "clk_ext4";
+			};
+
+			src: reset-controller at 30390000 {
+				compatible = "fsl,imx8mm-src", "syscon";
+				reg = <0x30390000 0x10000>;
+				interrupts = <GIC_SPI 89 IRQ_TYPE_LEVEL_HIGH>;
+				#reset-cells = <1>;
+			};
+		};
+
+		aips2: bus at 30400000 {
+			compatible = "fsl,aips-bus", "simple-bus";
+			#address-cells = <1>;
+			#size-cells = <1>;
+			ranges;
+
+			pwm1: pwm at 30660000 {
+				compatible = "fsl,imx8mm-pwm", "fsl,imx27-pwm";
+				reg = <0x30660000 0x10000>;
+				interrupts = <GIC_SPI 81 IRQ_TYPE_LEVEL_HIGH>;
+				clocks = <&clk IMX8MM_CLK_PWM1_ROOT>,
+					<&clk IMX8MM_CLK_PWM1_ROOT>;
+				clock-names = "ipg", "per";
+				#pwm-cells = <2>;
+				status = "disabled";
+			};
+
+			pwm2: pwm at 30670000 {
+				compatible = "fsl,imx8mm-pwm", "fsl,imx27-pwm";
+				reg = <0x30670000 0x10000>;
+				interrupts = <GIC_SPI 82 IRQ_TYPE_LEVEL_HIGH>;
+				clocks = <&clk IMX8MM_CLK_PWM2_ROOT>,
+					 <&clk IMX8MM_CLK_PWM2_ROOT>;
+				clock-names = "ipg", "per";
+				#pwm-cells = <2>;
+				status = "disabled";
+			};
+
+			pwm3: pwm at 30680000 {
+				compatible = "fsl,imx8mm-pwm", "fsl,imx27-pwm";
+				reg = <0x30680000 0x10000>;
+				interrupts = <GIC_SPI 83 IRQ_TYPE_LEVEL_HIGH>;
+				clocks = <&clk IMX8MM_CLK_PWM3_ROOT>,
+					 <&clk IMX8MM_CLK_PWM3_ROOT>;
+				clock-names = "ipg", "per";
+				#pwm-cells = <2>;
+				status = "disabled";
+			};
+
+			pwm4: pwm at 30690000 {
+				compatible = "fsl,imx8mm-pwm", "fsl,imx27-pwm";
+				reg = <0x30690000 0x10000>;
+				interrupts = <GIC_SPI 84 IRQ_TYPE_LEVEL_HIGH>;
+				clocks = <&clk IMX8MM_CLK_PWM4_ROOT>,
+					 <&clk IMX8MM_CLK_PWM4_ROOT>;
+				clock-names = "ipg", "per";
+				#pwm-cells = <2>;
+				status = "disabled";
+			};
+		};
+
+		aips3: bus at 30800000 {
+			compatible = "fsl,aips-bus", "simple-bus";
+			#address-cells = <1>;
+			#size-cells = <1>;
+			ranges;
+
+			ecspi1: spi at 30820000 {
+				compatible = "fsl,imx8mm-ecspi", "fsl,imx51-ecspi";
+				#address-cells = <1>;
+				#size-cells = <0>;
+				reg = <0x30820000 0x10000>;
+				interrupts = <GIC_SPI 31 IRQ_TYPE_LEVEL_HIGH>;
+				clocks = <&clk IMX8MM_CLK_ECSPI1_ROOT>,
+					 <&clk IMX8MM_CLK_ECSPI1_ROOT>;
+				clock-names = "ipg", "per";
+				dmas = <&sdma1 0 7 1>, <&sdma1 1 7 2>;
+				dma-names = "rx", "tx";
+				status = "disabled";
+			};
+
+			ecspi2: spi at 30830000 {
+				compatible = "fsl,imx8mm-ecspi", "fsl,imx51-ecspi";
+				#address-cells = <1>;
+				#size-cells = <0>;
+				reg = <0x30830000 0x10000>;
+				interrupts = <GIC_SPI 32 IRQ_TYPE_LEVEL_HIGH>;
+				clocks = <&clk IMX8MM_CLK_ECSPI2_ROOT>,
+					 <&clk IMX8MM_CLK_ECSPI2_ROOT>;
+				clock-names = "ipg", "per";
+				dmas = <&sdma1 2 7 1>, <&sdma1 3 7 2>;
+				dma-names = "rx", "tx";
+				status = "disabled";
+			};
+
+			ecspi3: spi at 30840000 {
+				compatible = "fsl,imx8mm-ecspi", "fsl,imx51-ecspi";
+				#address-cells = <1>;
+				#size-cells = <0>;
+				reg = <0x30840000 0x10000>;
+				interrupts = <GIC_SPI 33 IRQ_TYPE_LEVEL_HIGH>;
+				clocks = <&clk IMX8MM_CLK_ECSPI3_ROOT>,
+					 <&clk IMX8MM_CLK_ECSPI3_ROOT>;
+				clock-names = "ipg", "per";
+				dmas = <&sdma1 4 7 1>, <&sdma1 5 7 2>;
+				dma-names = "rx", "tx";
+				status = "disabled";
+			};
+
+			uart1: serial at 30860000 {
+				compatible = "fsl,imx8mm-uart", "fsl,imx6q-uart";
+				reg = <0x30860000 0x10000>;
+				interrupts = <GIC_SPI 26 IRQ_TYPE_LEVEL_HIGH>;
+				clocks = <&clk IMX8MM_CLK_UART1_ROOT>,
+					 <&clk IMX8MM_CLK_UART1_ROOT>;
+				clock-names = "ipg", "per";
+				dmas = <&sdma1 22 4 0>, <&sdma1 23 4 0>;
+				dma-names = "rx", "tx";
+				status = "disabled";
+			};
+
+			uart3: serial at 30880000 {
+				compatible = "fsl,imx8mm-uart", "fsl,imx6q-uart";
+				reg = <0x30880000 0x10000>;
+				interrupts = <GIC_SPI 28 IRQ_TYPE_LEVEL_HIGH>;
+				clocks = <&clk IMX8MM_CLK_UART3_ROOT>,
+					 <&clk IMX8MM_CLK_UART3_ROOT>;
+				clock-names = "ipg", "per";
+				dmas = <&sdma1 26 4 0>, <&sdma1 27 4 0>;
+				dma-names = "rx", "tx";
+				status = "disabled";
+			};
+
+			uart2: serial at 30890000 {
+				compatible = "fsl,imx8mm-uart", "fsl,imx6q-uart";
+				reg = <0x30890000 0x10000>;
+				interrupts = <GIC_SPI 27 IRQ_TYPE_LEVEL_HIGH>;
+				clocks = <&clk IMX8MM_CLK_UART2_ROOT>,
+					 <&clk IMX8MM_CLK_UART2_ROOT>;
+				clock-names = "ipg", "per";
+				status = "disabled";
+			};
+
+			i2c1: i2c at 30a20000 {
+				compatible = "fsl,imx8mm-i2c", "fsl,imx21-i2c";
+				#address-cells = <1>;
+				#size-cells = <0>;
+				reg = <0x30a20000 0x10000>;
+				interrupts = <GIC_SPI 35 IRQ_TYPE_LEVEL_HIGH>;
+				clocks = <&clk IMX8MM_CLK_I2C1_ROOT>;
+				status = "disabled";
+			};
+
+			i2c2: i2c at 30a30000 {
+				compatible = "fsl,imx8mm-i2c", "fsl,imx21-i2c";
+				#address-cells = <1>;
+				#size-cells = <0>;
+				reg = <0x30a30000 0x10000>;
+				interrupts = <GIC_SPI 36 IRQ_TYPE_LEVEL_HIGH>;
+				clocks = <&clk IMX8MM_CLK_I2C2_ROOT>;
+				status = "disabled";
+			};
+
+			i2c3: i2c at 30a40000 {
+				#address-cells = <1>;
+				#size-cells = <0>;
+				compatible = "fsl,imx8mm-i2c", "fsl,imx21-i2c";
+				reg = <0x30a40000 0x10000>;
+				interrupts = <GIC_SPI 37 IRQ_TYPE_LEVEL_HIGH>;
+				clocks = <&clk IMX8MM_CLK_I2C3_ROOT>;
+				status = "disabled";
+			};
+
+			i2c4: i2c at 30a50000 {
+				compatible = "fsl,imx8mm-i2c", "fsl,imx21-i2c";
+				#address-cells = <1>;
+				#size-cells = <0>;
+				reg = <0x30a50000 0x10000>;
+				interrupts = <GIC_SPI 38 IRQ_TYPE_LEVEL_HIGH>;
+				clocks = <&clk IMX8MM_CLK_I2C4_ROOT>;
+				status = "disabled";
+			};
+
+			uart4: serial at 30a60000 {
+				compatible = "fsl,imx8mm-uart", "fsl,imx6q-uart";
+				reg = <0x30a60000 0x10000>;
+				interrupts = <GIC_SPI 29 IRQ_TYPE_LEVEL_HIGH>;
+				clocks = <&clk IMX8MM_CLK_UART4_ROOT>,
+					 <&clk IMX8MM_CLK_UART4_ROOT>;
+				clock-names = "ipg", "per";
+				dmas = <&sdma1 28 4 0>, <&sdma1 29 4 0>;
+				dma-names = "rx", "tx";
+				status = "disabled";
+			};
+
+			usdhc1: mmc at 30b40000 {
+				compatible = "fsl,imx8mm-usdhc", "fsl,imx7d-usdhc";
+				reg = <0x30b40000 0x10000>;
+				interrupts = <GIC_SPI 22 IRQ_TYPE_LEVEL_HIGH>;
+				clocks = <&clk IMX8MM_CLK_DUMMY>,
+					 <&clk IMX8MM_CLK_NAND_USDHC_BUS>,
+					 <&clk IMX8MM_CLK_USDHC1_ROOT>;
+				clock-names = "ipg", "ahb", "per";
+				assigned-clocks = <&clk IMX8MM_CLK_USDHC1>;
+				assigned-clock-rates = <400000000>;
+				fsl,tuning-start-tap = <20>;
+				fsl,tuning-step= <2>;
+				bus-width = <4>;
+				status = "disabled";
+			};
+
+			usdhc2: mmc at 30b50000 {
+				compatible = "fsl,imx8mm-usdhc", "fsl,imx7d-usdhc";
+				reg = <0x30b50000 0x10000>;
+				interrupts = <GIC_SPI 23 IRQ_TYPE_LEVEL_HIGH>;
+				clocks = <&clk IMX8MM_CLK_DUMMY>,
+					 <&clk IMX8MM_CLK_NAND_USDHC_BUS>,
+					 <&clk IMX8MM_CLK_USDHC2_ROOT>;
+				clock-names = "ipg", "ahb", "per";
+				fsl,tuning-start-tap = <20>;
+				fsl,tuning-step= <2>;
+				bus-width = <4>;
+				status = "disabled";
+			};
+
+			usdhc3: mmc at 30b60000 {
+				compatible = "fsl,imx8mm-usdhc", "fsl,imx7d-usdhc";
+				reg = <0x30b60000 0x10000>;
+				interrupts = <GIC_SPI 24 IRQ_TYPE_LEVEL_HIGH>;
+				clocks = <&clk IMX8MM_CLK_DUMMY>,
+					 <&clk IMX8MM_CLK_NAND_USDHC_BUS>,
+					 <&clk IMX8MM_CLK_USDHC3_ROOT>;
+				clock-names = "ipg", "ahb", "per";
+				assigned-clocks = <&clk IMX8MM_CLK_USDHC3_ROOT>;
+				assigned-clock-rates = <400000000>;
+				fsl,tuning-start-tap = <20>;
+				fsl,tuning-step= <2>;
+				bus-width = <4>;
+				status = "disabled";
+			};
+
+			sdma1: dma-controller at 30bd0000 {
+				compatible = "fsl,imx8mm-sdma", "fsl,imx7d-sdma";
+				reg = <0x30bd0000 0x10000>;
+				interrupts = <GIC_SPI 2 IRQ_TYPE_LEVEL_HIGH>;
+				clocks = <&clk IMX8MM_CLK_SDMA1_ROOT>,
+					 <&clk IMX8MM_CLK_SDMA1_ROOT>;
+				clock-names = "ipg", "ahb";
+				#dma-cells = <3>;
+				fsl,sdma-ram-script-name = "imx/sdma/sdma-imx7d.bin";
+			};
+
+			fec1: ethernet at 30be0000 {
+				compatible = "fsl,imx8mm-fec", "fsl,imx6sx-fec";
+				reg = <0x30be0000 0x10000>;
+				interrupts = <GIC_SPI 118 IRQ_TYPE_LEVEL_HIGH>,
+					     <GIC_SPI 119 IRQ_TYPE_LEVEL_HIGH>,
+					     <GIC_SPI 120 IRQ_TYPE_LEVEL_HIGH>;
+				clocks = <&clk IMX8MM_CLK_ENET1_ROOT>,
+					 <&clk IMX8MM_CLK_ENET1_ROOT>,
+					 <&clk IMX8MM_CLK_ENET_TIMER>,
+					 <&clk IMX8MM_CLK_ENET_REF>,
+					 <&clk IMX8MM_CLK_ENET_PHY_REF>;
+				clock-names = "ipg", "ahb", "ptp",
+					      "enet_clk_ref", "enet_out";
+				assigned-clocks = <&clk IMX8MM_CLK_ENET_AXI>,
+						  <&clk IMX8MM_CLK_ENET_TIMER>,
+						  <&clk IMX8MM_CLK_ENET_REF>,
+						  <&clk IMX8MM_CLK_ENET_TIMER>;
+				assigned-clock-parents = <&clk IMX8MM_SYS_PLL1_266M>,
+							 <&clk IMX8MM_SYS_PLL2_100M>,
+							 <&clk IMX8MM_SYS_PLL2_125M>;
+				assigned-clock-rates = <0>, <0>, <125000000>, <100000000>;
+				fsl,num-tx-queues = <3>;
+				fsl,num-rx-queues = <3>;
+				status = "disabled";
+			};
+
+		};
+
+		aips4: bus at 32c00000 {
+			compatible = "fsl,aips-bus", "simple-bus";
+			#address-cells = <1>;
+			#size-cells = <1>;
+			ranges;
+
+			usbotg1: usb at 32e40000 {
+				compatible = "fsl,imx8mm-usb", "fsl,imx7d-usb";
+				reg = <0x32e40000 0x200>;
+				interrupts = <GIC_SPI 40 IRQ_TYPE_LEVEL_HIGH>;
+				clocks = <&clk IMX8MM_CLK_USB1_CTRL_ROOT>;
+				clock-names = "usb1_ctrl_root_clk";
+				assigned-clocks = <&clk IMX8MM_CLK_USB_BUS>,
+						  <&clk IMX8MM_CLK_USB_CORE_REF>;
+				assigned-clock-parents = <&clk IMX8MM_SYS_PLL2_500M>,
+							 <&clk IMX8MM_SYS_PLL1_100M>;
+				fsl,usbphy = <&usbphynop1>;
+				fsl,usbmisc = <&usbmisc1 0>;
+				status = "disabled";
+			};
+
+			usbphynop1: usbphynop1 {
+				compatible = "usb-nop-xceiv";
+				clocks = <&clk IMX8MM_CLK_USB_PHY_REF>;
+				assigned-clocks = <&clk IMX8MM_CLK_USB_PHY_REF>;
+				assigned-clock-parents = <&clk IMX8MM_SYS_PLL1_100M>;
+				clock-names = "main_clk";
+			};
+
+			usbmisc1: usbmisc at 32e40200 {
+				compatible = "fsl,imx8mm-usbmisc", "fsl,imx7d-usbmisc";
+				#index-cells = <1>;
+				reg = <0x32e40200 0x200>;
+			};
+
+			usbotg2: usb at 32e50000 {
+				compatible = "fsl,imx8mm-usb", "fsl,imx7d-usb";
+				reg = <0x32e50000 0x200>;
+				interrupts = <GIC_SPI 41 IRQ_TYPE_LEVEL_HIGH>;
+				clocks = <&clk IMX8MM_CLK_USB1_CTRL_ROOT>;
+				clock-names = "usb1_ctrl_root_clk";
+				assigned-clocks = <&clk IMX8MM_CLK_USB_BUS>,
+						  <&clk IMX8MM_CLK_USB_CORE_REF>;
+				assigned-clock-parents = <&clk IMX8MM_SYS_PLL2_500M>,
+							 <&clk IMX8MM_SYS_PLL1_100M>;
+				fsl,usbphy = <&usbphynop2>;
+				fsl,usbmisc = <&usbmisc2 0>;
+				status = "disabled";
+			};
+
+			usbphynop2: usbphynop2 {
+				compatible = "usb-nop-xceiv";
+				clocks = <&clk IMX8MM_CLK_USB_PHY_REF>;
+				assigned-clocks = <&clk IMX8MM_CLK_USB_PHY_REF>;
+				assigned-clock-parents = <&clk IMX8MM_SYS_PLL1_100M>;
+				clock-names = "main_clk";
+			};
+
+			usbmisc2: usbmisc at 32e50200 {
+				compatible = "fsl,imx8mm-usbmisc", "fsl,imx7d-usbmisc";
+				#index-cells = <1>;
+				reg = <0x32e50200 0x200>;
+			};
+
+		};
+
+		dma_apbh: dma-controller at 33000000 {
+			compatible = "fsl,imx7d-dma-apbh", "fsl,imx28-dma-apbh";
+			reg = <0x33000000 0x2000>;
+			interrupts = <GIC_SPI 12 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 12 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 12 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 12 IRQ_TYPE_LEVEL_HIGH>;
+			interrupt-names = "gpmi0", "gpmi1", "gpmi2", "gpmi3";
+			#dma-cells = <1>;
+			dma-channels = <4>;
+			clocks = <&clk IMX8MM_CLK_NAND_USDHC_BUS_RAWNAND_CLK>;
+		};
+
+		gpmi: nand-controller at 33002000{
+			compatible = "fsl,imx8mm-gpmi-nand", "fsl,imx7d-gpmi-nand";
+			#address-cells = <1>;
+			#size-cells = <1>;
+			reg = <0x33002000 0x2000>, <0x33004000 0x4000>;
+			reg-names = "gpmi-nand", "bch";
+			interrupts = <GIC_SPI 14 IRQ_TYPE_LEVEL_HIGH>;
+			interrupt-names = "bch";
+			clocks = <&clk IMX8MM_CLK_NAND_ROOT>,
+				 <&clk IMX8MM_CLK_NAND_USDHC_BUS_RAWNAND_CLK>;
+			clock-names = "gpmi_io", "gpmi_bch_apb";
+			dmas = <&dma_apbh 0>;
+			dma-names = "rx-tx";
+			status = "disabled";
+		};
+	};
+};
diff --git a/arch/arm/mach-imx/imx8m/Kconfig b/arch/arm/mach-imx/imx8m/Kconfig
index 35c978e863..f520075875 100644
--- a/arch/arm/mach-imx/imx8m/Kconfig
+++ b/arch/arm/mach-imx/imx8m/Kconfig
@@ -24,8 +24,15 @@ config TARGET_IMX8MQ_EVK
 	select IMX8MQ
 	select IMX8M_LPDDR4
 
+config TARGET_IMX8MM_EVK
+	bool "imx8mm LPDDR4 EVK board"
+	select IMX8MM
+	select SUPPORT_SPL
+	select IMX8M_LPDDR4
+
 endchoice
 
 source "board/freescale/imx8mq_evk/Kconfig"
+source "board/freescale/imx8mm_evk/Kconfig"
 
 endif
diff --git a/board/freescale/imx8mm_evk/Kconfig b/board/freescale/imx8mm_evk/Kconfig
new file mode 100644
index 0000000000..299691a619
--- /dev/null
+++ b/board/freescale/imx8mm_evk/Kconfig
@@ -0,0 +1,12 @@
+if TARGET_IMX8MM_EVK
+
+config SYS_BOARD
+	default "imx8mm_evk"
+
+config SYS_VENDOR
+	default "freescale"
+
+config SYS_CONFIG_NAME
+	default "imx8mm_evk"
+
+endif
diff --git a/board/freescale/imx8mm_evk/MAINTAINERS b/board/freescale/imx8mm_evk/MAINTAINERS
new file mode 100644
index 0000000000..b031bb0674
--- /dev/null
+++ b/board/freescale/imx8mm_evk/MAINTAINERS
@@ -0,0 +1,6 @@
+i.MX8MM EVK BOARD
+M:	Peng Fan <peng.fan@nxp.com>
+S:	Maintained
+F:	board/freescale/imx8mm_evk/
+F:	include/configs/imx8mm_evk.h
+F:	configs/imx8mm_evk_defconfig
diff --git a/board/freescale/imx8mm_evk/Makefile b/board/freescale/imx8mm_evk/Makefile
new file mode 100644
index 0000000000..1db7b62caf
--- /dev/null
+++ b/board/freescale/imx8mm_evk/Makefile
@@ -0,0 +1,12 @@
+#
+# Copyright 2018 NXP
+#
+# SPDX-License-Identifier:      GPL-2.0+
+#
+
+obj-y += imx8mm_evk.o
+
+ifdef CONFIG_SPL_BUILD
+obj-y += spl.o
+obj-$(CONFIG_IMX8M_LPDDR4) += lpddr4_timing.o
+endif
diff --git a/board/freescale/imx8mm_evk/imx8mm_evk.c b/board/freescale/imx8mm_evk/imx8mm_evk.c
new file mode 100644
index 0000000000..1ea7b7f1e9
--- /dev/null
+++ b/board/freescale/imx8mm_evk/imx8mm_evk.c
@@ -0,0 +1,90 @@
+// SPDX-License-Identifier: GPL-2.0+
+/*
+ * Copyright 2018 NXP
+ */
+
+#include <common.h>
+#include <malloc.h>
+#include <errno.h>
+#include <asm/io.h>
+#include <asm/mach-imx/iomux-v3.h>
+#include <asm-generic/gpio.h>
+#include <fsl_esdhc.h>
+#include <mmc.h>
+#include <asm/arch/imx8mm_pins.h>
+#include <asm/arch/sys_proto.h>
+#include <asm/mach-imx/gpio.h>
+#include <asm/arch/clock.h>
+#include <spl.h>
+
+DECLARE_GLOBAL_DATA_PTR;
+
+#define UART_PAD_CTRL	(PAD_CTL_DSE6 | PAD_CTL_FSEL1)
+#define WDOG_PAD_CTRL	(PAD_CTL_DSE6 | PAD_CTL_ODE | PAD_CTL_PUE | PAD_CTL_PE)
+
+static iomux_v3_cfg_t const uart_pads[] = {
+	IMX8MM_PAD_UART2_RXD_UART2_RX | MUX_PAD_CTRL(UART_PAD_CTRL),
+	IMX8MM_PAD_UART2_TXD_UART2_TX | MUX_PAD_CTRL(UART_PAD_CTRL),
+};
+
+static iomux_v3_cfg_t const wdog_pads[] = {
+	IMX8MM_PAD_GPIO1_IO02_WDOG1_WDOG_B  | MUX_PAD_CTRL(WDOG_PAD_CTRL),
+};
+
+int board_early_init_f(void)
+{
+	struct wdog_regs *wdog = (struct wdog_regs *)WDOG1_BASE_ADDR;
+
+	imx_iomux_v3_setup_multiple_pads(wdog_pads, ARRAY_SIZE(wdog_pads));
+
+	set_wdog_reset(wdog);
+
+	imx_iomux_v3_setup_multiple_pads(uart_pads, ARRAY_SIZE(uart_pads));
+
+	return 0;
+}
+
+#ifdef CONFIG_BOARD_POSTCLK_INIT
+int board_postclk_init(void)
+{
+	/* TODO */
+	return 0;
+}
+#endif
+
+int dram_init(void)
+{
+	/* rom_pointer[1] contains the size of TEE occupies */
+	if (rom_pointer[1])
+		gd->ram_size = PHYS_SDRAM_SIZE - rom_pointer[1];
+	else
+		gd->ram_size = PHYS_SDRAM_SIZE;
+
+	return 0;
+}
+
+#ifdef CONFIG_OF_BOARD_SETUP
+int ft_board_setup(void *blob, bd_t *bd)
+{
+	return 0;
+}
+#endif
+
+int board_init(void)
+{
+	return 0;
+}
+
+int board_mmc_get_env_dev(int devno)
+{
+	return devno - 1;
+}
+
+int board_late_init(void)
+{
+#ifdef CONFIG_ENV_VARS_UBOOT_RUNTIME_CONFIG
+	env_set("board_name", "EVK");
+	env_set("board_rev", "iMX8MM");
+#endif
+	return 0;
+}
diff --git a/board/freescale/imx8mm_evk/lpddr4_timing.c b/board/freescale/imx8mm_evk/lpddr4_timing.c
new file mode 100644
index 0000000000..4bade5bf74
--- /dev/null
+++ b/board/freescale/imx8mm_evk/lpddr4_timing.c
@@ -0,0 +1,1980 @@
+// SPDX-License-Identifier: GPL-2.0+
+/*
+ * Copyright 2018 NXP
+ */
+
+#include <linux/kernel.h>
+#include <common.h>
+#include <asm/arch/ddr.h>
+#include <asm/arch/lpddr4_define.h>
+
+struct dram_cfg_param lpddr4_ddrc_cfg[] = {
+	/* Start to config, default 3200mbps */
+	{ DDRC_DBG1(0),	0x00000001 },
+	{ DDRC_PWRCTL(0), 0x00000001 },
+	{ DDRC_MSTR(0),	0xa1080020 },
+	{ DDRC_RFSHTMG(0), 0x005b00d2 },
+	{ DDRC_INIT0(0), 0xC003061B },
+	{ DDRC_INIT1(0), 0x009D0000 },
+	{ DDRC_INIT3(0), 0x00D4002D },
+	{ DDRC_INIT4(0), (LPDDR4_MR3 << 16) | 0x0000 },
+	{ DDRC_INIT6(0), 0x0066004a },
+	{ DDRC_INIT7(0), 0x0006004a },
+
+	{ DDRC_DRAMTMG0(0), 0x1A201B22 },
+	{ DDRC_DRAMTMG1(0), 0x00060633 },
+	{ DDRC_DRAMTMG3(0), 0x00C0C000 },
+	{ DDRC_DRAMTMG4(0), 0x0F04080F },
+	{ DDRC_DRAMTMG5(0), 0x02040C0C },
+	{ DDRC_DRAMTMG6(0), 0x01010007 },
+	{ DDRC_DRAMTMG7(0), 0x00000401 },
+	{ DDRC_DRAMTMG12(0), 0x00020600 },
+	{ DDRC_DRAMTMG13(0), 0x0C100002 },
+	{ DDRC_DRAMTMG14(0), 0x000000E6 },
+	{ DDRC_DRAMTMG17(0), 0x00A00050 },
+
+	{ DDRC_ZQCTL0(0), 0x03200018 },
+	{ DDRC_ZQCTL1(0), 0x028061A8 },
+	{ DDRC_ZQCTL2(0), 0x00000000 },
+
+	{ DDRC_DFITMG0(0), 0x0497820A },
+	{ DDRC_DFITMG2(0), 0x0000170A },
+	{ DDRC_DRAMTMG2(0), 0x070E171a },
+	{ DDRC_DBICTL(0), 0x00000001 },
+
+	{ DDRC_DFITMG1(0), 0x00080303 },
+	{ DDRC_DFIUPD0(0), 0xE0400018 },
+	{ DDRC_DFIUPD1(0), 0x00DF00E4 },
+	{ DDRC_DFIUPD2(0), 0x80000000 },
+	{ DDRC_DFIMISC(0), 0x00000011 },
+
+	{ DDRC_DFIPHYMSTR(0), 0x00000000 },
+	{ DDRC_RANKCTL(0), 0x00000c99 },
+
+	/* address mapping */
+	{ DDRC_ADDRMAP0(0), 0x0000001f },
+	{ DDRC_ADDRMAP1(0), 0x00080808 },
+	{ DDRC_ADDRMAP2(0), 0x00000000 },
+	{ DDRC_ADDRMAP3(0), 0x00000000 },
+	{ DDRC_ADDRMAP4(0), 0x00001f1f },
+	{ DDRC_ADDRMAP5(0), 0x07070707 },
+	{ DDRC_ADDRMAP6(0), 0x07070707 },
+	{ DDRC_ADDRMAP7(0), 0x00000f0f },
+
+	/* performance setting */
+	{ DDRC_SCHED(0), 0x29001701 },
+	{ DDRC_SCHED1(0), 0x0000002c },
+	{ DDRC_PERFHPR1(0), 0x04000030 },
+	{ DDRC_PERFLPR1(0), 0x900093e7 },
+	{ DDRC_PERFWR1(0), 0x20005574 },
+	{ DDRC_PCCFG(0), 0x00000111 },
+	{ DDRC_PCFGW_0(0), 0x000072ff },
+	{ DDRC_PCFGQOS0_0(0), 0x02100e07 },
+	{ DDRC_PCFGQOS1_0(0), 0x00620096 },
+	{ DDRC_PCFGWQOS0_0(0), 0x01100e07 },
+	{ DDRC_PCFGWQOS1_0(0), 0x00c8012c },
+
+	/* frequency P1&P2 */
+	/* Frequency 1: 400mbps */
+	{ DDRC_FREQ1_DRAMTMG0(0), 0x0d0b010c },
+	{ DDRC_FREQ1_DRAMTMG1(0), 0x00030410 },
+	{ DDRC_FREQ1_DRAMTMG2(0), 0x0203090c },
+	{ DDRC_FREQ1_DRAMTMG3(0), 0x00505006 },
+	{ DDRC_FREQ1_DRAMTMG4(0), 0x05040305 },
+	{ DDRC_FREQ1_DRAMTMG5(0), 0x0d0e0504 },
+	{ DDRC_FREQ1_DRAMTMG6(0), 0x0a060004 },
+	{ DDRC_FREQ1_DRAMTMG7(0), 0x0000090e },
+	{ DDRC_FREQ1_DRAMTMG14(0), 0x00000032 },
+	{ DDRC_FREQ1_DRAMTMG15(0), 0x00000000 },
+	{ DDRC_FREQ1_DRAMTMG17(0), 0x0036001b },
+	{ DDRC_FREQ1_DERATEINT(0), 0x7e9fbeb1 },
+	{ DDRC_FREQ1_DFITMG0(0), 0x03818200 },
+	{ DDRC_FREQ1_DFITMG2(0), 0x00000000 },
+	{ DDRC_FREQ1_RFSHTMG(0), 0x000C001c },
+	{ DDRC_FREQ1_INIT3(0), 0x00840000 },
+	{ DDRC_FREQ1_INIT4(0), 0x00310000 },
+	{ DDRC_FREQ1_INIT6(0), 0x0066004a },
+	{ DDRC_FREQ1_INIT7(0), 0x0006004a },
+
+	/* Frequency 2: 100mbps */
+	{ DDRC_FREQ2_DRAMTMG0(0), 0x0d0b010c },
+	{ DDRC_FREQ2_DRAMTMG1(0), 0x00030410 },
+	{ DDRC_FREQ2_DRAMTMG2(0), 0x0203090c },
+	{ DDRC_FREQ2_DRAMTMG3(0), 0x00505006 },
+	{ DDRC_FREQ2_DRAMTMG4(0), 0x05040305 },
+	{ DDRC_FREQ2_DRAMTMG5(0), 0x0d0e0504 },
+	{ DDRC_FREQ2_DRAMTMG6(0), 0x0a060004 },
+	{ DDRC_FREQ2_DRAMTMG7(0), 0x0000090e },
+	{ DDRC_FREQ2_DRAMTMG14(0), 0x00000032 },
+	{ DDRC_FREQ2_DRAMTMG17(0), 0x0036001b },
+	{ DDRC_FREQ2_DERATEINT(0), 0x7e9fbeb1 },
+	{ DDRC_FREQ2_DFITMG0(0), 0x03818200 },
+	{ DDRC_FREQ2_DFITMG2(0), 0x00000000 },
+	{ DDRC_FREQ2_RFSHTMG(0), 0x0003800c },
+	{ DDRC_FREQ2_RFSHTMG(0), 0x00030007 },
+	{ DDRC_FREQ2_INIT3(0), 0x00840000 },
+	{ DDRC_FREQ2_INIT4(0), 0x00310008 },
+	{ DDRC_FREQ2_INIT4(0), (LPDDR4_MR3 << 16) | 0x0000 },
+	{ DDRC_FREQ2_INIT6(0), 0x0066004a },
+	{ DDRC_FREQ2_INIT7(0), 0x0006004a },
+
+	/* boot start point */
+	{ DDRC_MSTR2(0), 0x2 }, //DDRC_MSTR2
+};
+
+/* PHY Initialize Configuration */
+struct dram_cfg_param lpddr4_ddrphy_cfg[] = {
+	{ 0x1005f, 0x1ff },
+	{ 0x1015f, 0x1ff },
+	{ 0x1105f, 0x1ff },
+	{ 0x1115f, 0x1ff },
+	{ 0x1205f, 0x1ff },
+	{ 0x1215f, 0x1ff },
+	{ 0x1305f, 0x1ff },
+	{ 0x1315f, 0x1ff },
+
+	{ 0x11005f, 0x1ff },
+	{ 0x11015f, 0x1ff },
+	{ 0x11105f, 0x1ff },
+	{ 0x11115f, 0x1ff },
+	{ 0x11205f, 0x1ff },
+	{ 0x11215f, 0x1ff },
+	{ 0x11305f, 0x1ff },
+	{ 0x11315f, 0x1ff },
+
+	{ 0x21005f, 0x1ff },
+	{ 0x21015f, 0x1ff },
+	{ 0x21105f, 0x1ff },
+	{ 0x21115f, 0x1ff },
+	{ 0x21205f, 0x1ff },
+	{ 0x21215f, 0x1ff },
+	{ 0x21305f, 0x1ff },
+	{ 0x21315f, 0x1ff },
+
+	{ 0x55, 0x1ff },
+	{ 0x1055, 0x1ff },
+	{ 0x2055, 0x1ff },
+	{ 0x3055, 0x1ff },
+	{ 0x4055, 0x1ff },
+	{ 0x5055, 0x1ff },
+	{ 0x6055, 0x1ff },
+	{ 0x7055, 0x1ff },
+	{ 0x8055, 0x1ff },
+	{ 0x9055, 0x1ff },
+
+	{ 0x200c5, 0x19 },
+	{ 0x1200c5, 0x7 },
+	{ 0x2200c5, 0x7 },
+
+	{ 0x2002e, 0x2 },
+	{ 0x12002e, 0x2 },
+	{ 0x22002e, 0x2 },
+
+	{ 0x90204, 0x0 },
+	{ 0x190204, 0x0 },
+	{ 0x290204, 0x0 },
+
+	{ 0x20024, 0xab },
+	{ 0x2003a, 0x0 },
+
+	{ 0x120024, 0xab },
+	{ 0x2003a, 0x0 },
+
+	{ 0x220024, 0xab },
+	{ 0x2003a, 0x0 },
+
+	{ 0x20056, 0x3 },
+	{ 0x120056, 0xa },
+	{ 0x220056, 0xa },
+
+	{ 0x1004d, 0xe00 },
+	{ 0x1014d, 0xe00 },
+	{ 0x1104d, 0xe00 },
+	{ 0x1114d, 0xe00 },
+	{ 0x1204d, 0xe00 },
+	{ 0x1214d, 0xe00 },
+	{ 0x1304d, 0xe00 },
+	{ 0x1314d, 0xe00 },
+
+	{ 0x11004d, 0xe00 },
+	{ 0x11014d, 0xe00 },
+	{ 0x11104d, 0xe00 },
+	{ 0x11114d, 0xe00 },
+	{ 0x11204d, 0xe00 },
+	{ 0x11214d, 0xe00 },
+	{ 0x11304d, 0xe00 },
+	{ 0x11314d, 0xe00 },
+
+	{ 0x21004d, 0xe00 },
+	{ 0x21014d, 0xe00 },
+	{ 0x21104d, 0xe00 },
+	{ 0x21114d, 0xe00 },
+	{ 0x21204d, 0xe00 },
+	{ 0x21214d, 0xe00 },
+	{ 0x21304d, 0xe00 },
+	{ 0x21314d, 0xe00 },
+
+	{ 0x10049, 0xfbe },
+	{ 0x10149, 0xfbe },
+	{ 0x11049, 0xfbe },
+	{ 0x11149, 0xfbe },
+	{ 0x12049, 0xfbe },
+	{ 0x12149, 0xfbe },
+	{ 0x13049, 0xfbe },
+	{ 0x13149, 0xfbe },
+
+	{ 0x110049, 0xfbe },
+	{ 0x110149, 0xfbe },
+	{ 0x111049, 0xfbe },
+	{ 0x111149, 0xfbe },
+	{ 0x112049, 0xfbe },
+	{ 0x112149, 0xfbe },
+	{ 0x113049, 0xfbe },
+	{ 0x113149, 0xfbe },
+
+	{ 0x210049, 0xfbe },
+	{ 0x210149, 0xfbe },
+	{ 0x211049, 0xfbe },
+	{ 0x211149, 0xfbe },
+	{ 0x212049, 0xfbe },
+	{ 0x212149, 0xfbe },
+	{ 0x213049, 0xfbe },
+	{ 0x213149, 0xfbe },
+
+	{ 0x43, 0x63 },
+	{ 0x1043, 0x63 },
+	{ 0x2043, 0x63 },
+	{ 0x3043, 0x63 },
+	{ 0x4043, 0x63 },
+	{ 0x5043, 0x63 },
+	{ 0x6043, 0x63 },
+	{ 0x7043, 0x63 },
+	{ 0x8043, 0x63 },
+	{ 0x9043, 0x63 },
+
+	{ 0x20018, 0x3 },
+	{ 0x20075, 0x4 },
+	{ 0x20050, 0x0 },
+	{ 0x20008, 0x2ee },
+	{ 0x120008, 0x64 },
+	{ 0x220008, 0x19 },
+	{ 0x20088, 0x9 },
+
+	{ 0x200b2, 0x1d4 },
+	{ 0x10043, 0x5a1 },
+	{ 0x10143, 0x5a1 },
+	{ 0x11043, 0x5a1 },
+	{ 0x11143, 0x5a1 },
+	{ 0x12043, 0x5a1 },
+	{ 0x12143, 0x5a1 },
+	{ 0x13043, 0x5a1 },
+	{ 0x13143, 0x5a1 },
+
+	{ 0x1200b2, 0xdc },
+	{ 0x110043, 0x5a1 },
+	{ 0x110143, 0x5a1 },
+	{ 0x111043, 0x5a1 },
+	{ 0x111143, 0x5a1 },
+	{ 0x112043, 0x5a1 },
+	{ 0x112143, 0x5a1 },
+	{ 0x113043, 0x5a1 },
+	{ 0x113143, 0x5a1 },
+
+	{ 0x2200b2, 0xdc },
+	{ 0x210043, 0x5a1 },
+	{ 0x210143, 0x5a1 },
+	{ 0x211043, 0x5a1 },
+	{ 0x211143, 0x5a1 },
+	{ 0x212043, 0x5a1 },
+	{ 0x212143, 0x5a1 },
+	{ 0x213043, 0x5a1 },
+	{ 0x213143, 0x5a1 },
+
+	{ 0x200fa, 0x1 },
+	{ 0x1200fa, 0x1 },
+	{ 0x2200fa, 0x1 },
+
+	{ 0x20019, 0x1 },
+	{ 0x120019, 0x1 },
+	{ 0x220019, 0x1 },
+
+	{ 0x200f0, 0x660 },
+	{ 0x200f1, 0x0 },
+	{ 0x200f2, 0x4444 },
+	{ 0x200f3, 0x8888 },
+	{ 0x200f4, 0x5665 },
+	{ 0x200f5, 0x0 },
+	{ 0x200f6, 0x0 },
+	{ 0x200f7, 0xf000 },
+
+	{ 0x20025, 0x0 },
+	{ 0x2002d, LPDDR4_PHY_DMIPinPresent },
+	{ 0x12002d, LPDDR4_PHY_DMIPinPresent },
+	{ 0x22002d, LPDDR4_PHY_DMIPinPresent },
+	{ 0x200c7, 0x21 },
+	{ 0x200ca, 0x24 },
+	{ 0x1200c7, 0x21 },
+	{ 0x1200ca, 0x24 },
+	{ 0x2200c7, 0x21 },
+	{ 0x2200ca, 0x24 },
+};
+
+/* ddr phy trained csr */
+struct dram_cfg_param lpddr4_ddrphy_trained_csr[] = {
+	{ 0x200b2, 0x0 },
+	{ 0x1200b2, 0x0 },
+	{ 0x2200b2, 0x0 },
+	{ 0x200cb, 0x0 },
+	{ 0x10043, 0x0 },
+	{ 0x110043, 0x0 },
+	{ 0x210043, 0x0 },
+	{ 0x10143, 0x0 },
+	{ 0x110143, 0x0 },
+	{ 0x210143, 0x0 },
+	{ 0x11043, 0x0 },
+	{ 0x111043, 0x0 },
+	{ 0x211043, 0x0 },
+	{ 0x11143, 0x0 },
+	{ 0x111143, 0x0 },
+	{ 0x211143, 0x0 },
+	{ 0x12043, 0x0 },
+	{ 0x112043, 0x0 },
+	{ 0x212043, 0x0 },
+	{ 0x12143, 0x0 },
+	{ 0x112143, 0x0 },
+	{ 0x212143, 0x0 },
+	{ 0x13043, 0x0 },
+	{ 0x113043, 0x0 },
+	{ 0x213043, 0x0 },
+	{ 0x13143, 0x0 },
+	{ 0x113143, 0x0 },
+	{ 0x213143, 0x0 },
+	{ 0x80, 0x0 },
+	{ 0x100080, 0x0 },
+	{ 0x200080, 0x0 },
+	{ 0x1080, 0x0 },
+	{ 0x101080, 0x0 },
+	{ 0x201080, 0x0 },
+	{ 0x2080, 0x0 },
+	{ 0x102080, 0x0 },
+	{ 0x202080, 0x0 },
+	{ 0x3080, 0x0 },
+	{ 0x103080, 0x0 },
+	{ 0x203080, 0x0 },
+	{ 0x4080, 0x0 },
+	{ 0x104080, 0x0 },
+	{ 0x204080, 0x0 },
+	{ 0x5080, 0x0 },
+	{ 0x105080, 0x0 },
+	{ 0x205080, 0x0 },
+	{ 0x6080, 0x0 },
+	{ 0x106080, 0x0 },
+	{ 0x206080, 0x0 },
+	{ 0x7080, 0x0 },
+	{ 0x107080, 0x0 },
+	{ 0x207080, 0x0 },
+	{ 0x8080, 0x0 },
+	{ 0x108080, 0x0 },
+	{ 0x208080, 0x0 },
+	{ 0x9080, 0x0 },
+	{ 0x109080, 0x0 },
+	{ 0x209080, 0x0 },
+	{ 0x10080, 0x0 },
+	{ 0x110080, 0x0 },
+	{ 0x210080, 0x0 },
+	{ 0x10180, 0x0 },
+	{ 0x110180, 0x0 },
+	{ 0x210180, 0x0 },
+	{ 0x11080, 0x0 },
+	{ 0x111080, 0x0 },
+	{ 0x211080, 0x0 },
+	{ 0x11180, 0x0 },
+	{ 0x111180, 0x0 },
+	{ 0x211180, 0x0 },
+	{ 0x12080, 0x0 },
+	{ 0x112080, 0x0 },
+	{ 0x212080, 0x0 },
+	{ 0x12180, 0x0 },
+	{ 0x112180, 0x0 },
+	{ 0x212180, 0x0 },
+	{ 0x13080, 0x0 },
+	{ 0x113080, 0x0 },
+	{ 0x213080, 0x0 },
+	{ 0x13180, 0x0 },
+	{ 0x113180, 0x0 },
+	{ 0x213180, 0x0 },
+	{ 0x10081, 0x0 },
+	{ 0x110081, 0x0 },
+	{ 0x210081, 0x0 },
+	{ 0x10181, 0x0 },
+	{ 0x110181, 0x0 },
+	{ 0x210181, 0x0 },
+	{ 0x11081, 0x0 },
+	{ 0x111081, 0x0 },
+	{ 0x211081, 0x0 },
+	{ 0x11181, 0x0 },
+	{ 0x111181, 0x0 },
+	{ 0x211181, 0x0 },
+	{ 0x12081, 0x0 },
+	{ 0x112081, 0x0 },
+	{ 0x212081, 0x0 },
+	{ 0x12181, 0x0 },
+	{ 0x112181, 0x0 },
+	{ 0x212181, 0x0 },
+	{ 0x13081, 0x0 },
+	{ 0x113081, 0x0 },
+	{ 0x213081, 0x0 },
+	{ 0x13181, 0x0 },
+	{ 0x113181, 0x0 },
+	{ 0x213181, 0x0 },
+	{ 0x100d0, 0x0 },
+	{ 0x1100d0, 0x0 },
+	{ 0x2100d0, 0x0 },
+	{ 0x101d0, 0x0 },
+	{ 0x1101d0, 0x0 },
+	{ 0x2101d0, 0x0 },
+	{ 0x110d0, 0x0 },
+	{ 0x1110d0, 0x0 },
+	{ 0x2110d0, 0x0 },
+	{ 0x111d0, 0x0 },
+	{ 0x1111d0, 0x0 },
+	{ 0x2111d0, 0x0 },
+	{ 0x120d0, 0x0 },
+	{ 0x1120d0, 0x0 },
+	{ 0x2120d0, 0x0 },
+	{ 0x121d0, 0x0 },
+	{ 0x1121d0, 0x0 },
+	{ 0x2121d0, 0x0 },
+	{ 0x130d0, 0x0 },
+	{ 0x1130d0, 0x0 },
+	{ 0x2130d0, 0x0 },
+	{ 0x131d0, 0x0 },
+	{ 0x1131d0, 0x0 },
+	{ 0x2131d0, 0x0 },
+	{ 0x100d1, 0x0 },
+	{ 0x1100d1, 0x0 },
+	{ 0x2100d1, 0x0 },
+	{ 0x101d1, 0x0 },
+	{ 0x1101d1, 0x0 },
+	{ 0x2101d1, 0x0 },
+	{ 0x110d1, 0x0 },
+	{ 0x1110d1, 0x0 },
+	{ 0x2110d1, 0x0 },
+	{ 0x111d1, 0x0 },
+	{ 0x1111d1, 0x0 },
+	{ 0x2111d1, 0x0 },
+	{ 0x120d1, 0x0 },
+	{ 0x1120d1, 0x0 },
+	{ 0x2120d1, 0x0 },
+	{ 0x121d1, 0x0 },
+	{ 0x1121d1, 0x0 },
+	{ 0x2121d1, 0x0 },
+	{ 0x130d1, 0x0 },
+	{ 0x1130d1, 0x0 },
+	{ 0x2130d1, 0x0 },
+	{ 0x131d1, 0x0 },
+	{ 0x1131d1, 0x0 },
+	{ 0x2131d1, 0x0 },
+	{ 0x10068, 0x0 },
+	{ 0x10168, 0x0 },
+	{ 0x10268, 0x0 },
+	{ 0x10368, 0x0 },
+	{ 0x10468, 0x0 },
+	{ 0x10568, 0x0 },
+	{ 0x10668, 0x0 },
+	{ 0x10768, 0x0 },
+	{ 0x10868, 0x0 },
+	{ 0x11068, 0x0 },
+	{ 0x11168, 0x0 },
+	{ 0x11268, 0x0 },
+	{ 0x11368, 0x0 },
+	{ 0x11468, 0x0 },
+	{ 0x11568, 0x0 },
+	{ 0x11668, 0x0 },
+	{ 0x11768, 0x0 },
+	{ 0x11868, 0x0 },
+	{ 0x12068, 0x0 },
+	{ 0x12168, 0x0 },
+	{ 0x12268, 0x0 },
+	{ 0x12368, 0x0 },
+	{ 0x12468, 0x0 },
+	{ 0x12568, 0x0 },
+	{ 0x12668, 0x0 },
+	{ 0x12768, 0x0 },
+	{ 0x12868, 0x0 },
+	{ 0x13068, 0x0 },
+	{ 0x13168, 0x0 },
+	{ 0x13268, 0x0 },
+	{ 0x13368, 0x0 },
+	{ 0x13468, 0x0 },
+	{ 0x13568, 0x0 },
+	{ 0x13668, 0x0 },
+	{ 0x13768, 0x0 },
+	{ 0x13868, 0x0 },
+	{ 0x10069, 0x0 },
+	{ 0x10169, 0x0 },
+	{ 0x10269, 0x0 },
+	{ 0x10369, 0x0 },
+	{ 0x10469, 0x0 },
+	{ 0x10569, 0x0 },
+	{ 0x10669, 0x0 },
+	{ 0x10769, 0x0 },
+	{ 0x10869, 0x0 },
+	{ 0x11069, 0x0 },
+	{ 0x11169, 0x0 },
+	{ 0x11269, 0x0 },
+	{ 0x11369, 0x0 },
+	{ 0x11469, 0x0 },
+	{ 0x11569, 0x0 },
+	{ 0x11669, 0x0 },
+	{ 0x11769, 0x0 },
+	{ 0x11869, 0x0 },
+	{ 0x12069, 0x0 },
+	{ 0x12169, 0x0 },
+	{ 0x12269, 0x0 },
+	{ 0x12369, 0x0 },
+	{ 0x12469, 0x0 },
+	{ 0x12569, 0x0 },
+	{ 0x12669, 0x0 },
+	{ 0x12769, 0x0 },
+	{ 0x12869, 0x0 },
+	{ 0x13069, 0x0 },
+	{ 0x13169, 0x0 },
+	{ 0x13269, 0x0 },
+	{ 0x13369, 0x0 },
+	{ 0x13469, 0x0 },
+	{ 0x13569, 0x0 },
+	{ 0x13669, 0x0 },
+	{ 0x13769, 0x0 },
+	{ 0x13869, 0x0 },
+	{ 0x1008c, 0x0 },
+	{ 0x11008c, 0x0 },
+	{ 0x21008c, 0x0 },
+	{ 0x1018c, 0x0 },
+	{ 0x11018c, 0x0 },
+	{ 0x21018c, 0x0 },
+	{ 0x1108c, 0x0 },
+	{ 0x11108c, 0x0 },
+	{ 0x21108c, 0x0 },
+	{ 0x1118c, 0x0 },
+	{ 0x11118c, 0x0 },
+	{ 0x21118c, 0x0 },
+	{ 0x1208c, 0x0 },
+	{ 0x11208c, 0x0 },
+	{ 0x21208c, 0x0 },
+	{ 0x1218c, 0x0 },
+	{ 0x11218c, 0x0 },
+	{ 0x21218c, 0x0 },
+	{ 0x1308c, 0x0 },
+	{ 0x11308c, 0x0 },
+	{ 0x21308c, 0x0 },
+	{ 0x1318c, 0x0 },
+	{ 0x11318c, 0x0 },
+	{ 0x21318c, 0x0 },
+	{ 0x1008d, 0x0 },
+	{ 0x11008d, 0x0 },
+	{ 0x21008d, 0x0 },
+	{ 0x1018d, 0x0 },
+	{ 0x11018d, 0x0 },
+	{ 0x21018d, 0x0 },
+	{ 0x1108d, 0x0 },
+	{ 0x11108d, 0x0 },
+	{ 0x21108d, 0x0 },
+	{ 0x1118d, 0x0 },
+	{ 0x11118d, 0x0 },
+	{ 0x21118d, 0x0 },
+	{ 0x1208d, 0x0 },
+	{ 0x11208d, 0x0 },
+	{ 0x21208d, 0x0 },
+	{ 0x1218d, 0x0 },
+	{ 0x11218d, 0x0 },
+	{ 0x21218d, 0x0 },
+	{ 0x1308d, 0x0 },
+	{ 0x11308d, 0x0 },
+	{ 0x21308d, 0x0 },
+	{ 0x1318d, 0x0 },
+	{ 0x11318d, 0x0 },
+	{ 0x21318d, 0x0 },
+	{ 0x100c0, 0x0 },
+	{ 0x1100c0, 0x0 },
+	{ 0x2100c0, 0x0 },
+	{ 0x101c0, 0x0 },
+	{ 0x1101c0, 0x0 },
+	{ 0x2101c0, 0x0 },
+	{ 0x102c0, 0x0 },
+	{ 0x1102c0, 0x0 },
+	{ 0x2102c0, 0x0 },
+	{ 0x103c0, 0x0 },
+	{ 0x1103c0, 0x0 },
+	{ 0x2103c0, 0x0 },
+	{ 0x104c0, 0x0 },
+	{ 0x1104c0, 0x0 },
+	{ 0x2104c0, 0x0 },
+	{ 0x105c0, 0x0 },
+	{ 0x1105c0, 0x0 },
+	{ 0x2105c0, 0x0 },
+	{ 0x106c0, 0x0 },
+	{ 0x1106c0, 0x0 },
+	{ 0x2106c0, 0x0 },
+	{ 0x107c0, 0x0 },
+	{ 0x1107c0, 0x0 },
+	{ 0x2107c0, 0x0 },
+	{ 0x108c0, 0x0 },
+	{ 0x1108c0, 0x0 },
+	{ 0x2108c0, 0x0 },
+	{ 0x110c0, 0x0 },
+	{ 0x1110c0, 0x0 },
+	{ 0x2110c0, 0x0 },
+	{ 0x111c0, 0x0 },
+	{ 0x1111c0, 0x0 },
+	{ 0x2111c0, 0x0 },
+	{ 0x112c0, 0x0 },
+	{ 0x1112c0, 0x0 },
+	{ 0x2112c0, 0x0 },
+	{ 0x113c0, 0x0 },
+	{ 0x1113c0, 0x0 },
+	{ 0x2113c0, 0x0 },
+	{ 0x114c0, 0x0 },
+	{ 0x1114c0, 0x0 },
+	{ 0x2114c0, 0x0 },
+	{ 0x115c0, 0x0 },
+	{ 0x1115c0, 0x0 },
+	{ 0x2115c0, 0x0 },
+	{ 0x116c0, 0x0 },
+	{ 0x1116c0, 0x0 },
+	{ 0x2116c0, 0x0 },
+	{ 0x117c0, 0x0 },
+	{ 0x1117c0, 0x0 },
+	{ 0x2117c0, 0x0 },
+	{ 0x118c0, 0x0 },
+	{ 0x1118c0, 0x0 },
+	{ 0x2118c0, 0x0 },
+	{ 0x120c0, 0x0 },
+	{ 0x1120c0, 0x0 },
+	{ 0x2120c0, 0x0 },
+	{ 0x121c0, 0x0 },
+	{ 0x1121c0, 0x0 },
+	{ 0x2121c0, 0x0 },
+	{ 0x122c0, 0x0 },
+	{ 0x1122c0, 0x0 },
+	{ 0x2122c0, 0x0 },
+	{ 0x123c0, 0x0 },
+	{ 0x1123c0, 0x0 },
+	{ 0x2123c0, 0x0 },
+	{ 0x124c0, 0x0 },
+	{ 0x1124c0, 0x0 },
+	{ 0x2124c0, 0x0 },
+	{ 0x125c0, 0x0 },
+	{ 0x1125c0, 0x0 },
+	{ 0x2125c0, 0x0 },
+	{ 0x126c0, 0x0 },
+	{ 0x1126c0, 0x0 },
+	{ 0x2126c0, 0x0 },
+	{ 0x127c0, 0x0 },
+	{ 0x1127c0, 0x0 },
+	{ 0x2127c0, 0x0 },
+	{ 0x128c0, 0x0 },
+	{ 0x1128c0, 0x0 },
+	{ 0x2128c0, 0x0 },
+	{ 0x130c0, 0x0 },
+	{ 0x1130c0, 0x0 },
+	{ 0x2130c0, 0x0 },
+	{ 0x131c0, 0x0 },
+	{ 0x1131c0, 0x0 },
+	{ 0x2131c0, 0x0 },
+	{ 0x132c0, 0x0 },
+	{ 0x1132c0, 0x0 },
+	{ 0x2132c0, 0x0 },
+	{ 0x133c0, 0x0 },
+	{ 0x1133c0, 0x0 },
+	{ 0x2133c0, 0x0 },
+	{ 0x134c0, 0x0 },
+	{ 0x1134c0, 0x0 },
+	{ 0x2134c0, 0x0 },
+	{ 0x135c0, 0x0 },
+	{ 0x1135c0, 0x0 },
+	{ 0x2135c0, 0x0 },
+	{ 0x136c0, 0x0 },
+	{ 0x1136c0, 0x0 },
+	{ 0x2136c0, 0x0 },
+	{ 0x137c0, 0x0 },
+	{ 0x1137c0, 0x0 },
+	{ 0x2137c0, 0x0 },
+	{ 0x138c0, 0x0 },
+	{ 0x1138c0, 0x0 },
+	{ 0x2138c0, 0x0 },
+	{ 0x100c1, 0x0 },
+	{ 0x1100c1, 0x0 },
+	{ 0x2100c1, 0x0 },
+	{ 0x101c1, 0x0 },
+	{ 0x1101c1, 0x0 },
+	{ 0x2101c1, 0x0 },
+	{ 0x102c1, 0x0 },
+	{ 0x1102c1, 0x0 },
+	{ 0x2102c1, 0x0 },
+	{ 0x103c1, 0x0 },
+	{ 0x1103c1, 0x0 },
+	{ 0x2103c1, 0x0 },
+	{ 0x104c1, 0x0 },
+	{ 0x1104c1, 0x0 },
+	{ 0x2104c1, 0x0 },
+	{ 0x105c1, 0x0 },
+	{ 0x1105c1, 0x0 },
+	{ 0x2105c1, 0x0 },
+	{ 0x106c1, 0x0 },
+	{ 0x1106c1, 0x0 },
+	{ 0x2106c1, 0x0 },
+	{ 0x107c1, 0x0 },
+	{ 0x1107c1, 0x0 },
+	{ 0x2107c1, 0x0 },
+	{ 0x108c1, 0x0 },
+	{ 0x1108c1, 0x0 },
+	{ 0x2108c1, 0x0 },
+	{ 0x110c1, 0x0 },
+	{ 0x1110c1, 0x0 },
+	{ 0x2110c1, 0x0 },
+	{ 0x111c1, 0x0 },
+	{ 0x1111c1, 0x0 },
+	{ 0x2111c1, 0x0 },
+	{ 0x112c1, 0x0 },
+	{ 0x1112c1, 0x0 },
+	{ 0x2112c1, 0x0 },
+	{ 0x113c1, 0x0 },
+	{ 0x1113c1, 0x0 },
+	{ 0x2113c1, 0x0 },
+	{ 0x114c1, 0x0 },
+	{ 0x1114c1, 0x0 },
+	{ 0x2114c1, 0x0 },
+	{ 0x115c1, 0x0 },
+	{ 0x1115c1, 0x0 },
+	{ 0x2115c1, 0x0 },
+	{ 0x116c1, 0x0 },
+	{ 0x1116c1, 0x0 },
+	{ 0x2116c1, 0x0 },
+	{ 0x117c1, 0x0 },
+	{ 0x1117c1, 0x0 },
+	{ 0x2117c1, 0x0 },
+	{ 0x118c1, 0x0 },
+	{ 0x1118c1, 0x0 },
+	{ 0x2118c1, 0x0 },
+	{ 0x120c1, 0x0 },
+	{ 0x1120c1, 0x0 },
+	{ 0x2120c1, 0x0 },
+	{ 0x121c1, 0x0 },
+	{ 0x1121c1, 0x0 },
+	{ 0x2121c1, 0x0 },
+	{ 0x122c1, 0x0 },
+	{ 0x1122c1, 0x0 },
+	{ 0x2122c1, 0x0 },
+	{ 0x123c1, 0x0 },
+	{ 0x1123c1, 0x0 },
+	{ 0x2123c1, 0x0 },
+	{ 0x124c1, 0x0 },
+	{ 0x1124c1, 0x0 },
+	{ 0x2124c1, 0x0 },
+	{ 0x125c1, 0x0 },
+	{ 0x1125c1, 0x0 },
+	{ 0x2125c1, 0x0 },
+	{ 0x126c1, 0x0 },
+	{ 0x1126c1, 0x0 },
+	{ 0x2126c1, 0x0 },
+	{ 0x127c1, 0x0 },
+	{ 0x1127c1, 0x0 },
+	{ 0x2127c1, 0x0 },
+	{ 0x128c1, 0x0 },
+	{ 0x1128c1, 0x0 },
+	{ 0x2128c1, 0x0 },
+	{ 0x130c1, 0x0 },
+	{ 0x1130c1, 0x0 },
+	{ 0x2130c1, 0x0 },
+	{ 0x131c1, 0x0 },
+	{ 0x1131c1, 0x0 },
+	{ 0x2131c1, 0x0 },
+	{ 0x132c1, 0x0 },
+	{ 0x1132c1, 0x0 },
+	{ 0x2132c1, 0x0 },
+	{ 0x133c1, 0x0 },
+	{ 0x1133c1, 0x0 },
+	{ 0x2133c1, 0x0 },
+	{ 0x134c1, 0x0 },
+	{ 0x1134c1, 0x0 },
+	{ 0x2134c1, 0x0 },
+	{ 0x135c1, 0x0 },
+	{ 0x1135c1, 0x0 },
+	{ 0x2135c1, 0x0 },
+	{ 0x136c1, 0x0 },
+	{ 0x1136c1, 0x0 },
+	{ 0x2136c1, 0x0 },
+	{ 0x137c1, 0x0 },
+	{ 0x1137c1, 0x0 },
+	{ 0x2137c1, 0x0 },
+	{ 0x138c1, 0x0 },
+	{ 0x1138c1, 0x0 },
+	{ 0x2138c1, 0x0 },
+	{ 0x10020, 0x0 },
+	{ 0x110020, 0x0 },
+	{ 0x210020, 0x0 },
+	{ 0x11020, 0x0 },
+	{ 0x111020, 0x0 },
+	{ 0x211020, 0x0 },
+	{ 0x12020, 0x0 },
+	{ 0x112020, 0x0 },
+	{ 0x212020, 0x0 },
+	{ 0x13020, 0x0 },
+	{ 0x113020, 0x0 },
+	{ 0x213020, 0x0 },
+	{ 0x20072, 0x0 },
+	{ 0x20073, 0x0 },
+	{ 0x20074, 0x0 },
+	{ 0x100aa, 0x0 },
+	{ 0x110aa, 0x0 },
+	{ 0x120aa, 0x0 },
+	{ 0x130aa, 0x0 },
+	{ 0x20010, 0x0 },
+	{ 0x120010, 0x0 },
+	{ 0x220010, 0x0 },
+	{ 0x20011, 0x0 },
+	{ 0x120011, 0x0 },
+	{ 0x220011, 0x0 },
+	{ 0x100ae, 0x0 },
+	{ 0x1100ae, 0x0 },
+	{ 0x2100ae, 0x0 },
+	{ 0x100af, 0x0 },
+	{ 0x1100af, 0x0 },
+	{ 0x2100af, 0x0 },
+	{ 0x110ae, 0x0 },
+	{ 0x1110ae, 0x0 },
+	{ 0x2110ae, 0x0 },
+	{ 0x110af, 0x0 },
+	{ 0x1110af, 0x0 },
+	{ 0x2110af, 0x0 },
+	{ 0x120ae, 0x0 },
+	{ 0x1120ae, 0x0 },
+	{ 0x2120ae, 0x0 },
+	{ 0x120af, 0x0 },
+	{ 0x1120af, 0x0 },
+	{ 0x2120af, 0x0 },
+	{ 0x130ae, 0x0 },
+	{ 0x1130ae, 0x0 },
+	{ 0x2130ae, 0x0 },
+	{ 0x130af, 0x0 },
+	{ 0x1130af, 0x0 },
+	{ 0x2130af, 0x0 },
+	{ 0x20020, 0x0 },
+	{ 0x120020, 0x0 },
+	{ 0x220020, 0x0 },
+	{ 0x100a0, 0x0 },
+	{ 0x100a1, 0x0 },
+	{ 0x100a2, 0x0 },
+	{ 0x100a3, 0x0 },
+	{ 0x100a4, 0x0 },
+	{ 0x100a5, 0x0 },
+	{ 0x100a6, 0x0 },
+	{ 0x100a7, 0x0 },
+	{ 0x110a0, 0x0 },
+	{ 0x110a1, 0x0 },
+	{ 0x110a2, 0x0 },
+	{ 0x110a3, 0x0 },
+	{ 0x110a4, 0x0 },
+	{ 0x110a5, 0x0 },
+	{ 0x110a6, 0x0 },
+	{ 0x110a7, 0x0 },
+	{ 0x120a0, 0x0 },
+	{ 0x120a1, 0x0 },
+	{ 0x120a2, 0x0 },
+	{ 0x120a3, 0x0 },
+	{ 0x120a4, 0x0 },
+	{ 0x120a5, 0x0 },
+	{ 0x120a6, 0x0 },
+	{ 0x120a7, 0x0 },
+	{ 0x130a0, 0x0 },
+	{ 0x130a1, 0x0 },
+	{ 0x130a2, 0x0 },
+	{ 0x130a3, 0x0 },
+	{ 0x130a4, 0x0 },
+	{ 0x130a5, 0x0 },
+	{ 0x130a6, 0x0 },
+	{ 0x130a7, 0x0 },
+	{ 0x2007c, 0x0 },
+	{ 0x12007c, 0x0 },
+	{ 0x22007c, 0x0 },
+	{ 0x2007d, 0x0 },
+	{ 0x12007d, 0x0 },
+	{ 0x22007d, 0x0 },
+	{ 0x400fd, 0x0 },
+	{ 0x400c0, 0x0 },
+	{ 0x90201, 0x0 },
+	{ 0x190201, 0x0 },
+	{ 0x290201, 0x0 },
+	{ 0x90202, 0x0 },
+	{ 0x190202, 0x0 },
+	{ 0x290202, 0x0 },
+	{ 0x90203, 0x0 },
+	{ 0x190203, 0x0 },
+	{ 0x290203, 0x0 },
+	{ 0x90204, 0x0 },
+	{ 0x190204, 0x0 },
+	{ 0x290204, 0x0 },
+	{ 0x90205, 0x0 },
+	{ 0x190205, 0x0 },
+	{ 0x290205, 0x0 },
+	{ 0x90206, 0x0 },
+	{ 0x190206, 0x0 },
+	{ 0x290206, 0x0 },
+	{ 0x90207, 0x0 },
+	{ 0x190207, 0x0 },
+	{ 0x290207, 0x0 },
+	{ 0x90208, 0x0 },
+	{ 0x190208, 0x0 },
+	{ 0x290208, 0x0 },
+	{ 0x10062, 0x0 },
+	{ 0x10162, 0x0 },
+	{ 0x10262, 0x0 },
+	{ 0x10362, 0x0 },
+	{ 0x10462, 0x0 },
+	{ 0x10562, 0x0 },
+	{ 0x10662, 0x0 },
+	{ 0x10762, 0x0 },
+	{ 0x10862, 0x0 },
+	{ 0x11062, 0x0 },
+	{ 0x11162, 0x0 },
+	{ 0x11262, 0x0 },
+	{ 0x11362, 0x0 },
+	{ 0x11462, 0x0 },
+	{ 0x11562, 0x0 },
+	{ 0x11662, 0x0 },
+	{ 0x11762, 0x0 },
+	{ 0x11862, 0x0 },
+	{ 0x12062, 0x0 },
+	{ 0x12162, 0x0 },
+	{ 0x12262, 0x0 },
+	{ 0x12362, 0x0 },
+	{ 0x12462, 0x0 },
+	{ 0x12562, 0x0 },
+	{ 0x12662, 0x0 },
+	{ 0x12762, 0x0 },
+	{ 0x12862, 0x0 },
+	{ 0x13062, 0x0 },
+	{ 0x13162, 0x0 },
+	{ 0x13262, 0x0 },
+	{ 0x13362, 0x0 },
+	{ 0x13462, 0x0 },
+	{ 0x13562, 0x0 },
+	{ 0x13662, 0x0 },
+	{ 0x13762, 0x0 },
+	{ 0x13862, 0x0 },
+	{ 0x20077, 0x0 },
+	{ 0x10001, 0x0 },
+	{ 0x11001, 0x0 },
+	{ 0x12001, 0x0 },
+	{ 0x13001, 0x0 },
+	{ 0x10040, 0x0 },
+	{ 0x10140, 0x0 },
+	{ 0x10240, 0x0 },
+	{ 0x10340, 0x0 },
+	{ 0x10440, 0x0 },
+	{ 0x10540, 0x0 },
+	{ 0x10640, 0x0 },
+	{ 0x10740, 0x0 },
+	{ 0x10840, 0x0 },
+	{ 0x10030, 0x0 },
+	{ 0x10130, 0x0 },
+	{ 0x10230, 0x0 },
+	{ 0x10330, 0x0 },
+	{ 0x10430, 0x0 },
+	{ 0x10530, 0x0 },
+	{ 0x10630, 0x0 },
+	{ 0x10730, 0x0 },
+	{ 0x10830, 0x0 },
+	{ 0x11040, 0x0 },
+	{ 0x11140, 0x0 },
+	{ 0x11240, 0x0 },
+	{ 0x11340, 0x0 },
+	{ 0x11440, 0x0 },
+	{ 0x11540, 0x0 },
+	{ 0x11640, 0x0 },
+	{ 0x11740, 0x0 },
+	{ 0x11840, 0x0 },
+	{ 0x11030, 0x0 },
+	{ 0x11130, 0x0 },
+	{ 0x11230, 0x0 },
+	{ 0x11330, 0x0 },
+	{ 0x11430, 0x0 },
+	{ 0x11530, 0x0 },
+	{ 0x11630, 0x0 },
+	{ 0x11730, 0x0 },
+	{ 0x11830, 0x0 },
+	{ 0x12040, 0x0 },
+	{ 0x12140, 0x0 },
+	{ 0x12240, 0x0 },
+	{ 0x12340, 0x0 },
+	{ 0x12440, 0x0 },
+	{ 0x12540, 0x0 },
+	{ 0x12640, 0x0 },
+	{ 0x12740, 0x0 },
+	{ 0x12840, 0x0 },
+	{ 0x12030, 0x0 },
+	{ 0x12130, 0x0 },
+	{ 0x12230, 0x0 },
+	{ 0x12330, 0x0 },
+	{ 0x12430, 0x0 },
+	{ 0x12530, 0x0 },
+	{ 0x12630, 0x0 },
+	{ 0x12730, 0x0 },
+	{ 0x12830, 0x0 },
+	{ 0x13040, 0x0 },
+	{ 0x13140, 0x0 },
+	{ 0x13240, 0x0 },
+	{ 0x13340, 0x0 },
+	{ 0x13440, 0x0 },
+	{ 0x13540, 0x0 },
+	{ 0x13640, 0x0 },
+	{ 0x13740, 0x0 },
+	{ 0x13840, 0x0 },
+	{ 0x13030, 0x0 },
+	{ 0x13130, 0x0 },
+	{ 0x13230, 0x0 },
+	{ 0x13330, 0x0 },
+	{ 0x13430, 0x0 },
+	{ 0x13530, 0x0 },
+	{ 0x13630, 0x0 },
+	{ 0x13730, 0x0 },
+	{ 0x13830, 0x0 },
+};
+
+/* P0 message block paremeter for training firmware */
+struct dram_cfg_param lpddr4_fsp0_cfg[] = {
+	{ 0xd0000, 0x0 },
+	{ 0x54000, 0x0 },
+	{ 0x54001, 0x0 },
+	{ 0x54002, 0x0 },
+	{ 0x54003, 0xbb8 },
+	{ 0x54004, 0x2 },
+	{ 0x54005, ((LPDDR4_PHY_RON << 8) | LPDDR4_PHY_RTT) },//PHY Ron/Rtt
+	{ 0x54006, LPDDR4_PHY_VREF_VALUE },
+	{ 0x54007, 0x0 },
+	{ 0x54008, 0x131f },
+	{ 0x54009, 0xc8 },
+	{ 0x5400a, 0x0 },
+	{ 0x5400b, 0x2 },
+	{ 0x5400c, 0x0 },
+	{ 0x5400d, 0x0 },
+	{ 0x5400e, 0x0 },
+	{ 0x5400f, 0x0 },
+	{ 0x54010, 0x0 },
+	{ 0x54011, 0x0 },
+	{ 0x54012, (LPDDR4_CS << 8) | (0x110 & 0xff) },
+	{ 0x54013, 0x0 },
+	{ 0x54014, 0x0 },
+	{ 0x54015, 0x0 },
+	{ 0x54016, 0x0 },
+	{ 0x54017, 0x0 },
+	{ 0x54018, 0x0 },
+	{ 0x54019, 0x2dd4 },
+	{ 0x5401a, (0x31 & 0xff00) | LPDDR4_MR3 },
+	{ 0x5401b, 0x4d66 },
+	{ 0x5401c, 0x4d08 },
+	{ 0x5401d, 0x0 },
+	{ 0x5401e, LPDDR4_MR22_RANK0/*0x16*/ },
+	{ 0x5401f, 0x2dd4 },
+	{ 0x54020, (0x31 & 0xff00) | LPDDR4_MR3 },
+	{ 0x54021, 0x4d66 },
+	{ 0x54022, 0x4d08 },
+	{ 0x54023, 0x0 },
+	{ 0x54024, LPDDR4_MR22_RANK1/*0x16*/ },
+	{ 0x54025, 0x0 },
+	{ 0x54026, 0x0 },
+	{ 0x54027, 0x0 },
+	{ 0x54028, 0x0 },
+	{ 0x54029, 0x0 },
+	{ 0x5402a, 0x0 },
+	{ 0x5402b, 0x1000 },
+	{ 0x5402c, LPDDR4_CS },
+	{ 0x5402d, 0x0 },
+	{ 0x5402e, 0x0 },
+	{ 0x5402f, 0x0 },
+	{ 0x54030, 0x0 },
+	{ 0x54031, 0x0 },
+	{ 0x54032, 0xd400 },
+	{ 0x54033, (LPDDR4_MR3 << 8) | (0x312d & 0xff) },
+	{ 0x54034, 0x6600 },
+	{ 0x54035, 0x84d },
+	{ 0x54036, 0x4d },
+	{ 0x54037, (LPDDR4_MR22_RANK0 << 8)/*0x1600*/ },
+	{ 0x54038, 0xd400 },
+	{ 0x54039, (LPDDR4_MR3 << 8) | (0x312d & 0xff) },
+	{ 0x5403a, 0x6600 },
+	{ 0x5403b, 0x84d },
+	{ 0x5403c, 0x4d },
+	{ 0x5403d, (LPDDR4_MR22_RANK1 << 8)/*0x1600*/ },
+	{ 0x5403e, 0x0 },
+	{ 0x5403f, 0x0 },
+	{ 0x54040, 0x0 },
+	{ 0x54041, 0x0 },
+	{ 0x54042, 0x0 },
+	{ 0x54043, 0x0 },
+	{ 0x54044, 0x0 },
+	{ 0xd0000, 0x1 },
+};
+
+/* P1 message block paremeter for training firmware */
+struct dram_cfg_param lpddr4_fsp1_cfg[] = {
+	{ 0xd0000, 0x0 },
+	{ 0x54000, 0x0 },
+	{ 0x54001, 0x0 },
+	{ 0x54002, 0x101 },
+	{ 0x54003, 0x190 },
+	{ 0x54004, 0x2 },
+	{ 0x54005, ((LPDDR4_PHY_RON << 8) | LPDDR4_PHY_RTT) },//PHY Ron/Rtt
+	{ 0x54006, LPDDR4_PHY_VREF_VALUE },
+	{ 0x54007, 0x0 },
+	{ 0x54008, 0x121f },
+	{ 0x54009, 0xc8 },
+	{ 0x5400a, 0x0 },
+	{ 0x5400b, 0x2 },
+	{ 0x5400c, 0x0 },
+	{ 0x5400d, 0x0 },
+	{ 0x5400e, 0x0 },
+	{ 0x5400f, 0x0 },
+	{ 0x54010, 0x0 },
+	{ 0x54011, 0x0 },
+	{ 0x54012, (LPDDR4_CS << 8) | (0x110 & 0xff) },
+	{ 0x54013, 0x0 },
+	{ 0x54014, 0x0 },
+	{ 0x54015, 0x0 },
+	{ 0x54016, 0x0 },
+	{ 0x54017, 0x0 },
+	{ 0x54018, 0x0 },
+	{ 0x54019, 0x84 },
+	{ 0x5401a, (0x31 & 0xff00) | LPDDR4_MR3 },
+	{ 0x5401b, 0x4d66 },
+	{ 0x5401c, 0x4d08 },
+	{ 0x5401d, 0x0 },
+	{ 0x5401e, LPDDR4_MR22_RANK0/*0x16*/ },
+	{ 0x5401f, 0x84 },
+	{ 0x54020, (0x31 & 0xff00) | LPDDR4_MR3 },
+	{ 0x54021, 0x4d66 },
+	{ 0x54022, 0x4d08 },
+	{ 0x54023, 0x0 },
+	{ 0x54024, LPDDR4_MR22_RANK1/*0x16*/ },
+	{ 0x54025, 0x0 },
+	{ 0x54026, 0x0 },
+	{ 0x54027, 0x0 },
+	{ 0x54028, 0x0 },
+	{ 0x54029, 0x0 },
+	{ 0x5402a, 0x0 },
+	{ 0x5402b, 0x1000 },
+	{ 0x5402c, LPDDR4_CS },
+	{ 0x5402d, 0x0 },
+	{ 0x5402e, 0x0 },
+	{ 0x5402f, 0x0 },
+	{ 0x54030, 0x0 },
+	{ 0x54031, 0x0 },
+	{ 0x54032, 0x8400 },
+	{ 0x54033, (LPDDR4_MR3 << 8) | (0x3100 & 0xff) },
+	{ 0x54034, 0x6600 },
+	{ 0x54035, 0x84d },
+	{ 0x54036, 0x4d },
+	{ 0x54037, (LPDDR4_MR22_RANK0 << 8)/*0x1600*/ },
+	{ 0x54038, 0x8400 },
+	{ 0x54039, (LPDDR4_MR3 << 8) | (0x3100 & 0xff) },
+	{ 0x5403a, 0x6600 },
+	{ 0x5403b, 0x84d },
+	{ 0x5403c, 0x4d },
+	{ 0x5403d, (LPDDR4_MR22_RANK1 << 8)/*0x1600*/ },
+	{ 0x5403e, 0x0 },
+	{ 0x5403f, 0x0 },
+	{ 0x54040, 0x0 },
+	{ 0x54041, 0x0 },
+	{ 0x54042, 0x0 },
+	{ 0x54043, 0x0 },
+	{ 0x54044, 0x0 },
+	{ 0xd0000, 0x1 },
+};
+
+/* P1 message block paremeter for training firmware */
+struct dram_cfg_param lpddr4_fsp2_cfg[] = {
+	{ 0xd0000, 0x0 },
+	{ 0x54000, 0x0 },
+	{ 0x54001, 0x0 },
+	{ 0x54002, 0x102 },
+	{ 0x54003, 0x64 },
+	{ 0x54004, 0x2 },
+	{ 0x54005, ((LPDDR4_PHY_RON << 8) | LPDDR4_PHY_RTT) },//PHY Ron/Rtt
+	{ 0x54006, LPDDR4_PHY_VREF_VALUE },
+	{ 0x54007, 0x0 },
+	{ 0x54008, 0x121f },
+	{ 0x54009, 0xc8 },
+	{ 0x5400a, 0x0 },
+	{ 0x5400b, 0x2 },
+	{ 0x5400c, 0x0 },
+	{ 0x5400d, 0x0 },
+	{ 0x5400e, 0x0 },
+	{ 0x5400f, 0x0 },
+	{ 0x54010, 0x0 },
+	{ 0x54011, 0x0 },
+	{ 0x54012, (LPDDR4_CS << 8) | (0x110 & 0xff) },
+	{ 0x54013, 0x0 },
+	{ 0x54014, 0x0 },
+	{ 0x54015, 0x0 },
+	{ 0x54016, 0x0 },
+	{ 0x54017, 0x0 },
+	{ 0x54018, 0x0 },
+	{ 0x54019, 0x84 },
+	{ 0x5401a, (0x31 & 0xff00) | LPDDR4_MR3 },
+	{ 0x5401b, 0x4d66 },
+	{ 0x5401c, 0x4d08 },
+	{ 0x5401d, 0x0 },
+	{ 0x5401e, LPDDR4_MR22_RANK0/*0x16*/ },
+	{ 0x5401f, 0x84 },
+	{ 0x54020, (0x31 & 0xff00) | LPDDR4_MR3 },
+	{ 0x54021, 0x4d66 },
+	{ 0x54022, 0x4d08 },
+	{ 0x54023, 0x0 },
+	{ 0x54024, LPDDR4_MR22_RANK1/*0x16*/ },
+	{ 0x54025, 0x0 },
+	{ 0x54026, 0x0 },
+	{ 0x54027, 0x0 },
+	{ 0x54028, 0x0 },
+	{ 0x54029, 0x0 },
+	{ 0x5402a, 0x0 },
+	{ 0x5402b, 0x1000 },
+	{ 0x5402c, LPDDR4_CS },
+	{ 0x5402d, 0x0 },
+	{ 0x5402e, 0x0 },
+	{ 0x5402f, 0x0 },
+	{ 0x54030, 0x0 },
+	{ 0x54031, 0x0 },
+	{ 0x54032, 0x8400 },
+	{ 0x54033, (LPDDR4_MR3 << 8) | (0x3100 & 0xff) },
+	{ 0x54034, 0x6600 },
+	{ 0x54035, 0x84d },
+	{ 0x54036, 0x4d },
+	{ 0x54037, (LPDDR4_MR22_RANK0 << 8)/*0x1600*/ },
+	{ 0x54038, 0x8400 },
+	{ 0x54039, (LPDDR4_MR3 << 8) | (0x3100 & 0xff) },
+	{ 0x5403a, 0x6600 },
+	{ 0x5403b, 0x84d },
+	{ 0x5403c, 0x4d },
+	{ 0x5403d, (LPDDR4_MR22_RANK1 << 8)/*0x1600*/ },
+	{ 0x5403e, 0x0 },
+	{ 0x5403f, 0x0 },
+	{ 0x54040, 0x0 },
+	{ 0x54041, 0x0 },
+	{ 0x54042, 0x0 },
+	{ 0x54043, 0x0 },
+	{ 0x54044, 0x0 },
+	{ 0xd0000, 0x1 },
+};
+
+/* P0 2D message block paremeter for training firmware */
+struct dram_cfg_param lpddr4_fsp0_2d_cfg[] = {
+	{ 0xd0000, 0x0 },
+	{ 0x54000, 0x0 },
+	{ 0x54001, 0x0 },
+	{ 0x54002, 0x0 },
+	{ 0x54003, 0xbb8 },
+	{ 0x54004, 0x2 },
+	{ 0x54005, ((LPDDR4_PHY_RON << 8) | LPDDR4_PHY_RTT) },//PHY Ron/Rtt
+	{ 0x54006, LPDDR4_PHY_VREF_VALUE },
+	{ 0x54007, 0x0 },
+	{ 0x54008, 0x61 },
+	{ 0x54009, 0xc8 },
+	{ 0x5400a, 0x0 },
+	{ 0x5400b, 0x2 },
+	{ 0x5400c, 0x0 },
+	{ 0x5400d, 0x0 },
+	{ 0x5400e, 0x0 },
+	{ 0x5400f, 0x100 },
+	{ 0x54010, 0x1f7f },
+	{ 0x54011, 0x0 },
+	{ 0x54012, (LPDDR4_CS << 8) | (0x110 & 0xff) },
+	{ 0x54013, 0x0 },
+	{ 0x54014, 0x0 },
+	{ 0x54015, 0x0 },
+	{ 0x54016, 0x0 },
+	{ 0x54017, 0x0 },
+	{ 0x54018, 0x0 },
+	{ 0x54019, 0x2dd4 },
+	{ 0x5401a, (0x31 & 0xff00) | LPDDR4_MR3 },
+	{ 0x5401b, 0x4d66 },
+	{ 0x5401c, 0x4d08 },
+	{ 0x5401d, 0x0 },
+	{ 0x5401e, LPDDR4_MR22_RANK0/*0x16*/ },
+	{ 0x5401f, 0x2dd4 },
+	{ 0x54020, (0x31 & 0xff00) | LPDDR4_MR3 },
+	{ 0x54021, 0x4d66 },
+	{ 0x54022, 0x4d08 },
+	{ 0x54023, 0x0 },
+	{ 0x54024, LPDDR4_MR22_RANK1/*0x16*/ },
+	{ 0x54025, 0x0 },
+	{ 0x54026, 0x0 },
+	{ 0x54027, 0x0 },
+	{ 0x54028, 0x0 },
+	{ 0x54029, 0x0 },
+	{ 0x5402a, 0x0 },
+	{ 0x5402b, 0x1000 },
+	{ 0x5402c, LPDDR4_CS },
+	{ 0x5402d, 0x0 },
+	{ 0x5402e, 0x0 },
+	{ 0x5402f, 0x0 },
+	{ 0x54030, 0x0 },
+	{ 0x54031, 0x0 },
+	{ 0x54032, 0xd400 },
+	{ 0x54033, (LPDDR4_MR3 << 8) | (0x312d & 0xff) },
+	{ 0x54034, 0x6600 },
+	{ 0x54035, 0x84d },
+	{ 0x54036, 0x4d },
+	{ 0x54037, (LPDDR4_MR22_RANK0 << 8)/*0x1600*/ },
+	{ 0x54038, 0xd400 },
+	{ 0x54039, (LPDDR4_MR3 << 8) | (0x312d & 0xff) },
+	{ 0x5403a, 0x6600 },
+	{ 0x5403b, 0x84d },
+	{ 0x5403c, 0x4d },
+	{ 0x5403d, (LPDDR4_MR22_RANK1 << 8)/*0x1600*/ },
+	{ 0x5403e, 0x0 },
+	{ 0x5403f, 0x0 },
+	{ 0x54040, 0x0 },
+	{ 0x54041, 0x0 },
+	{ 0x54042, 0x0 },
+	{ 0x54043, 0x0 },
+	{ 0x54044, 0x0 },
+	{ 0xd0000, 0x1 },
+};
+
+/* DRAM PHY init engine image */
+struct dram_cfg_param lpddr4_phy_pie[] = {
+	{ 0xd0000, 0x0 },
+	{ 0x90000, 0x10 },
+	{ 0x90001, 0x400 },
+	{ 0x90002, 0x10e },
+	{ 0x90003, 0x0 },
+	{ 0x90004, 0x0 },
+	{ 0x90005, 0x8 },
+	{ 0x90029, 0xb },
+	{ 0x9002a, 0x480 },
+	{ 0x9002b, 0x109 },
+	{ 0x9002c, 0x8 },
+	{ 0x9002d, 0x448 },
+	{ 0x9002e, 0x139 },
+	{ 0x9002f, 0x8 },
+	{ 0x90030, 0x478 },
+	{ 0x90031, 0x109 },
+	{ 0x90032, 0x0 },
+	{ 0x90033, 0xe8 },
+	{ 0x90034, 0x109 },
+	{ 0x90035, 0x2 },
+	{ 0x90036, 0x10 },
+	{ 0x90037, 0x139 },
+	{ 0x90038, 0xf },
+	{ 0x90039, 0x7c0 },
+	{ 0x9003a, 0x139 },
+	{ 0x9003b, 0x44 },
+	{ 0x9003c, 0x630 },
+	{ 0x9003d, 0x159 },
+	{ 0x9003e, 0x14f },
+	{ 0x9003f, 0x630 },
+	{ 0x90040, 0x159 },
+	{ 0x90041, 0x47 },
+	{ 0x90042, 0x630 },
+	{ 0x90043, 0x149 },
+	{ 0x90044, 0x4f },
+	{ 0x90045, 0x630 },
+	{ 0x90046, 0x179 },
+	{ 0x90047, 0x8 },
+	{ 0x90048, 0xe0 },
+	{ 0x90049, 0x109 },
+	{ 0x9004a, 0x0 },
+	{ 0x9004b, 0x7c8 },
+	{ 0x9004c, 0x109 },
+	{ 0x9004d, 0x0 },
+	{ 0x9004e, 0x1 },
+	{ 0x9004f, 0x8 },
+	{ 0x90050, 0x0 },
+	{ 0x90051, 0x45a },
+	{ 0x90052, 0x9 },
+	{ 0x90053, 0x0 },
+	{ 0x90054, 0x448 },
+	{ 0x90055, 0x109 },
+	{ 0x90056, 0x40 },
+	{ 0x90057, 0x630 },
+	{ 0x90058, 0x179 },
+	{ 0x90059, 0x1 },
+	{ 0x9005a, 0x618 },
+	{ 0x9005b, 0x109 },
+	{ 0x9005c, 0x40c0 },
+	{ 0x9005d, 0x630 },
+	{ 0x9005e, 0x149 },
+	{ 0x9005f, 0x8 },
+	{ 0x90060, 0x4 },
+	{ 0x90061, 0x48 },
+	{ 0x90062, 0x4040 },
+	{ 0x90063, 0x630 },
+	{ 0x90064, 0x149 },
+	{ 0x90065, 0x0 },
+	{ 0x90066, 0x4 },
+	{ 0x90067, 0x48 },
+	{ 0x90068, 0x40 },
+	{ 0x90069, 0x630 },
+	{ 0x9006a, 0x149 },
+	{ 0x9006b, 0x10 },
+	{ 0x9006c, 0x4 },
+	{ 0x9006d, 0x18 },
+	{ 0x9006e, 0x0 },
+	{ 0x9006f, 0x4 },
+	{ 0x90070, 0x78 },
+	{ 0x90071, 0x549 },
+	{ 0x90072, 0x630 },
+	{ 0x90073, 0x159 },
+	{ 0x90074, 0xd49 },
+	{ 0x90075, 0x630 },
+	{ 0x90076, 0x159 },
+	{ 0x90077, 0x94a },
+	{ 0x90078, 0x630 },
+	{ 0x90079, 0x159 },
+	{ 0x9007a, 0x441 },
+	{ 0x9007b, 0x630 },
+	{ 0x9007c, 0x149 },
+	{ 0x9007d, 0x42 },
+	{ 0x9007e, 0x630 },
+	{ 0x9007f, 0x149 },
+	{ 0x90080, 0x1 },
+	{ 0x90081, 0x630 },
+	{ 0x90082, 0x149 },
+	{ 0x90083, 0x0 },
+	{ 0x90084, 0xe0 },
+	{ 0x90085, 0x109 },
+	{ 0x90086, 0xa },
+	{ 0x90087, 0x10 },
+	{ 0x90088, 0x109 },
+	{ 0x90089, 0x9 },
+	{ 0x9008a, 0x3c0 },
+	{ 0x9008b, 0x149 },
+	{ 0x9008c, 0x9 },
+	{ 0x9008d, 0x3c0 },
+	{ 0x9008e, 0x159 },
+	{ 0x9008f, 0x18 },
+	{ 0x90090, 0x10 },
+	{ 0x90091, 0x109 },
+	{ 0x90092, 0x0 },
+	{ 0x90093, 0x3c0 },
+	{ 0x90094, 0x109 },
+	{ 0x90095, 0x18 },
+	{ 0x90096, 0x4 },
+	{ 0x90097, 0x48 },
+	{ 0x90098, 0x18 },
+	{ 0x90099, 0x4 },
+	{ 0x9009a, 0x58 },
+	{ 0x9009b, 0xa },
+	{ 0x9009c, 0x10 },
+	{ 0x9009d, 0x109 },
+	{ 0x9009e, 0x2 },
+	{ 0x9009f, 0x10 },
+	{ 0x900a0, 0x109 },
+	{ 0x900a1, 0x5 },
+	{ 0x900a2, 0x7c0 },
+	{ 0x900a3, 0x109 },
+	{ 0x900a4, 0x10 },
+	{ 0x900a5, 0x10 },
+	{ 0x900a6, 0x109 },
+	{ 0x40000, 0x811 },
+	{ 0x40020, 0x880 },
+	{ 0x40040, 0x0 },
+	{ 0x40060, 0x0 },
+	{ 0x40001, 0x4008 },
+	{ 0x40021, 0x83 },
+	{ 0x40041, 0x4f },
+	{ 0x40061, 0x0 },
+	{ 0x40002, 0x4040 },
+	{ 0x40022, 0x83 },
+	{ 0x40042, 0x51 },
+	{ 0x40062, 0x0 },
+	{ 0x40003, 0x811 },
+	{ 0x40023, 0x880 },
+	{ 0x40043, 0x0 },
+	{ 0x40063, 0x0 },
+	{ 0x40004, 0x720 },
+	{ 0x40024, 0xf },
+	{ 0x40044, 0x1740 },
+	{ 0x40064, 0x0 },
+	{ 0x40005, 0x16 },
+	{ 0x40025, 0x83 },
+	{ 0x40045, 0x4b },
+	{ 0x40065, 0x0 },
+	{ 0x40006, 0x716 },
+	{ 0x40026, 0xf },
+	{ 0x40046, 0x2001 },
+	{ 0x40066, 0x0 },
+	{ 0x40007, 0x716 },
+	{ 0x40027, 0xf },
+	{ 0x40047, 0x2800 },
+	{ 0x40067, 0x0 },
+	{ 0x40008, 0x716 },
+	{ 0x40028, 0xf },
+	{ 0x40048, 0xf00 },
+	{ 0x40068, 0x0 },
+	{ 0x40009, 0x720 },
+	{ 0x40029, 0xf },
+	{ 0x40049, 0x1400 },
+	{ 0x40069, 0x0 },
+	{ 0x4000a, 0xe08 },
+	{ 0x4002a, 0xc15 },
+	{ 0x4004a, 0x0 },
+	{ 0x4006a, 0x0 },
+	{ 0x4000b, 0x623 },
+	{ 0x4002b, 0x15 },
+	{ 0x4004b, 0x0 },
+	{ 0x4006b, 0x0 },
+	{ 0x4000c, 0x4028 },
+	{ 0x4002c, 0x80 },
+	{ 0x4004c, 0x0 },
+	{ 0x4006c, 0x0 },
+	{ 0x4000d, 0xe08 },
+	{ 0x4002d, 0xc1a },
+	{ 0x4004d, 0x0 },
+	{ 0x4006d, 0x0 },
+	{ 0x4000e, 0x623 },
+	{ 0x4002e, 0x1a },
+	{ 0x4004e, 0x0 },
+	{ 0x4006e, 0x0 },
+	{ 0x4000f, 0x4040 },
+	{ 0x4002f, 0x80 },
+	{ 0x4004f, 0x0 },
+	{ 0x4006f, 0x0 },
+	{ 0x40010, 0x2604 },
+	{ 0x40030, 0x15 },
+	{ 0x40050, 0x0 },
+	{ 0x40070, 0x0 },
+	{ 0x40011, 0x708 },
+	{ 0x40031, 0x5 },
+	{ 0x40051, 0x0 },
+	{ 0x40071, 0x2002 },
+	{ 0x40012, 0x8 },
+	{ 0x40032, 0x80 },
+	{ 0x40052, 0x0 },
+	{ 0x40072, 0x0 },
+	{ 0x40013, 0x2604 },
+	{ 0x40033, 0x1a },
+	{ 0x40053, 0x0 },
+	{ 0x40073, 0x0 },
+	{ 0x40014, 0x708 },
+	{ 0x40034, 0xa },
+	{ 0x40054, 0x0 },
+	{ 0x40074, 0x2002 },
+	{ 0x40015, 0x4040 },
+	{ 0x40035, 0x80 },
+	{ 0x40055, 0x0 },
+	{ 0x40075, 0x0 },
+	{ 0x40016, 0x60a },
+	{ 0x40036, 0x15 },
+	{ 0x40056, 0x1200 },
+	{ 0x40076, 0x0 },
+	{ 0x40017, 0x61a },
+	{ 0x40037, 0x15 },
+	{ 0x40057, 0x1300 },
+	{ 0x40077, 0x0 },
+	{ 0x40018, 0x60a },
+	{ 0x40038, 0x1a },
+	{ 0x40058, 0x1200 },
+	{ 0x40078, 0x0 },
+	{ 0x40019, 0x642 },
+	{ 0x40039, 0x1a },
+	{ 0x40059, 0x1300 },
+	{ 0x40079, 0x0 },
+	{ 0x4001a, 0x4808 },
+	{ 0x4003a, 0x880 },
+	{ 0x4005a, 0x0 },
+	{ 0x4007a, 0x0 },
+	{ 0x900a7, 0x0 },
+	{ 0x900a8, 0x790 },
+	{ 0x900a9, 0x11a },
+	{ 0x900aa, 0x8 },
+	{ 0x900ab, 0x7aa },
+	{ 0x900ac, 0x2a },
+	{ 0x900ad, 0x10 },
+	{ 0x900ae, 0x7b2 },
+	{ 0x900af, 0x2a },
+	{ 0x900b0, 0x0 },
+	{ 0x900b1, 0x7c8 },
+	{ 0x900b2, 0x109 },
+	{ 0x900b3, 0x10 },
+	{ 0x900b4, 0x2a8 },
+	{ 0x900b5, 0x129 },
+	{ 0x900b6, 0x8 },
+	{ 0x900b7, 0x370 },
+	{ 0x900b8, 0x129 },
+	{ 0x900b9, 0xa },
+	{ 0x900ba, 0x3c8 },
+	{ 0x900bb, 0x1a9 },
+	{ 0x900bc, 0xc },
+	{ 0x900bd, 0x408 },
+	{ 0x900be, 0x199 },
+	{ 0x900bf, 0x14 },
+	{ 0x900c0, 0x790 },
+	{ 0x900c1, 0x11a },
+	{ 0x900c2, 0x8 },
+	{ 0x900c3, 0x4 },
+	{ 0x900c4, 0x18 },
+	{ 0x900c5, 0xe },
+	{ 0x900c6, 0x408 },
+	{ 0x900c7, 0x199 },
+	{ 0x900c8, 0x8 },
+	{ 0x900c9, 0x8568 },
+	{ 0x900ca, 0x108 },
+	{ 0x900cb, 0x18 },
+	{ 0x900cc, 0x790 },
+	{ 0x900cd, 0x16a },
+	{ 0x900ce, 0x8 },
+	{ 0x900cf, 0x1d8 },
+	{ 0x900d0, 0x169 },
+	{ 0x900d1, 0x10 },
+	{ 0x900d2, 0x8558 },
+	{ 0x900d3, 0x168 },
+	{ 0x900d4, 0x70 },
+	{ 0x900d5, 0x788 },
+	{ 0x900d6, 0x16a },
+	{ 0x900d7, 0x1ff8 },
+	{ 0x900d8, 0x85a8 },
+	{ 0x900d9, 0x1e8 },
+	{ 0x900da, 0x50 },
+	{ 0x900db, 0x798 },
+	{ 0x900dc, 0x16a },
+	{ 0x900dd, 0x60 },
+	{ 0x900de, 0x7a0 },
+	{ 0x900df, 0x16a },
+	{ 0x900e0, 0x8 },
+	{ 0x900e1, 0x8310 },
+	{ 0x900e2, 0x168 },
+	{ 0x900e3, 0x8 },
+	{ 0x900e4, 0xa310 },
+	{ 0x900e5, 0x168 },
+	{ 0x900e6, 0xa },
+	{ 0x900e7, 0x408 },
+	{ 0x900e8, 0x169 },
+	{ 0x900e9, 0x6e },
+	{ 0x900ea, 0x0 },
+	{ 0x900eb, 0x68 },
+	{ 0x900ec, 0x0 },
+	{ 0x900ed, 0x408 },
+	{ 0x900ee, 0x169 },
+	{ 0x900ef, 0x0 },
+	{ 0x900f0, 0x8310 },
+	{ 0x900f1, 0x168 },
+	{ 0x900f2, 0x0 },
+	{ 0x900f3, 0xa310 },
+	{ 0x900f4, 0x168 },
+	{ 0x900f5, 0x1ff8 },
+	{ 0x900f6, 0x85a8 },
+	{ 0x900f7, 0x1e8 },
+	{ 0x900f8, 0x68 },
+	{ 0x900f9, 0x798 },
+	{ 0x900fa, 0x16a },
+	{ 0x900fb, 0x78 },
+	{ 0x900fc, 0x7a0 },
+	{ 0x900fd, 0x16a },
+	{ 0x900fe, 0x68 },
+	{ 0x900ff, 0x790 },
+	{ 0x90100, 0x16a },
+	{ 0x90101, 0x8 },
+	{ 0x90102, 0x8b10 },
+	{ 0x90103, 0x168 },
+	{ 0x90104, 0x8 },
+	{ 0x90105, 0xab10 },
+	{ 0x90106, 0x168 },
+	{ 0x90107, 0xa },
+	{ 0x90108, 0x408 },
+	{ 0x90109, 0x169 },
+	{ 0x9010a, 0x58 },
+	{ 0x9010b, 0x0 },
+	{ 0x9010c, 0x68 },
+	{ 0x9010d, 0x0 },
+	{ 0x9010e, 0x408 },
+	{ 0x9010f, 0x169 },
+	{ 0x90110, 0x0 },
+	{ 0x90111, 0x8b10 },
+	{ 0x90112, 0x168 },
+	{ 0x90113, 0x0 },
+	{ 0x90114, 0xab10 },
+	{ 0x90115, 0x168 },
+	{ 0x90116, 0x0 },
+	{ 0x90117, 0x1d8 },
+	{ 0x90118, 0x169 },
+	{ 0x90119, 0x80 },
+	{ 0x9011a, 0x790 },
+	{ 0x9011b, 0x16a },
+	{ 0x9011c, 0x18 },
+	{ 0x9011d, 0x7aa },
+	{ 0x9011e, 0x6a },
+	{ 0x9011f, 0xa },
+	{ 0x90120, 0x0 },
+	{ 0x90121, 0x1e9 },
+	{ 0x90122, 0x8 },
+	{ 0x90123, 0x8080 },
+	{ 0x90124, 0x108 },
+	{ 0x90125, 0xf },
+	{ 0x90126, 0x408 },
+	{ 0x90127, 0x169 },
+	{ 0x90128, 0xc },
+	{ 0x90129, 0x0 },
+	{ 0x9012a, 0x68 },
+	{ 0x9012b, 0x9 },
+	{ 0x9012c, 0x0 },
+	{ 0x9012d, 0x1a9 },
+	{ 0x9012e, 0x0 },
+	{ 0x9012f, 0x408 },
+	{ 0x90130, 0x169 },
+	{ 0x90131, 0x0 },
+	{ 0x90132, 0x8080 },
+	{ 0x90133, 0x108 },
+	{ 0x90134, 0x8 },
+	{ 0x90135, 0x7aa },
+	{ 0x90136, 0x6a },
+	{ 0x90137, 0x0 },
+	{ 0x90138, 0x8568 },
+	{ 0x90139, 0x108 },
+	{ 0x9013a, 0xb7 },
+	{ 0x9013b, 0x790 },
+	{ 0x9013c, 0x16a },
+	{ 0x9013d, 0x1f },
+	{ 0x9013e, 0x0 },
+	{ 0x9013f, 0x68 },
+	{ 0x90140, 0x8 },
+	{ 0x90141, 0x8558 },
+	{ 0x90142, 0x168 },
+	{ 0x90143, 0xf },
+	{ 0x90144, 0x408 },
+	{ 0x90145, 0x169 },
+	{ 0x90146, 0xc },
+	{ 0x90147, 0x0 },
+	{ 0x90148, 0x68 },
+	{ 0x90149, 0x0 },
+	{ 0x9014a, 0x408 },
+	{ 0x9014b, 0x169 },
+	{ 0x9014c, 0x0 },
+	{ 0x9014d, 0x8558 },
+	{ 0x9014e, 0x168 },
+	{ 0x9014f, 0x8 },
+	{ 0x90150, 0x3c8 },
+	{ 0x90151, 0x1a9 },
+	{ 0x90152, 0x3 },
+	{ 0x90153, 0x370 },
+	{ 0x90154, 0x129 },
+	{ 0x90155, 0x20 },
+	{ 0x90156, 0x2aa },
+	{ 0x90157, 0x9 },
+	{ 0x90158, 0x0 },
+	{ 0x90159, 0x400 },
+	{ 0x9015a, 0x10e },
+	{ 0x9015b, 0x8 },
+	{ 0x9015c, 0xe8 },
+	{ 0x9015d, 0x109 },
+	{ 0x9015e, 0x0 },
+	{ 0x9015f, 0x8140 },
+	{ 0x90160, 0x10c },
+	{ 0x90161, 0x10 },
+	{ 0x90162, 0x8138 },
+	{ 0x90163, 0x10c },
+	{ 0x90164, 0x8 },
+	{ 0x90165, 0x7c8 },
+	{ 0x90166, 0x101 },
+	{ 0x90167, 0x8 },
+	{ 0x90168, 0x0 },
+	{ 0x90169, 0x8 },
+	{ 0x9016a, 0x8 },
+	{ 0x9016b, 0x448 },
+	{ 0x9016c, 0x109 },
+	{ 0x9016d, 0xf },
+	{ 0x9016e, 0x7c0 },
+	{ 0x9016f, 0x109 },
+	{ 0x90170, 0x0 },
+	{ 0x90171, 0xe8 },
+	{ 0x90172, 0x109 },
+	{ 0x90173, 0x47 },
+	{ 0x90174, 0x630 },
+	{ 0x90175, 0x109 },
+	{ 0x90176, 0x8 },
+	{ 0x90177, 0x618 },
+	{ 0x90178, 0x109 },
+	{ 0x90179, 0x8 },
+	{ 0x9017a, 0xe0 },
+	{ 0x9017b, 0x109 },
+	{ 0x9017c, 0x0 },
+	{ 0x9017d, 0x7c8 },
+	{ 0x9017e, 0x109 },
+	{ 0x9017f, 0x8 },
+	{ 0x90180, 0x8140 },
+	{ 0x90181, 0x10c },
+	{ 0x90182, 0x0 },
+	{ 0x90183, 0x1 },
+	{ 0x90184, 0x8 },
+	{ 0x90185, 0x8 },
+	{ 0x90186, 0x4 },
+	{ 0x90187, 0x8 },
+	{ 0x90188, 0x8 },
+	{ 0x90189, 0x7c8 },
+	{ 0x9018a, 0x101 },
+	{ 0x90006, 0x0 },
+	{ 0x90007, 0x0 },
+	{ 0x90008, 0x8 },
+	{ 0x90009, 0x0 },
+	{ 0x9000a, 0x0 },
+	{ 0x9000b, 0x0 },
+	{ 0xd00e7, 0x400 },
+	{ 0x90017, 0x0 },
+	{ 0x9001f, 0x2a },
+	{ 0x90026, 0x6a },
+	{ 0x400d0, 0x0 },
+	{ 0x400d1, 0x101 },
+	{ 0x400d2, 0x105 },
+	{ 0x400d3, 0x107 },
+	{ 0x400d4, 0x10f },
+	{ 0x400d5, 0x202 },
+	{ 0x400d6, 0x20a },
+	{ 0x400d7, 0x20b },
+	{ 0x2003a, 0x2 },
+	{ 0x2000b, 0x5d },
+	{ 0x2000c, 0xbb },
+	{ 0x2000d, 0x753 },
+	{ 0x2000e, 0x2c },
+	{ 0x12000b, 0xc },
+	{ 0x12000c, 0x19 },
+	{ 0x12000d, 0xfa },
+	{ 0x12000e, 0x10 },
+	{ 0x22000b, 0x3 },
+	{ 0x22000c, 0x6 },
+	{ 0x22000d, 0x3e },
+	{ 0x22000e, 0x10 },
+	{ 0x9000c, 0x0 },
+	{ 0x9000d, 0x173 },
+	{ 0x9000e, 0x60 },
+	{ 0x9000f, 0x6110 },
+	{ 0x90010, 0x2152 },
+	{ 0x90011, 0xdfbd },
+	{ 0x90012, 0x60 },
+	{ 0x90013, 0x6152 },
+	{ 0x20010, 0x5a },
+	{ 0x20011, 0x3 },
+	{ 0x40080, 0xe0 },
+	{ 0x40081, 0x12 },
+	{ 0x40082, 0xe0 },
+	{ 0x40083, 0x12 },
+	{ 0x40084, 0xe0 },
+	{ 0x40085, 0x12 },
+	{ 0x140080, 0xe0 },
+	{ 0x140081, 0x12 },
+	{ 0x140082, 0xe0 },
+	{ 0x140083, 0x12 },
+	{ 0x140084, 0xe0 },
+	{ 0x140085, 0x12 },
+	{ 0x240080, 0xe0 },
+	{ 0x240081, 0x12 },
+	{ 0x240082, 0xe0 },
+	{ 0x240083, 0x12 },
+	{ 0x240084, 0xe0 },
+	{ 0x240085, 0x12 },
+	{ 0x400fd, 0xf },
+	{ 0x10011, 0x1 },
+	{ 0x10012, 0x1 },
+	{ 0x10013, 0x180 },
+	{ 0x10018, 0x1 },
+	{ 0x10002, 0x6209 },
+	{ 0x100b2, 0x1 },
+	{ 0x101b4, 0x1 },
+	{ 0x102b4, 0x1 },
+	{ 0x103b4, 0x1 },
+	{ 0x104b4, 0x1 },
+	{ 0x105b4, 0x1 },
+	{ 0x106b4, 0x1 },
+	{ 0x107b4, 0x1 },
+	{ 0x108b4, 0x1 },
+	{ 0x11011, 0x1 },
+	{ 0x11012, 0x1 },
+	{ 0x11013, 0x180 },
+	{ 0x11018, 0x1 },
+	{ 0x11002, 0x6209 },
+	{ 0x110b2, 0x1 },
+	{ 0x111b4, 0x1 },
+	{ 0x112b4, 0x1 },
+	{ 0x113b4, 0x1 },
+	{ 0x114b4, 0x1 },
+	{ 0x115b4, 0x1 },
+	{ 0x116b4, 0x1 },
+	{ 0x117b4, 0x1 },
+	{ 0x118b4, 0x1 },
+	{ 0x12011, 0x1 },
+	{ 0x12012, 0x1 },
+	{ 0x12013, 0x180 },
+	{ 0x12018, 0x1 },
+	{ 0x12002, 0x6209 },
+	{ 0x120b2, 0x1 },
+	{ 0x121b4, 0x1 },
+	{ 0x122b4, 0x1 },
+	{ 0x123b4, 0x1 },
+	{ 0x124b4, 0x1 },
+	{ 0x125b4, 0x1 },
+	{ 0x126b4, 0x1 },
+	{ 0x127b4, 0x1 },
+	{ 0x128b4, 0x1 },
+	{ 0x13011, 0x1 },
+	{ 0x13012, 0x1 },
+	{ 0x13013, 0x180 },
+	{ 0x13018, 0x1 },
+	{ 0x13002, 0x6209 },
+	{ 0x130b2, 0x1 },
+	{ 0x131b4, 0x1 },
+	{ 0x132b4, 0x1 },
+	{ 0x133b4, 0x1 },
+	{ 0x134b4, 0x1 },
+	{ 0x135b4, 0x1 },
+	{ 0x136b4, 0x1 },
+	{ 0x137b4, 0x1 },
+	{ 0x138b4, 0x1 },
+	{ 0x2003a, 0x2 },
+	{ 0xc0080, 0x2 },
+	{ 0xd0000, 0x1 },
+};
+
+struct dram_fsp_msg lpddr4_dram_fsp_msg[] = {
+	{
+		/* P0 3000mts 1D */
+		.drate = 3000,
+		.fw_type = FW_1D_IMAGE,
+		.fsp_cfg = lpddr4_fsp0_cfg,
+		.fsp_cfg_num = ARRAY_SIZE(lpddr4_fsp0_cfg),
+	},
+	{
+		/* P0 3000mts 2D */
+		.drate = 3000,
+		.fw_type = FW_2D_IMAGE,
+		.fsp_cfg = lpddr4_fsp0_2d_cfg,
+		.fsp_cfg_num = ARRAY_SIZE(lpddr4_fsp0_2d_cfg),
+	},
+	{
+		/* P1 400mts 1D */
+		.drate = 400,
+		.fw_type = FW_1D_IMAGE,
+		.fsp_cfg = lpddr4_fsp1_cfg,
+		.fsp_cfg_num = ARRAY_SIZE(lpddr4_fsp1_cfg),
+	},
+	{
+		/* P1 100mts 1D */
+		.drate = 100,
+		.fw_type = FW_1D_IMAGE,
+		.fsp_cfg = lpddr4_fsp2_cfg,
+		.fsp_cfg_num = ARRAY_SIZE(lpddr4_fsp2_cfg),
+	},
+};
+
+/* lpddr4 timing config params on EVK board */
+struct dram_timing_info dram_timing = {
+	.ddrc_cfg = lpddr4_ddrc_cfg,
+	.ddrc_cfg_num = ARRAY_SIZE(lpddr4_ddrc_cfg),
+	.ddrphy_cfg = lpddr4_ddrphy_cfg,
+	.ddrphy_cfg_num = ARRAY_SIZE(lpddr4_ddrphy_cfg),
+	.fsp_msg = lpddr4_dram_fsp_msg,
+	.fsp_msg_num = ARRAY_SIZE(lpddr4_dram_fsp_msg),
+	.ddrphy_trained_csr = lpddr4_ddrphy_trained_csr,
+	.ddrphy_trained_csr_num = ARRAY_SIZE(lpddr4_ddrphy_trained_csr),
+	.ddrphy_pie = lpddr4_phy_pie,
+	.ddrphy_pie_num = ARRAY_SIZE(lpddr4_phy_pie),
+};
diff --git a/board/freescale/imx8mm_evk/spl.c b/board/freescale/imx8mm_evk/spl.c
new file mode 100644
index 0000000000..9e140ecf19
--- /dev/null
+++ b/board/freescale/imx8mm_evk/spl.c
@@ -0,0 +1,216 @@
+// SPDX-License-Identifier: GPL-2.0+
+/*
+ * Copyright 2019 NXP
+ */
+
+#include <common.h>
+#include <spl.h>
+#include <asm/io.h>
+#include <errno.h>
+#include <asm/io.h>
+#include <asm/mach-imx/iomux-v3.h>
+#include <asm/arch/imx8mm_pins.h>
+#include <asm/arch/sys_proto.h>
+#include <power/pmic.h>
+#include <asm/arch/clock.h>
+#include <asm/mach-imx/boot_mode.h>
+#include <asm/mach-imx/gpio.h>
+#include <asm/mach-imx/mxc_i2c.h>
+#include <fsl_esdhc.h>
+#include <mmc.h>
+#include <asm/arch/ddr.h>
+
+#include <dm/uclass.h>
+#include <dm/device.h>
+#include <dm/uclass-internal.h>
+#include <dm/device-internal.h>
+
+DECLARE_GLOBAL_DATA_PTR;
+
+int spl_board_boot_device(enum boot_device boot_dev_spl)
+{
+	switch (boot_dev_spl) {
+	case SD2_BOOT:
+	case MMC2_BOOT:
+		return BOOT_DEVICE_MMC1;
+	case SD3_BOOT:
+	case MMC3_BOOT:
+		return BOOT_DEVICE_MMC2;
+	default:
+		return BOOT_DEVICE_NONE;
+	}
+}
+
+void spl_dram_init(void)
+{
+	ddr_init(&dram_timing);
+}
+
+#define USDHC2_CD_GPIO	IMX_GPIO_NR(2, 18)
+#define USDHC2_PWR_GPIO IMX_GPIO_NR(2, 19)
+
+#define USDHC_PAD_CTRL (PAD_CTL_DSE6 | PAD_CTL_HYS | PAD_CTL_PUE | \
+			PAD_CTL_PE | PAD_CTL_FSEL2)
+#define USDHC_GPIO_PAD_CTRL (PAD_CTL_HYS | PAD_CTL_DSE1)
+
+static iomux_v3_cfg_t const usdhc3_pads[] = {
+	IMX8MM_PAD_NAND_WE_B_USDHC3_CLK | MUX_PAD_CTRL(USDHC_PAD_CTRL),
+	IMX8MM_PAD_NAND_WP_B_USDHC3_CMD | MUX_PAD_CTRL(USDHC_PAD_CTRL),
+	IMX8MM_PAD_NAND_DATA04_USDHC3_DATA0 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
+	IMX8MM_PAD_NAND_DATA05_USDHC3_DATA1 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
+	IMX8MM_PAD_NAND_DATA06_USDHC3_DATA2 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
+	IMX8MM_PAD_NAND_DATA07_USDHC3_DATA3 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
+	IMX8MM_PAD_NAND_RE_B_USDHC3_DATA4 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
+	IMX8MM_PAD_NAND_CE2_B_USDHC3_DATA5 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
+	IMX8MM_PAD_NAND_CE3_B_USDHC3_DATA6 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
+	IMX8MM_PAD_NAND_CLE_USDHC3_DATA7 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
+};
+
+static iomux_v3_cfg_t const usdhc2_pads[] = {
+	IMX8MM_PAD_SD2_CLK_USDHC2_CLK | MUX_PAD_CTRL(USDHC_PAD_CTRL),
+	IMX8MM_PAD_SD2_CMD_USDHC2_CMD | MUX_PAD_CTRL(USDHC_PAD_CTRL),
+	IMX8MM_PAD_SD2_DATA0_USDHC2_DATA0 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
+	IMX8MM_PAD_SD2_DATA1_USDHC2_DATA1 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
+	IMX8MM_PAD_SD2_DATA2_USDHC2_DATA2 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
+	IMX8MM_PAD_SD2_DATA3_USDHC2_DATA3 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
+	IMX8MM_PAD_SD2_RESET_B_GPIO2_IO19 | MUX_PAD_CTRL(USDHC_GPIO_PAD_CTRL),
+};
+
+/*
+ * The evk board uses DAT3 to detect CD card plugin,
+ * in u-boot we mux the pin to GPIO when doing board_mmc_getcd.
+ */
+static iomux_v3_cfg_t const usdhc2_cd_pad =
+	IMX8MM_PAD_SD2_DATA3_GPIO2_IO18 | MUX_PAD_CTRL(USDHC_GPIO_PAD_CTRL);
+
+static iomux_v3_cfg_t const usdhc2_dat3_pad =
+	IMX8MM_PAD_SD2_DATA3_USDHC2_DATA3 |
+	MUX_PAD_CTRL(USDHC_PAD_CTRL);
+
+static struct fsl_esdhc_cfg usdhc_cfg[2] = {
+	{USDHC2_BASE_ADDR, 0, 1},
+	{USDHC3_BASE_ADDR, 0, 1},
+};
+
+int board_mmc_init(bd_t *bis)
+{
+	int i, ret;
+	/*
+	 * According to the board_mmc_init() the following map is done:
+	 * (U-Boot device node)    (Physical Port)
+	 * mmc0                    USDHC1
+	 * mmc1                    USDHC2
+	 */
+	for (i = 0; i < CONFIG_SYS_FSL_USDHC_NUM; i++) {
+		switch (i) {
+		case 0:
+			usdhc_cfg[0].sdhc_clk = mxc_get_clock(MXC_ESDHC2_CLK);
+			imx_iomux_v3_setup_multiple_pads(usdhc2_pads,
+							 ARRAY_SIZE(usdhc2_pads));
+			gpio_request(USDHC2_PWR_GPIO, "usdhc2_reset");
+			gpio_direction_output(USDHC2_PWR_GPIO, 0);
+			udelay(500);
+			gpio_direction_output(USDHC2_PWR_GPIO, 1);
+			break;
+		case 1:
+			usdhc_cfg[1].sdhc_clk = mxc_get_clock(MXC_ESDHC3_CLK);
+			imx_iomux_v3_setup_multiple_pads(usdhc3_pads,
+							 ARRAY_SIZE(usdhc3_pads));
+			break;
+		default:
+			printf("USDHC controllers %d not supported \n", i + 1);
+			return -EINVAL;
+		}
+
+		ret = fsl_esdhc_initialize(bis, &usdhc_cfg[i]);
+		if (ret)
+			return ret;
+	}
+
+	return 0;
+}
+
+int board_mmc_getcd(struct mmc *mmc)
+{
+	struct fsl_esdhc_cfg *cfg = (struct fsl_esdhc_cfg *)mmc->priv;
+	int ret = 0;
+
+	switch (cfg->esdhc_base) {
+	case USDHC3_BASE_ADDR:
+		ret = 1;
+		break;
+	case USDHC2_BASE_ADDR:
+		imx_iomux_v3_setup_pad(usdhc2_cd_pad);
+		gpio_request(USDHC2_CD_GPIO, "usdhc2 cd");
+		gpio_direction_input(USDHC2_CD_GPIO);
+
+		/*
+		 * Since it is the DAT3 pin, this pin is pulled to
+		 * low voltage if no card
+		 */
+		ret = gpio_get_value(USDHC2_CD_GPIO);
+
+		imx_iomux_v3_setup_pad(usdhc2_dat3_pad);
+		return ret;
+	}
+
+	return 1;
+}
+
+void spl_board_init(void)
+{
+	struct udevice *dev;
+
+	puts("Normal Boot\n");
+
+	uclass_find_first_device(UCLASS_CLK, &dev);
+
+	for (; dev; uclass_find_next_device(&dev)) {
+		if (device_probe(dev))
+			continue;
+	}
+}
+
+#ifdef CONFIG_SPL_LOAD_FIT
+int board_fit_config_name_match(const char *name)
+{
+	/* Just empty function now - can't decide what to choose */
+	debug("%s: %s\n", __func__, name);
+
+	return 0;
+}
+#endif
+
+void board_init_f(ulong dummy)
+{
+	int ret;
+
+	/* Clear global data */
+	memset((void *)gd, 0, sizeof(gd_t));
+
+	arch_cpu_init();
+
+	init_uart_clk(1);
+
+	board_early_init_f();
+
+	timer_init();
+
+	preloader_console_init();
+
+	/* Clear the BSS. */
+	memset(__bss_start, 0, __bss_end - __bss_start);
+
+	ret = spl_init();
+	if (ret) {
+		debug("spl_init() failed: %d\n", ret);
+		hang();
+	}
+
+	enable_tzc380();
+
+	/* DDR initialization */
+	spl_dram_init();
+
+	board_init_r(NULL, 0);
+}
diff --git a/configs/imx8mm_evk_defconfig b/configs/imx8mm_evk_defconfig
new file mode 100644
index 0000000000..c9a4f56288
--- /dev/null
+++ b/configs/imx8mm_evk_defconfig
@@ -0,0 +1,51 @@
+CONFIG_ARM=y
+CONFIG_ARCH_IMX8M=y
+CONFIG_SYS_TEXT_BASE=0x40200000
+CONFIG_SPL_GPIO_SUPPORT=y
+CONFIG_SPL_LIBCOMMON_SUPPORT=y
+CONFIG_SPL_LIBGENERIC_SUPPORT=y
+CONFIG_SYS_MALLOC_F_LEN=0x6000
+CONFIG_TARGET_IMX8MM_EVK=y
+CONFIG_SPL_MMC_SUPPORT=y
+CONFIG_SPL_SERIAL_SUPPORT=y
+CONFIG_SPL=y
+CONFIG_FIT=y
+CONFIG_FIT_EXTERNAL_OFFSET=0x3000
+CONFIG_SPL_LOAD_FIT=y
+CONFIG_SPL_FIT_GENERATOR="arch/arm/mach-imx/mkimage_fit_atf.sh"
+CONFIG_SYS_EXTRA_OPTIONS="IMX_CONFIG=arch/arm/mach-imx/imx8m/imximage-8mm-lpddr4.cfg"
+CONFIG_DEFAULT_FDT_FILE="fsl-imx8mm-evk.dtb"
+CONFIG_SPL_TEXT_BASE=0x7E1000
+CONFIG_SPL_BOARD_INIT=y
+CONFIG_SPL_SEPARATE_BSS=y
+CONFIG_SPL_I2C_SUPPORT=y
+CONFIG_HUSH_PARSER=y
+CONFIG_CMD_CLK=y
+CONFIG_CMD_GPIO=y
+CONFIG_CMD_I2C=y
+CONFIG_CMD_CACHE=y
+CONFIG_CMD_REGULATOR=y
+CONFIG_CMD_EXT2=y
+CONFIG_CMD_EXT4=y
+CONFIG_CMD_EXT4_WRITE=y
+CONFIG_CMD_FAT=y
+CONFIG_OF_CONTROL=y
+CONFIG_SPL_OF_CONTROL=y
+CONFIG_DEFAULT_DEVICE_TREE="imx8mm-evk"
+CONFIG_SPL_DM=y
+CONFIG_SPL_CLK=y
+CONFIG_CLK_IMX8MM=y
+CONFIG_DM_GPIO=y
+CONFIG_MXC_GPIO=y
+CONFIG_DM_I2C=y
+CONFIG_SYS_I2C_MXC=y
+CONFIG_DM_MMC=y
+CONFIG_DM_ETH=y
+CONFIG_PINCTRL=y
+CONFIG_SPL_PINCTRL=y
+CONFIG_PINCTRL_IMX8M=y
+CONFIG_DM_REGULATOR=y
+CONFIG_DM_REGULATOR_FIXED=y
+CONFIG_DM_REGULATOR_GPIO=y
+CONFIG_MXC_UART=y
+CONFIG_DM_THERMAL=y
diff --git a/include/configs/imx8mm_evk.h b/include/configs/imx8mm_evk.h
new file mode 100644
index 0000000000..be1c792c67
--- /dev/null
+++ b/include/configs/imx8mm_evk.h
@@ -0,0 +1,200 @@
+/* SPDX-License-Identifier: GPL-2.0+ */
+/*
+ * Copyright 2018 NXP
+ */
+
+#ifndef __IMX8MM_EVK_H
+#define __IMX8MM_EVK_H
+
+#include <linux/sizes.h>
+#include <asm/arch/imx-regs.h>
+
+#ifdef CONFIG_SECURE_BOOT
+#define CONFIG_CSF_SIZE			0x2000 /* 8K region */
+#endif
+
+#define CONFIG_SPL_MAX_SIZE		(148 * 1024)
+#define CONFIG_SYS_MONITOR_LEN		(512 * 1024)
+#define CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_USE_SECTOR
+#define CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_SECTOR	0x300
+#define CONFIG_SYS_MMCSD_FS_BOOT_PARTITION	1
+#define CONFIG_SYS_UBOOT_BASE	\
+	(QSPI0_AMBA_BASE + CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_SECTOR * 512)
+
+#ifdef CONFIG_SPL_BUILD
+/*#define CONFIG_ENABLE_DDR_TRAINING_DEBUG*/
+#define CONFIG_SPL_WATCHDOG_SUPPORT
+#define CONFIG_SPL_DRIVERS_MISC_SUPPORT
+#define CONFIG_SPL_POWER_SUPPORT
+#define CONFIG_SPL_LDSCRIPT		"arch/arm/cpu/armv8/u-boot-spl.lds"
+#define CONFIG_SPL_STACK		0x91fff0
+#define CONFIG_SPL_BSS_START_ADDR	0x00910000
+#define CONFIG_SPL_BSS_MAX_SIZE		0x2000	/* 8 KB */
+#define CONFIG_SYS_SPL_MALLOC_START	0x42200000
+#define CONFIG_SYS_SPL_MALLOC_SIZE	0x80000	/* 512 KB */
+#define CONFIG_SYS_ICACHE_OFF
+#define CONFIG_SYS_DCACHE_OFF
+
+/* malloc f used before GD_FLG_FULL_MALLOC_INIT set */
+#define CONFIG_MALLOC_F_ADDR		0x930000
+/* For RAW image gives a error info not panic */
+#define CONFIG_SPL_ABORT_ON_RAW_IMAGE
+
+#undef CONFIG_DM_MMC
+#undef CONFIG_DM_PMIC
+#undef CONFIG_DM_PMIC_PFUZE100
+
+#define CONFIG_ENV_VARS_UBOOT_RUNTIME_CONFIG
+
+#endif
+
+#define CONFIG_REMAKE_ELF
+
+#define CONFIG_BOARD_EARLY_INIT_F
+#define CONFIG_BOARD_POSTCLK_INIT
+#define CONFIG_BOARD_LATE_INIT
+
+/* Flat Device Tree Definitions */
+#define CONFIG_OF_BOARD_SETUP
+
+#undef CONFIG_CMD_EXPORTENV
+#undef CONFIG_CMD_IMPORTENV
+#undef CONFIG_CMD_IMLS
+
+#undef CONFIG_CMD_CRC32
+#undef CONFIG_BOOTM_NETBSD
+
+/* Initial environment variables */
+#define CONFIG_EXTRA_ENV_SETTINGS		\
+	"script=boot.scr\0" \
+	"image=Image\0" \
+	"console=ttymxc1,115200 earlycon=ec_imx6q,0x30890000,115200\0" \
+	"fdt_addr=0x43000000\0"			\
+	"fdt_high=0xffffffffffffffff\0"		\
+	"boot_fdt=try\0" \
+	"fdt_file=" CONFIG_DEFAULT_FDT_FILE "\0" \
+	"initrd_addr=0x43800000\0"		\
+	"initrd_high=0xffffffffffffffff\0" \
+	"mmcdev="__stringify(CONFIG_SYS_MMC_ENV_DEV)"\0" \
+	"mmcpart=" __stringify(CONFIG_SYS_MMC_IMG_LOAD_PART) "\0" \
+	"mmcroot=" CONFIG_MMCROOT " rootwait rw\0" \
+	"mmcautodetect=yes\0" \
+	"mmcargs=setenv bootargs console=${console} root=${mmcroot}\0 " \
+	"loadbootscript=fatload mmc ${mmcdev}:${mmcpart} ${loadaddr} ${script};\0" \
+	"bootscript=echo Running bootscript from mmc ...; " \
+		"source\0" \
+	"loadimage=fatload mmc ${mmcdev}:${mmcpart} ${loadaddr} ${image}\0" \
+	"loadfdt=fatload mmc ${mmcdev}:${mmcpart} ${fdt_addr} ${fdt_file}\0" \
+	"mmcboot=echo Booting from mmc ...; " \
+		"run mmcargs; " \
+		"if test ${boot_fdt} = yes || test ${boot_fdt} = try; then " \
+			"if run loadfdt; then " \
+				"booti ${loadaddr} - ${fdt_addr}; " \
+			"else " \
+				"echo WARN: Cannot load the DT; " \
+			"fi; " \
+		"else " \
+			"echo wait for boot; " \
+		"fi;\0" \
+	"netargs=setenv bootargs console=${console} " \
+		"root=/dev/nfs " \
+		"ip=dhcp nfsroot=${serverip}:${nfsroot},v3,tcp\0" \
+	"netboot=echo Booting from net ...; " \
+		"run netargs;  " \
+		"if test ${ip_dyn} = yes; then " \
+			"setenv get_cmd dhcp; " \
+		"else " \
+			"setenv get_cmd tftp; " \
+		"fi; " \
+		"${get_cmd} ${loadaddr} ${image}; " \
+		"if test ${boot_fdt} = yes || test ${boot_fdt} = try; then " \
+			"if ${get_cmd} ${fdt_addr} ${fdt_file}; then " \
+				"booti ${loadaddr} - ${fdt_addr}; " \
+			"else " \
+				"echo WARN: Cannot load the DT; " \
+			"fi; " \
+		"else " \
+			"booti; " \
+		"fi;\0"
+
+#define CONFIG_BOOTCOMMAND \
+	   "mmc dev ${mmcdev}; if mmc rescan; then " \
+		   "if run loadbootscript; then " \
+			   "run bootscript; " \
+		   "else " \
+			   "if run loadimage; then " \
+				   "run mmcboot; " \
+			   "else run netboot; " \
+			   "fi; " \
+		   "fi; " \
+	   "else booti ${loadaddr} - ${fdt_addr}; fi"
+
+/* Link Definitions */
+#define CONFIG_LOADADDR			0x40480000
+
+#define CONFIG_SYS_LOAD_ADDR           CONFIG_LOADADDR
+
+#define CONFIG_SYS_INIT_RAM_ADDR        0x40000000
+#define CONFIG_SYS_INIT_RAM_SIZE        0x80000
+#define CONFIG_SYS_INIT_SP_OFFSET \
+	(CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
+#define CONFIG_SYS_INIT_SP_ADDR \
+	(CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET)
+
+#define CONFIG_ENV_OVERWRITE
+#if defined(CONFIG_ENV_IS_IN_MMC)
+#define CONFIG_ENV_OFFSET               (64 * SZ_64K)
+#endif
+#define CONFIG_ENV_SIZE			0x1000
+#define CONFIG_SYS_MMC_ENV_DEV		0   /* USDHC2 */
+#define CONFIG_MMCROOT			"/dev/mmcblk1p2"  /* USDHC2 */
+
+/* Size of malloc() pool */
+#define CONFIG_SYS_MALLOC_LEN		SZ_32M
+
+#define CONFIG_SYS_SDRAM_BASE           0x40000000
+#define PHYS_SDRAM                      0x40000000
+#define PHYS_SDRAM_SIZE			0x80000000 /* 2GB DDR */
+
+#define CONFIG_SYS_MEMTEST_START    PHYS_SDRAM
+#define CONFIG_SYS_MEMTEST_END      (CONFIG_SYS_MEMTEST_START + (PHYS_SDRAM_SIZE >> 1))
+
+#define CONFIG_BAUDRATE			115200
+
+#define CONFIG_MXC_UART_BASE		UART2_BASE_ADDR
+
+/* Monitor Command Prompt */
+#undef CONFIG_SYS_PROMPT
+#define CONFIG_SYS_PROMPT		"u-boot=> "
+#define CONFIG_SYS_PROMPT_HUSH_PS2	"> "
+#define CONFIG_SYS_CBSIZE		2048
+#define CONFIG_SYS_MAXARGS		64
+#define CONFIG_SYS_BARGSIZE		CONFIG_SYS_CBSIZE
+#define CONFIG_SYS_PBSIZE		(CONFIG_SYS_CBSIZE + \
+					sizeof(CONFIG_SYS_PROMPT) + 16)
+
+#define CONFIG_IMX_BOOTAUX
+
+/* USDHC */
+#define CONFIG_CMD_MMC
+#define CONFIG_FSL_ESDHC
+#define CONFIG_FSL_USDHC
+
+#define CONFIG_SYS_FSL_USDHC_NUM	2
+#define CONFIG_SYS_FSL_ESDHC_ADDR	0
+
+#define CONFIG_SUPPORT_EMMC_BOOT	/* eMMC specific */
+#define CONFIG_SYS_MMC_IMG_LOAD_PART	1
+
+#define CONFIG_CMD_FUSE
+
+#define CONFIG_SYS_I2C_MXC_I2C1		/* enable I2C bus 1 */
+#define CONFIG_SYS_I2C_MXC_I2C2		/* enable I2C bus 2 */
+#define CONFIG_SYS_I2C_MXC_I2C3		/* enable I2C bus 3 */
+#define CONFIG_SYS_I2C_SPEED		100000
+
+#define CONFIG_OF_SYSTEM_SETUP
+
+#define CONFIG_PHYLIB
+
+#endif
-- 
2.16.4

^ permalink raw reply related	[flat|nested] 75+ messages in thread

* [U-Boot] [PATCH V2 30/51] ddr: imx8m: Fix ddr4 driver build issue
  2019-07-08  1:38 [U-Boot] [PATCH V2 00/51] Support i.MX8MM/N Peng Fan
                   ` (28 preceding siblings ...)
  2019-07-08  1:39 ` [U-Boot] [PATCH V2 29/51] imx: add i.MX8MM EVK board support Peng Fan
@ 2019-07-08  1:39 ` Peng Fan
  2019-07-08  1:39 ` [U-Boot] [PATCH V2 31/51] imx8mq: Update the ddrc QoS setting for B1 chip Peng Fan
                   ` (21 subsequent siblings)
  51 siblings, 0 replies; 75+ messages in thread
From: Peng Fan @ 2019-07-08  1:39 UTC (permalink / raw)
  To: u-boot

From: Ye Li <ye.li@nxp.com>

Since the parameter of dram_pll_init is changed, update to use new.
Also remove non-existed header file.

Signed-off-by: Ye Li <ye.li@nxp.com>
Signed-off-by: Peng Fan <peng.fan@nxp.com>
---
 drivers/ddr/imx/imx8m/ddr4_init.c | 3 +--
 1 file changed, 1 insertion(+), 2 deletions(-)

diff --git a/drivers/ddr/imx/imx8m/ddr4_init.c b/drivers/ddr/imx/imx8m/ddr4_init.c
index 031cdc57e1..b8aa104536 100644
--- a/drivers/ddr/imx/imx8m/ddr4_init.c
+++ b/drivers/ddr/imx/imx8m/ddr4_init.c
@@ -8,7 +8,6 @@
 #include <asm/io.h>
 #include <asm/arch/ddr.h>
 #include <asm/arch/clock.h>
-#include <asm/arch/imx8m_ddr.h>
 #include <asm/arch/sys_proto.h>
 
 void ddr4_cfg_umctl2(struct dram_cfg_param *ddrc_cfg, int num)
@@ -41,7 +40,7 @@ void ddr_init(struct dram_timing_info *dram_timing)
 			     CLK_ROOT_SOURCE_SEL(4) |
 			     CLK_ROOT_PRE_DIV(CLK_ROOT_PRE_DIV4));
 
-	dram_pll_init(DRAM_PLL_OUT_600M);
+	dram_pll_init(MHZ(600));
 
 	reg32_write(0x303A00EC, 0x0000ffff); /* PGC_CPU_MAPPING */
 	reg32setbit(0x303A00F8, 5); /* PU_PGC_SW_PUP_REQ */
-- 
2.16.4

^ permalink raw reply related	[flat|nested] 75+ messages in thread

* [U-Boot] [PATCH V2 31/51] imx8mq: Update the ddrc QoS setting for B1 chip
  2019-07-08  1:38 [U-Boot] [PATCH V2 00/51] Support i.MX8MM/N Peng Fan
                   ` (29 preceding siblings ...)
  2019-07-08  1:39 ` [U-Boot] [PATCH V2 30/51] ddr: imx8m: Fix ddr4 driver build issue Peng Fan
@ 2019-07-08  1:39 ` Peng Fan
  2019-07-08  1:40 ` [U-Boot] [PATCH V2 32/51] driver: ddr: Refine the ddr init driver on imx8m Peng Fan
                   ` (20 subsequent siblings)
  51 siblings, 0 replies; 75+ messages in thread
From: Peng Fan @ 2019-07-08  1:39 UTC (permalink / raw)
  To: u-boot

From: Bai Ping <ping.bai@nxp.com>

Update the ddrc Qos setting for B1 to align with B0's setting.
Correct the initial clock for dram_pll. This setting will be
overwrite before ddr phy training. Although there is no impact
on the dram init, we still need to correct it to eliminate
confusion.

Signed-off-by: Bai Ping <ping.bai@nxp.com>
Reviewed-by: Ye Li <ye.li@nxp.com>
Tested-by: Robby Cai <robby.cai@nxp.com>
---
 board/freescale/imx8mq_evk/lpddr4_timing.c | 16 ++++++++++------
 drivers/ddr/imx/imx8m/lpddr4_init.c        |  5 ++++-
 2 files changed, 14 insertions(+), 7 deletions(-)

diff --git a/board/freescale/imx8mq_evk/lpddr4_timing.c b/board/freescale/imx8mq_evk/lpddr4_timing.c
index f7ea799343..46bc7f8591 100644
--- a/board/freescale/imx8mq_evk/lpddr4_timing.c
+++ b/board/freescale/imx8mq_evk/lpddr4_timing.c
@@ -72,8 +72,10 @@ struct dram_cfg_param lpddr4_ddrc_cfg[] = {
 	{ DDRC_SCHED(0), 0x29511505 },
 	{ DDRC_SCHED1(0), 0x0000002c },
 	{ DDRC_PERFHPR1(0), 0x5900575b },
-	{ DDRC_PERFLPR1(0), 0x00000009 },
-	{ DDRC_PERFWR1(0), 0x02005574 },
+	/* 150T starve and 0x90 max tran len */
+	{ DDRC_PERFLPR1(0), 0x90000096 },
+	/* 300T starve and 0x10 max tran len */
+	{ DDRC_PERFWR1(0), 0x1000012c },
 	{ DDRC_DBG0(0), 0x00000016 },
 	{ DDRC_DBG1(0), 0x00000000 },
 	{ DDRC_DBGCMD(0), 0x00000000 },
@@ -83,10 +85,12 @@ struct dram_cfg_param lpddr4_ddrc_cfg[] = {
 	{ DDRC_PCFGR_0(0), 0x000010f3 },
 	{ DDRC_PCFGW_0(0), 0x000072ff },
 	{ DDRC_PCTRL_0(0), 0x00000001 },
-	{ DDRC_PCFGQOS0_0(0), 0x01110d00 },
-	{ DDRC_PCFGQOS1_0(0), 0x00620790 },
-	{ DDRC_PCFGWQOS0_0(0), 0x00100001 },
-	{ DDRC_PCFGWQOS1_0(0), 0x0000041f },
+	/* disable Read Qos*/
+	{ DDRC_PCFGQOS0_0(0), 0x00000e00 },
+	{ DDRC_PCFGQOS1_0(0), 0x0062ffff },
+	/* disable Write Qos*/
+	{ DDRC_PCFGWQOS0_0(0), 0x00000e00 },
+	{ DDRC_PCFGWQOS1_0(0), 0x0000ffff },
 
 	/* Frequency 1: 400mbps */
 	{ DDRC_FREQ1_DRAMTMG0(0), 0x0d0b010c },
diff --git a/drivers/ddr/imx/imx8m/lpddr4_init.c b/drivers/ddr/imx/imx8m/lpddr4_init.c
index a4bc1de8eb..0f46ca02b6 100644
--- a/drivers/ddr/imx/imx8m/lpddr4_init.c
+++ b/drivers/ddr/imx/imx8m/lpddr4_init.c
@@ -54,7 +54,10 @@ void ddr_init(struct dram_timing_info *dram_timing)
 	reg32setbit(0x303A00F8, 5); /* PU_PGC_SW_PUP_REQ */
 
 	debug("DDRINFO: cfg clk\n");
-	dram_pll_init(MHZ(750));
+	if (is_imx8mq())
+		dram_pll_init(MHZ(800));
+	else
+		dram_pll_init(MHZ(750));
 
 	/*
 	 * release [0]ddr1_preset_n, [1]ddr1_core_reset_n,
-- 
2.16.4

^ permalink raw reply related	[flat|nested] 75+ messages in thread

* [U-Boot] [PATCH V2 32/51] driver: ddr: Refine the ddr init driver on imx8m
  2019-07-08  1:38 [U-Boot] [PATCH V2 00/51] Support i.MX8MM/N Peng Fan
                   ` (30 preceding siblings ...)
  2019-07-08  1:39 ` [U-Boot] [PATCH V2 31/51] imx8mq: Update the ddrc QoS setting for B1 chip Peng Fan
@ 2019-07-08  1:40 ` Peng Fan
  2019-07-08  1:40 ` [U-Boot] [PATCH V2 33/51] ddr: imx8m: Fix the ddr init hang on imx8mq Peng Fan
                   ` (19 subsequent siblings)
  51 siblings, 0 replies; 75+ messages in thread
From: Peng Fan @ 2019-07-08  1:40 UTC (permalink / raw)
  To: u-boot

From: Jacky Bai <ping.bai@nxp.com>

Refine the ddr init driver to make it more reusable for different
DDR type(LPDDR4, DDR4 & DDR3L). So we can reduce some redundant
code.

Signed-off-by: Jacky Bai <ping.bai@nxp.com>
Reviewed-by: Ye Li <ye.li@nxp.com>
Signed-off-by: Peng Fan <peng.fan@nxp.com>
---
 drivers/ddr/imx/imx8m/Kconfig        |   6 ++
 drivers/ddr/imx/imx8m/Makefile       |   4 +-
 drivers/ddr/imx/imx8m/ddr4_init.c    | 112 --------------------
 drivers/ddr/imx/imx8m/ddr_init.c     | 168 ++++++++++++++++++++++++++++++
 drivers/ddr/imx/imx8m/ddrphy_utils.c |   4 +
 drivers/ddr/imx/imx8m/helper.c       |  10 +-
 drivers/ddr/imx/imx8m/lpddr4_init.c  | 191 -----------------------------------
 7 files changed, 184 insertions(+), 311 deletions(-)
 delete mode 100644 drivers/ddr/imx/imx8m/ddr4_init.c
 create mode 100644 drivers/ddr/imx/imx8m/ddr_init.c
 delete mode 100644 drivers/ddr/imx/imx8m/lpddr4_init.c

diff --git a/drivers/ddr/imx/imx8m/Kconfig b/drivers/ddr/imx/imx8m/Kconfig
index a83b0f43d7..5bf61eb258 100644
--- a/drivers/ddr/imx/imx8m/Kconfig
+++ b/drivers/ddr/imx/imx8m/Kconfig
@@ -16,6 +16,12 @@ config IMX8M_DDR4
 	help
 	  Select the i.MX8M DDR4 driver support on i.MX8M SOC.
 
+config IMX8M_DDR3L
+	bool "imx8m ddr3l"
+	select IMX8M_DRAM
+	help
+	  Select the i.MX8M DDR3L driver support on i.MX8M SOC.
+
 config SAVED_DRAM_TIMING_BASE
 	hex "Define the base address for saved dram timing"
 	help
diff --git a/drivers/ddr/imx/imx8m/Makefile b/drivers/ddr/imx/imx8m/Makefile
index 64f9ab20e6..bd9bcb8d53 100644
--- a/drivers/ddr/imx/imx8m/Makefile
+++ b/drivers/ddr/imx/imx8m/Makefile
@@ -5,7 +5,5 @@
 #
 
 ifdef CONFIG_SPL_BUILD
-obj-$(CONFIG_IMX8M_DRAM) += helper.o ddrphy_utils.o ddrphy_train.o ddrphy_csr.o
-obj-$(CONFIG_IMX8M_LPDDR4) += lpddr4_init.o
-obj-$(CONFIG_IMX8M_DDR4) += ddr4_init.o
+obj-$(CONFIG_IMX8M_DRAM) += helper.o ddrphy_utils.o ddrphy_train.o ddrphy_csr.o ddr_init.o
 endif
diff --git a/drivers/ddr/imx/imx8m/ddr4_init.c b/drivers/ddr/imx/imx8m/ddr4_init.c
deleted file mode 100644
index b8aa104536..0000000000
--- a/drivers/ddr/imx/imx8m/ddr4_init.c
+++ /dev/null
@@ -1,112 +0,0 @@
-// SPDX-License-Identifier: GPL-2.0+
-/*
- * Copyright 2018 NXP
- */
-
-#include <common.h>
-#include <errno.h>
-#include <asm/io.h>
-#include <asm/arch/ddr.h>
-#include <asm/arch/clock.h>
-#include <asm/arch/sys_proto.h>
-
-void ddr4_cfg_umctl2(struct dram_cfg_param *ddrc_cfg, int num)
-{
-	int i = 0;
-
-	for (i = 0; i < num; i++) {
-		reg32_write(ddrc_cfg->reg, ddrc_cfg->val);
-		ddrc_cfg++;
-	}
-}
-
-void ddr_init(struct dram_timing_info *dram_timing)
-{
-	volatile unsigned int tmp_t;
-	/*
-	 * assert [0]ddr1_preset_n, [1]ddr1_core_reset_n,
-	 * [2]ddr1_phy_reset, [3]ddr1_phy_pwrokin_n,
-	 * [4]src_system_rst_b!
-	 */
-	reg32_write(SRC_DDRC_RCR_ADDR, 0x8F00003F);
-	/* deassert [4]src_system_rst_b! */
-	reg32_write(SRC_DDRC_RCR_ADDR, 0x8F00000F);
-
-	/*
-	 * change the clock source of dram_apb_clk_root
-	 * to source 4 --800MHz/4
-	 */
-	clock_set_target_val(DRAM_APB_CLK_ROOT, CLK_ROOT_ON |
-			     CLK_ROOT_SOURCE_SEL(4) |
-			     CLK_ROOT_PRE_DIV(CLK_ROOT_PRE_DIV4));
-
-	dram_pll_init(MHZ(600));
-
-	reg32_write(0x303A00EC, 0x0000ffff); /* PGC_CPU_MAPPING */
-	reg32setbit(0x303A00F8, 5); /* PU_PGC_SW_PUP_REQ */
-
-	/* release [0]ddr1_preset_n, [3]ddr1_phy_pwrokin_n */
-	reg32_write(SRC_DDRC_RCR_ADDR, 0x8F000006);
-
-	reg32_write(DDRC_DBG1(0), 0x00000001);
-	reg32_write(DDRC_PWRCTL(0), 0x00000001);
-
-	while (0 != (0x7 & reg32_read(DDRC_STAT(0))))
-		;
-
-	/* config the uMCTL2's registers */
-	ddr4_cfg_umctl2(dram_timing->ddrc_cfg, dram_timing->ddrc_cfg_num);
-
-	reg32_write(DDRC_RFSHCTL3(0), 0x00000001);
-	/* RESET: <ctn> DEASSERTED */
-	/* RESET: <a Port 0  DEASSERTED(0) */
-	reg32_write(SRC_DDRC_RCR_ADDR, 0x8F000004);
-	reg32_write(SRC_DDRC_RCR_ADDR, 0x8F000000);
-
-	reg32_write(DDRC_DBG1(0), 0x00000000);
-	reg32_write(DDRC_PWRCTL(0), 0x00000aa);
-	reg32_write(DDRC_SWCTL(0), 0x00000000);
-
-	reg32_write(DDRC_DFIMISC(0), 0x00000000);
-
-	/* config the DDR PHY's registers */
-	ddr_cfg_phy(dram_timing);
-
-	do {
-		tmp_t = reg32_read(IP2APB_DDRPHY_IPS_BASE_ADDR(0) +
-				   4 * 0x00020097);
-	} while (tmp_t != 0);
-
-	reg32_write(DDRC_DFIMISC(0), 0x00000020);
-
-	/* wait DFISTAT.dfi_init_complete to 1 */
-	while (0 == (0x1 & reg32_read(DDRC_DFISTAT(0))))
-		;
-
-	/* clear DFIMISC.dfi_init_complete_en */
-	reg32_write(DDRC_DFIMISC(0), 0x00000000);
-	/* set DFIMISC.dfi_init_complete_en again */
-	reg32_write(DDRC_DFIMISC(0), 0x00000001);
-	reg32_write(DDRC_PWRCTL(0), 0x0000088);
-
-	/*
-	 * set SWCTL.sw_done to enable quasi-dynamic register
-	 * programming outside reset.
-	 */
-	reg32_write(DDRC_SWCTL(0), 0x00000001);
-	/* wait SWSTAT.sw_done_ack to 1 */
-	while (0 == (0x1 & reg32_read(DDRC_SWSTAT(0))))
-		;
-
-	/* wait STAT to normal state */
-	while (0x1 != (0x7 & reg32_read(DDRC_STAT(0))))
-		;
-
-	reg32_write(DDRC_PWRCTL(0), 0x0000088);
-	reg32_write(DDRC_PCTRL_0(0), 0x00000001);
-	/* dis_auto-refresh is set to 0 */
-	reg32_write(DDRC_RFSHCTL3(0), 0x00000000);
-
-	/* save the dram timing config into memory */
-	dram_config_save(dram_timing, CONFIG_SAVED_DRAM_TIMING_BASE);
-}
diff --git a/drivers/ddr/imx/imx8m/ddr_init.c b/drivers/ddr/imx/imx8m/ddr_init.c
new file mode 100644
index 0000000000..12967583ea
--- /dev/null
+++ b/drivers/ddr/imx/imx8m/ddr_init.c
@@ -0,0 +1,168 @@
+// SPDX-License-Identifier: GPL-2.0+
+/*
+ * Copyright 2018-2019 NXP
+ */
+
+#include <common.h>
+#include <errno.h>
+#include <asm/io.h>
+#include <asm/arch/ddr.h>
+#include <asm/arch/clock.h>
+#include <asm/arch/sys_proto.h>
+
+void ddr_cfg_umctl2(struct dram_cfg_param *ddrc_cfg, int num)
+{
+	int i = 0;
+
+	for (i = 0; i < num; i++) {
+		reg32_write(ddrc_cfg->reg, ddrc_cfg->val);
+		ddrc_cfg++;
+	}
+}
+
+void ddr_init(struct dram_timing_info *dram_timing)
+{
+	unsigned int tmp, initial_drate, target_freq;
+
+	printf("DDRINFO: start DRAM init\n");
+
+	/* Step1: Follow the power up procedure */
+	if (is_imx8mq()) {
+		reg32_write(SRC_DDRC_RCR_ADDR + 0x04, 0x8F00000F);
+		reg32_write(SRC_DDRC_RCR_ADDR, 0x8F00000F);
+		reg32_write(SRC_DDRC_RCR_ADDR + 0x04, 0x8F000000);
+	} else {
+		reg32_write(SRC_DDRC_RCR_ADDR, 0x8F00001F);
+		reg32_write(SRC_DDRC_RCR_ADDR, 0x8F00000F);
+	}
+
+	debug("DDRINFO: cfg clk\n");
+	/* change the clock source of dram_apb_clk_root: source 4 800MHz /4 = 200MHz */
+	clock_set_target_val(DRAM_APB_CLK_ROOT, CLK_ROOT_ON | CLK_ROOT_SOURCE_SEL(4) |
+			     CLK_ROOT_PRE_DIV(CLK_ROOT_PRE_DIV4));
+
+	initial_drate = dram_timing->fsp_msg[0].drate;
+	/* default to the frequency point 0 clock */
+	ddrphy_init_set_dfi_clk(initial_drate);
+
+	/* disable iso */
+	reg32_write(0x303A00EC, 0x0000ffff); /* PGC_CPU_MAPPING */
+	reg32setbit(0x303A00F8, 5); /* PU_PGC_SW_PUP_REQ */
+
+	/* D-aasert the presetn */
+	reg32_write(SRC_DDRC_RCR_ADDR, 0x8F000006);
+
+	/* Step2: Program the dwc_ddr_umctl2 registers */
+	debug("DDRINFO: ddrc config start\n");
+	ddr_cfg_umctl2(dram_timing->ddrc_cfg, dram_timing->ddrc_cfg_num);
+	debug("DDRINFO: ddrc config done\n");
+
+	/* Step3: De-assert reset signal(core_ddrc_rstn & aresetn_n) */
+	reg32_write(SRC_DDRC_RCR_ADDR, 0x8F000004);
+	reg32_write(SRC_DDRC_RCR_ADDR, 0x8F000000);
+
+	/*
+	 * Step4: Disable auto-refreshes, self-refresh, powerdown, and
+	 * assertion of dfi_dram_clk_disable by setting RFSHCTL3.dis_auto_refresh = 1,
+	 * PWRCTL.powerdown_en = 0, and PWRCTL.selfref_en = 0, PWRCTL.en_dfi_dram_clk_disable = 0
+	 */
+	reg32_write(DDRC_DBG1(0), 0x00000000);
+	reg32_write(DDRC_RFSHCTL3(0), 0x0000001);
+	reg32_write(DDRC_PWRCTL(0), 0xa0);
+
+	/* if ddr type is LPDDR4, do it */
+	tmp = reg32_read(DDRC_MSTR(0));
+	if (tmp & (0x1 << 5))
+		reg32_write(DDRC_DDR_SS_GPR0, 0x01); /* LPDDR4 mode */
+
+	/* determine the initial boot frequency */
+	target_freq = reg32_read(DDRC_MSTR2(0)) & 0x3;
+	target_freq = (tmp & (0x1 << 29)) ? target_freq : 0x0;
+
+	/* Step5: Set SWCT.sw_done to 0 */
+	reg32_write(DDRC_SWCTL(0), 0x00000000);
+
+	/* Set the default boot frequency point */
+	clrsetbits_le32(DDRC_DFIMISC(0), (0x1f << 8), target_freq << 8);
+	/* Step6: Set DFIMISC.dfi_init_complete_en to 0 */
+	clrbits_le32(DDRC_DFIMISC(0), 0x1);
+
+	/* Step7: Set SWCTL.sw_done to 1; need to polling SWSTAT.sw_done_ack */
+	reg32_write(DDRC_SWCTL(0), 0x00000001);
+	do {
+		tmp = reg32_read(DDRC_SWSTAT(0));
+	} while ((tmp & 0x1) == 0x0);
+
+	/*
+	 * Step8 ~ Step13: Start PHY initialization and training by
+	 * accessing relevant PUB registers
+	 */
+	debug("DDRINFO:ddrphy config start\n");
+	ddr_cfg_phy(dram_timing);
+	debug("DDRINFO: ddrphy config done\n");
+
+	/*
+	 * step14 CalBusy.0 =1, indicates the calibrator is actively
+	 * calibrating. Wait Calibrating done.
+	 */
+	do {
+		tmp = reg32_read(DDRPHY_CalBusy(0));
+	} while ((tmp & 0x1));
+
+	printf("DDRINFO:ddrphy calibration done\n");
+
+	/* Step15: Set SWCTL.sw_done to 0 */
+	reg32_write(DDRC_SWCTL(0), 0x00000000);
+
+	/* Step16: Set DFIMISC.dfi_init_start to 1 */
+	setbits_le32(DDRC_DFIMISC(0), (0x1 << 5));
+
+	/* Step17: Set SWCTL.sw_done to 1; need to polling SWSTAT.sw_done_ack */
+	reg32_write(DDRC_SWCTL(0), 0x00000001);
+	do {
+		tmp = reg32_read(DDRC_SWSTAT(0));
+	} while ((tmp & 0x1) == 0x0);
+
+	/* Step18: Polling DFISTAT.dfi_init_complete = 1 */
+	do {
+		tmp = reg32_read(DDRC_DFISTAT(0));
+	} while ((tmp & 0x1) == 0x0);
+
+	/* Step19: Set SWCTL.sw_done to 0 */
+	reg32_write(DDRC_SWCTL(0), 0x00000000);
+
+	/* Step20: Set DFIMISC.dfi_init_start to 0 */
+	clrbits_le32(DDRC_DFIMISC(0), (0x1 << 5));
+
+	/* Step21: optional */
+
+	/* Step22: Set DFIMISC.dfi_init_complete_en to 1 */
+	setbits_le32(DDRC_DFIMISC(0), 0x1);
+
+	/* Step23: Set PWRCTL.selfref_sw to 0 */
+	clrbits_le32(DDRC_PWRCTL(0), (0x1 << 5));
+
+	/* Step24: Set SWCTL.sw_done to 1; need polling SWSTAT.sw_done_ack */
+	reg32_write(DDRC_SWCTL(0), 0x00000001);
+	do {
+		tmp = reg32_read(DDRC_SWSTAT(0));
+	} while ((tmp & 0x1) == 0x0);
+
+	/* Step25: Wait for dwc_ddr_umctl2 to move to normal operating mode by monitoring
+	 * STAT.operating_mode signal */
+	do {
+		tmp = reg32_read(DDRC_STAT(0));
+	} while ((tmp & 0x3) != 0x1);
+
+	/* Step26: Set back register in Step4 to the original values if desired */
+	reg32_write(DDRC_RFSHCTL3(0), 0x0000000);
+	/* enable selfref_en by default */
+	setbits_le32(DDRC_PWRCTL(0), 0x1 << 3);
+
+	/* enable port 0 */
+	reg32_write(DDRC_PCTRL_0(0), 0x00000001);
+	printf("DDRINFO: ddrmix config done\n");
+
+	/* save the dram timing config into memory */
+	dram_config_save(dram_timing, CONFIG_SAVED_DRAM_TIMING_BASE);
+}
diff --git a/drivers/ddr/imx/imx8m/ddrphy_utils.c b/drivers/ddr/imx/imx8m/ddrphy_utils.c
index 4732539764..e60503309e 100644
--- a/drivers/ddr/imx/imx8m/ddrphy_utils.c
+++ b/drivers/ddr/imx/imx8m/ddrphy_utils.c
@@ -122,6 +122,10 @@ void ddrphy_init_set_dfi_clk(unsigned int drate)
 		dram_pll_init(MHZ(400));
 		dram_disable_bypass();
 		break;
+	case 1066:
+		dram_pll_init(MHZ(266));
+		dram_disable_bypass();
+		break;
 	case 667:
 		dram_pll_init(MHZ(167));
 		dram_disable_bypass();
diff --git a/drivers/ddr/imx/imx8m/helper.c b/drivers/ddr/imx/imx8m/helper.c
index 3e605353ea..b3e63834ca 100644
--- a/drivers/ddr/imx/imx8m/helper.c
+++ b/drivers/ddr/imx/imx8m/helper.c
@@ -67,7 +67,7 @@ void ddr_load_train_firmware(enum fw_type type)
 		i += 4;
 	}
 
-	debug("check ddr4_pmu_train_imem code\n");
+	debug("check ddr_pmu_train_imem code\n");
 	pr_from32 = imem_start;
 	pr_to32 = DDR_TRAIN_CODE_BASE_ADDR + 4 * IMEM_OFFSET_ADDR;
 	for (i = 0x0; i < IMEM_LEN; ) {
@@ -84,9 +84,9 @@ void ddr_load_train_firmware(enum fw_type type)
 		i += 4;
 	}
 	if (error)
-		printf("check ddr4_pmu_train_imem code fail=%d\n", error);
+		printf("check ddr_pmu_train_imem code fail=%d\n", error);
 	else
-		debug("check ddr4_pmu_train_imem code pass\n");
+		debug("check ddr_pmu_train_imem code pass\n");
 
 	debug("check ddr4_pmu_train_dmem code\n");
 	pr_from32 = dmem_start;
@@ -105,9 +105,9 @@ void ddr_load_train_firmware(enum fw_type type)
 	}
 
 	if (error)
-		printf("check ddr4_pmu_train_dmem code fail=%d", error);
+		printf("check ddr_pmu_train_dmem code fail=%d", error);
 	else
-		debug("check ddr4_pmu_train_dmem code pass\n");
+		debug("check ddr_pmu_train_dmem code pass\n");
 }
 
 void ddrphy_trained_csr_save(struct dram_cfg_param *ddrphy_csr,
diff --git a/drivers/ddr/imx/imx8m/lpddr4_init.c b/drivers/ddr/imx/imx8m/lpddr4_init.c
deleted file mode 100644
index 0f46ca02b6..0000000000
--- a/drivers/ddr/imx/imx8m/lpddr4_init.c
+++ /dev/null
@@ -1,191 +0,0 @@
-// SPDX-License-Identifier: GPL-2.0+
-/*
-* Copyright 2018 NXP
-*
-*/
-
-#include <common.h>
-#include <errno.h>
-#include <asm/io.h>
-#include <asm/arch/ddr.h>
-#include <asm/arch/clock.h>
-#include <asm/arch/ddr.h>
-#include <asm/arch/lpddr4_define.h>
-#include <asm/arch/sys_proto.h>
-
-void lpddr4_cfg_umctl2(struct dram_cfg_param *ddrc_cfg, int num)
-{
-	int i = 0;
-
-	for (i = 0; i < num; i++) {
-		reg32_write(ddrc_cfg->reg, ddrc_cfg->val);
-		ddrc_cfg++;
-	}
-}
-
-void ddr_init(struct dram_timing_info *dram_timing)
-{
-	unsigned int tmp;
-
-	debug("DDRINFO: start lpddr4 ddr init\n");
-	/* step 1: reset */
-	if (is_imx8mq()) {
-		reg32_write(SRC_DDRC_RCR_ADDR + 0x04, 0x8F00000F);
-		reg32_write(SRC_DDRC_RCR_ADDR, 0x8F00000F);
-		reg32_write(SRC_DDRC_RCR_ADDR + 0x04, 0x8F000000);
-	} else {
-		reg32_write(SRC_DDRC_RCR_ADDR, 0x8F00001F);
-		reg32_write(SRC_DDRC_RCR_ADDR, 0x8F00000F);
-	}
-
-	mdelay(100);
-
-	debug("DDRINFO: reset done\n");
-	/*
-	 * change the clock source of dram_apb_clk_root:
-	 * source 4 800MHz /4 = 200MHz
-	 */
-	clock_set_target_val(DRAM_APB_CLK_ROOT, CLK_ROOT_ON |
-			     CLK_ROOT_SOURCE_SEL(4) |
-			     CLK_ROOT_PRE_DIV(CLK_ROOT_PRE_DIV4));
-
-	/* disable iso */
-	reg32_write(0x303A00EC, 0x0000ffff); /* PGC_CPU_MAPPING */
-	reg32setbit(0x303A00F8, 5); /* PU_PGC_SW_PUP_REQ */
-
-	debug("DDRINFO: cfg clk\n");
-	if (is_imx8mq())
-		dram_pll_init(MHZ(800));
-	else
-		dram_pll_init(MHZ(750));
-
-	/*
-	 * release [0]ddr1_preset_n, [1]ddr1_core_reset_n,
-	 * [2]ddr1_phy_reset, [3]ddr1_phy_pwrokin_n
-	 */
-	reg32_write(SRC_DDRC_RCR_ADDR, 0x8F000006);
-
-	/*step2 Configure uMCTL2's registers */
-	debug("DDRINFO: ddrc config start\n");
-	lpddr4_cfg_umctl2(dram_timing->ddrc_cfg, dram_timing->ddrc_cfg_num);
-	debug("DDRINFO: ddrc config done\n");
-
-	/*
-	 * step3 de-assert all reset
-	 * RESET: <core_ddrc_rstn> DEASSERTED
-	 * RESET: <aresetn> for Port 0  DEASSERT(0)ED
-	 */
-	reg32_write(SRC_DDRC_RCR_ADDR, 0x8F000004);
-	reg32_write(SRC_DDRC_RCR_ADDR, 0x8F000000);
-
-	reg32_write(DDRC_DBG1(0), 0x00000000);
-	/* step4 */
-	/* [0]dis_auto_refresh=1 */
-	reg32_write(DDRC_RFSHCTL3(0), 0x00000011);
-
-	/* [8]--1: lpddr4_sr allowed; [5]--1: software entry to SR */
-	reg32_write(DDRC_PWRCTL(0), 0x000000a8);
-
-	do {
-		tmp = reg32_read(DDRC_STAT(0));
-	} while ((tmp & 0x33f) != 0x223);
-
-	reg32_write(DDRC_DDR_SS_GPR0, 0x01); /* LPDDR4 mode */
-
-	/* step5 */
-	reg32_write(DDRC_SWCTL(0), 0x00000000);
-
-	/* step6 */
-	tmp = reg32_read(DDRC_MSTR2(0));
-	if (tmp == 0x2)
-		reg32_write(DDRC_DFIMISC(0), 0x00000210);
-	else if (tmp == 0x1)
-		reg32_write(DDRC_DFIMISC(0), 0x00000110);
-	else
-		reg32_write(DDRC_DFIMISC(0), 0x00000010);
-
-	/* step7 [0]--1: disable quasi-dynamic programming */
-	reg32_write(DDRC_SWCTL(0), 0x00000001);
-
-	/* step8 Configure LPDDR4 PHY's registers */
-	debug("DDRINFO:ddrphy config start\n");
-	ddr_cfg_phy(dram_timing);
-	debug("DDRINFO: ddrphy config done\n");
-
-	/*
-	 * step14 CalBusy.0 =1, indicates the calibrator is actively
-	 * calibrating. Wait Calibrating done.
-	 */
-	do {
-		tmp = reg32_read(DDRPHY_CalBusy(0));
-	} while ((tmp & 0x1));
-
-	debug("DDRINFO:ddrphy calibration done\n");
-
-	/* step15 [0]--0: to enable quasi-dynamic programming */
-	reg32_write(DDRC_SWCTL(0), 0x00000000);
-
-	/* step16 */
-	tmp = reg32_read(DDRC_MSTR2(0));
-	if (tmp == 0x2)
-		reg32_write(DDRC_DFIMISC(0), 0x00000230);
-	else if (tmp == 0x1)
-		reg32_write(DDRC_DFIMISC(0), 0x00000130);
-	else
-		reg32_write(DDRC_DFIMISC(0), 0x00000030);
-
-	/* step17 [0]--1: disable quasi-dynamic programming */
-	reg32_write(DDRC_SWCTL(0), 0x00000001);
-	/* step18 wait DFISTAT.dfi_init_complete to 1 */
-	do {
-		tmp = reg32_read(DDRC_DFISTAT(0));
-	} while ((tmp & 0x1) == 0x0);
-
-	/* step19 */
-	reg32_write(DDRC_SWCTL(0), 0x00000000);
-
-	/* step20~22 */
-	tmp = reg32_read(DDRC_MSTR2(0));
-	if (tmp == 0x2) {
-		reg32_write(DDRC_DFIMISC(0), 0x00000210);
-		/* set DFIMISC.dfi_init_complete_en again */
-		reg32_write(DDRC_DFIMISC(0), 0x00000211);
-	} else if (tmp == 0x1) {
-		reg32_write(DDRC_DFIMISC(0), 0x00000110);
-		/* set DFIMISC.dfi_init_complete_en again */
-		reg32_write(DDRC_DFIMISC(0), 0x00000111);
-	} else {
-		/* clear DFIMISC.dfi_init_complete_en */
-		reg32_write(DDRC_DFIMISC(0), 0x00000010);
-		/* set DFIMISC.dfi_init_complete_en again */
-		reg32_write(DDRC_DFIMISC(0), 0x00000011);
-	}
-
-	/* step23 [5]selfref_sw=0; */
-	reg32_write(DDRC_PWRCTL(0), 0x00000008);
-	/* step24 sw_done=1 */
-	reg32_write(DDRC_SWCTL(0), 0x00000001);
-
-	/* step25 wait SWSTAT.sw_done_ack to 1 */
-	do {
-		tmp = reg32_read(DDRC_SWSTAT(0));
-	} while ((tmp & 0x1) == 0x0);
-
-#ifdef DFI_BUG_WR
-	reg32_write(DDRC_DFIPHYMSTR(0), 0x00000001);
-#endif
-	/* wait STAT.operating_mode([1:0] for ddr3) to normal state */
-	do {
-		tmp = reg32_read(DDRC_STAT(0));
-	} while ((tmp & 0x3) != 0x1);
-
-	/* step26 */
-	reg32_write(DDRC_RFSHCTL3(0), 0x00000010);
-
-	/* enable port 0 */
-	reg32_write(DDRC_PCTRL_0(0), 0x00000001);
-	debug("DDRINFO: ddrmix config done\n");
-
-	/* save the dram timing config into memory */
-	dram_config_save(dram_timing, CONFIG_SAVED_DRAM_TIMING_BASE);
-}
-- 
2.16.4

^ permalink raw reply related	[flat|nested] 75+ messages in thread

* [U-Boot] [PATCH V2 33/51] ddr: imx8m: Fix the ddr init hang on imx8mq
  2019-07-08  1:38 [U-Boot] [PATCH V2 00/51] Support i.MX8MM/N Peng Fan
                   ` (31 preceding siblings ...)
  2019-07-08  1:40 ` [U-Boot] [PATCH V2 32/51] driver: ddr: Refine the ddr init driver on imx8m Peng Fan
@ 2019-07-08  1:40 ` Peng Fan
  2019-07-08  1:40 ` [U-Boot] [PATCH V2 34/51] imx: add i.MX8MN kconfig entry Peng Fan
                   ` (18 subsequent siblings)
  51 siblings, 0 replies; 75+ messages in thread
From: Peng Fan @ 2019-07-08  1:40 UTC (permalink / raw)
  To: u-boot

From: Jacky Bai <ping.bai@nxp.com>

On, i.MX8MQ, the PLL config must be done when ddrmix
isolation is released. So move the dram pll init after
iso config done. For other i.MX8M SOC, either init pll
before or after isolation is ok.

Signed-off-by: Jacky Bai <ping.bai@nxp.com>
Signed-off-by: Peng Fan <peng.fan@nxp.com>
---
 drivers/ddr/imx/imx8m/ddr_init.c | 8 ++++----
 1 file changed, 4 insertions(+), 4 deletions(-)

diff --git a/drivers/ddr/imx/imx8m/ddr_init.c b/drivers/ddr/imx/imx8m/ddr_init.c
index 12967583ea..d6e915c9b9 100644
--- a/drivers/ddr/imx/imx8m/ddr_init.c
+++ b/drivers/ddr/imx/imx8m/ddr_init.c
@@ -41,14 +41,14 @@ void ddr_init(struct dram_timing_info *dram_timing)
 	clock_set_target_val(DRAM_APB_CLK_ROOT, CLK_ROOT_ON | CLK_ROOT_SOURCE_SEL(4) |
 			     CLK_ROOT_PRE_DIV(CLK_ROOT_PRE_DIV4));
 
-	initial_drate = dram_timing->fsp_msg[0].drate;
-	/* default to the frequency point 0 clock */
-	ddrphy_init_set_dfi_clk(initial_drate);
-
 	/* disable iso */
 	reg32_write(0x303A00EC, 0x0000ffff); /* PGC_CPU_MAPPING */
 	reg32setbit(0x303A00F8, 5); /* PU_PGC_SW_PUP_REQ */
 
+	initial_drate = dram_timing->fsp_msg[0].drate;
+	/* default to the frequency point 0 clock */
+	ddrphy_init_set_dfi_clk(initial_drate);
+
 	/* D-aasert the presetn */
 	reg32_write(SRC_DDRC_RCR_ADDR, 0x8F000006);
 
-- 
2.16.4

^ permalink raw reply related	[flat|nested] 75+ messages in thread

* [U-Boot] [PATCH V2 34/51] imx: add i.MX8MN kconfig entry
  2019-07-08  1:38 [U-Boot] [PATCH V2 00/51] Support i.MX8MM/N Peng Fan
                   ` (32 preceding siblings ...)
  2019-07-08  1:40 ` [U-Boot] [PATCH V2 33/51] ddr: imx8m: Fix the ddr init hang on imx8mq Peng Fan
@ 2019-07-08  1:40 ` Peng Fan
  2019-07-08  1:40 ` [U-Boot] [PATCH V2 35/51] imx8mn: support get_cpu_rev Peng Fan
                   ` (17 subsequent siblings)
  51 siblings, 0 replies; 75+ messages in thread
From: Peng Fan @ 2019-07-08  1:40 UTC (permalink / raw)
  To: u-boot

Add i.MX8MN kconfig entry

Signed-off-by: Peng Fan <peng.fan@nxp.com>
---
 arch/arm/mach-imx/imx8m/Kconfig | 4 ++++
 1 file changed, 4 insertions(+)

diff --git a/arch/arm/mach-imx/imx8m/Kconfig b/arch/arm/mach-imx/imx8m/Kconfig
index f520075875..b0932f1647 100644
--- a/arch/arm/mach-imx/imx8m/Kconfig
+++ b/arch/arm/mach-imx/imx8m/Kconfig
@@ -12,6 +12,10 @@ config IMX8MM
 	bool
 	select IMX8M
 
+config IMX8MN
+	bool
+	select IMX8M
+
 config SYS_SOC
 	default "imx8m"
 
-- 
2.16.4

^ permalink raw reply related	[flat|nested] 75+ messages in thread

* [U-Boot] [PATCH V2 35/51] imx8mn: support get_cpu_rev
  2019-07-08  1:38 [U-Boot] [PATCH V2 00/51] Support i.MX8MM/N Peng Fan
                   ` (33 preceding siblings ...)
  2019-07-08  1:40 ` [U-Boot] [PATCH V2 34/51] imx: add i.MX8MN kconfig entry Peng Fan
@ 2019-07-08  1:40 ` Peng Fan
  2019-07-08  1:40 ` [U-Boot] [PATCH V2 36/51] imx8m: add clk support for i.MX8MN Peng Fan
                   ` (16 subsequent siblings)
  51 siblings, 0 replies; 75+ messages in thread
From: Peng Fan @ 2019-07-08  1:40 UTC (permalink / raw)
  To: u-boot

Add a dummy cpu type and support get_cpu_rev for i.MX8MN

Signed-off-by: Peng Fan <peng.fan@nxp.com>
---
 arch/arm/include/asm/arch-imx/cpu.h       | 1 +
 arch/arm/include/asm/mach-imx/sys_proto.h | 1 +
 arch/arm/mach-imx/cpu.c                   | 2 ++
 arch/arm/mach-imx/imx8m/soc.c             | 4 +++-
 4 files changed, 7 insertions(+), 1 deletion(-)

diff --git a/arch/arm/include/asm/arch-imx/cpu.h b/arch/arm/include/asm/arch-imx/cpu.h
index 4296e47b9e..5392c926b0 100644
--- a/arch/arm/include/asm/arch-imx/cpu.h
+++ b/arch/arm/include/asm/arch-imx/cpu.h
@@ -31,6 +31,7 @@
 #define MXC_CPU_IMX8MMDL	0x88 /* dummy ID */
 #define MXC_CPU_IMX8MMS		0x89 /* dummy ID */
 #define MXC_CPU_IMX8MMSL	0x8a /* dummy ID */
+#define MXC_CPU_IMX8MN		0x8b /* dummy ID */
 #define MXC_CPU_IMX8QXP_A0	0x90 /* dummy ID */
 #define MXC_CPU_IMX8QM		0x91 /* dummy ID */
 #define MXC_CPU_IMX8QXP		0x92 /* dummy ID */
diff --git a/arch/arm/include/asm/mach-imx/sys_proto.h b/arch/arm/include/asm/mach-imx/sys_proto.h
index d01e71f506..344de1716f 100644
--- a/arch/arm/include/asm/mach-imx/sys_proto.h
+++ b/arch/arm/include/asm/mach-imx/sys_proto.h
@@ -51,6 +51,7 @@
 #define is_imx8mmdl() (is_cpu_type(MXC_CPU_IMX8MMDL))
 #define is_imx8mms() (is_cpu_type(MXC_CPU_IMX8MMS))
 #define is_imx8mmsl() (is_cpu_type(MXC_CPU_IMX8MMSL))
+#define is_imx8mn() (is_cpu_type(MXC_CPU_IMX8MN))
 #define is_imx8qxp() (is_cpu_type(MXC_CPU_IMX8QXP))
 
 #ifdef CONFIG_MX6
diff --git a/arch/arm/mach-imx/cpu.c b/arch/arm/mach-imx/cpu.c
index 6dc647b334..9c699e8f50 100644
--- a/arch/arm/mach-imx/cpu.c
+++ b/arch/arm/mach-imx/cpu.c
@@ -145,6 +145,8 @@ unsigned imx_ddr_size(void)
 const char *get_imx_type(u32 imxtype)
 {
 	switch (imxtype) {
+	case MXC_CPU_IMX8MN:
+		return "8MNano";/* Quad-core version of the imx8mn */
 	case MXC_CPU_IMX8MM:
 		return "8MMQ";	/* Quad-core version of the imx8mm */
 	case MXC_CPU_IMX8MML:
diff --git a/arch/arm/mach-imx/imx8m/soc.c b/arch/arm/mach-imx/imx8m/soc.c
index c4d842f097..a8cb6ca31c 100644
--- a/arch/arm/mach-imx/imx8m/soc.c
+++ b/arch/arm/mach-imx/imx8m/soc.c
@@ -200,7 +200,9 @@ u32 get_cpu_rev(void)
 	reg &= 0xff;
 
 	/* i.MX8MM */
-	if (major_low == 0x41) {
+	if (major_low == 0x42) {
+		return (MXC_CPU_IMX8MN << 12) | reg;
+	} else if (major_low == 0x41) {
 		type = get_cpu_variant_type(MXC_CPU_IMX8MM);
 	} else {
 		if (reg == CHIP_REV_1_0) {
-- 
2.16.4

^ permalink raw reply related	[flat|nested] 75+ messages in thread

* [U-Boot] [PATCH V2 36/51] imx8m: add clk support for i.MX8MN
  2019-07-08  1:38 [U-Boot] [PATCH V2 00/51] Support i.MX8MM/N Peng Fan
                   ` (34 preceding siblings ...)
  2019-07-08  1:40 ` [U-Boot] [PATCH V2 35/51] imx8mn: support get_cpu_rev Peng Fan
@ 2019-07-08  1:40 ` Peng Fan
  2019-07-08  1:40 ` [U-Boot] [PATCH V2 37/51] imx8mn: set BYPASS ID SWAP to avoid AXI bus errors Peng Fan
                   ` (15 subsequent siblings)
  51 siblings, 0 replies; 75+ messages in thread
From: Peng Fan @ 2019-07-08  1:40 UTC (permalink / raw)
  To: u-boot

i.MX8MN has similar architecture with i.MX8MM, so it could reuse
the clock code of i.MX8MM, but i.MX8MN has different CCM root
configurations, so need a separate root entry. And i.MX8MN
support 600MHZ pll settings for NoC, so add an entry.

Signed-off-by: Peng Fan <peng.fan@nxp.com>
---
 arch/arm/include/asm/arch-imx8m/clock.h        |   2 +-
 arch/arm/include/asm/arch-imx8m/clock_imx8mm.h |  78 ++++++
 arch/arm/mach-imx/imx8m/Makefile               |   2 +-
 arch/arm/mach-imx/imx8m/clock_imx8mm.c         |   5 +-
 arch/arm/mach-imx/imx8m/clock_slice.c          | 354 +++++++++++++++++++++++++
 5 files changed, 438 insertions(+), 3 deletions(-)

diff --git a/arch/arm/include/asm/arch-imx8m/clock.h b/arch/arm/include/asm/arch-imx8m/clock.h
index 5cf4398ebc..c53a9bbe6d 100644
--- a/arch/arm/include/asm/arch-imx8m/clock.h
+++ b/arch/arm/include/asm/arch-imx8m/clock.h
@@ -7,7 +7,7 @@
 
 #ifdef CONFIG_IMX8MQ
 #include <asm/arch/clock_imx8mq.h>
-#elif defined(CONFIG_IMX8MM)
+#elif defined(CONFIG_IMX8MM) || defined(CONFIG_IMX8MN)
 #include <asm/arch/clock_imx8mm.h>
 #else
 #error "Error no clock.h"
diff --git a/arch/arm/include/asm/arch-imx8m/clock_imx8mm.h b/arch/arm/include/asm/arch-imx8m/clock_imx8mm.h
index 305514a4ec..76c73edc90 100644
--- a/arch/arm/include/asm/arch-imx8m/clock_imx8mm.h
+++ b/arch/arm/include/asm/arch-imx8m/clock_imx8mm.h
@@ -52,6 +52,83 @@ enum pll_clocks {
 	ANATOP_DRAM_PLL,
 };
 
+#ifdef CONFIG_IMX8MN
+enum clk_root_index {
+	ARM_A53_CLK_ROOT		= 0,
+	ARM_M7_CLK_ROOT			= 1,
+	GPU_CORE_CLK_ROOT		= 3,
+	GPU_SHADER_CLK_ROOT		= 4,
+	MAIN_AXI_CLK_ROOT		= 16,
+	ENET_AXI_CLK_ROOT		= 17,
+	NAND_USDHC_BUS_CLK_ROOT		= 18,
+	DISPLAY_AXI_CLK_ROOT		= 20,
+	DISPLAY_APB_CLK_ROOT		= 21,
+	USB_BUS_CLK_ROOT		= 23,
+	GPU_AXI_CLK_ROOT		= 24,
+	GPU_AHB_CLK_ROOT		= 25,
+	NOC_CLK_ROOT			= 26,
+	AHB_CLK_ROOT			= 32,
+	IPG_CLK_ROOT			= 33,
+	AUDIO_AHB_CLK_ROOT		= 34,
+	DRAM_SEL_CFG			= 48,
+	CORE_SEL_CFG			= 49,
+	DRAM_ALT_CLK_ROOT		= 64,
+	DRAM_APB_CLK_ROOT		= 65,
+	DISPLAY_PIXEL_CLK_ROOT		= 74,
+	SAI2_CLK_ROOT			= 76,
+	SAI3_CLK_ROOT			= 77,
+	SAI5_CLK_ROOT			= 79,
+	SAI6_CLK_ROOT			= 80,
+	SPDIF1_CLK_ROOT			= 81,
+	ENET_REF_CLK_ROOT		= 83,
+	ENET_TIMER_CLK_ROOT		= 84,
+	ENET_PHY_REF_CLK_ROOT		= 85,
+	NAND_CLK_ROOT			= 86,
+	QSPI_CLK_ROOT			= 87,
+	USDHC1_CLK_ROOT			= 88,
+	USDHC2_CLK_ROOT			= 89,
+	I2C1_CLK_ROOT			= 90,
+	I2C2_CLK_ROOT			= 91,
+	I2C3_CLK_ROOT			= 92,
+	I2C4_CLK_ROOT			= 93,
+	UART1_CLK_ROOT			= 94,
+	UART2_CLK_ROOT			= 95,
+	UART3_CLK_ROOT			= 96,
+	UART4_CLK_ROOT			= 97,
+	USB_CORE_REF_CLK_ROOT		= 98,
+	USB_PHY_REF_CLK_ROOT		= 99,
+	GIC_CLK_ROOT			= 100,
+	ECSPI1_CLK_ROOT			= 101,
+	ECSPI2_CLK_ROOT			= 102,
+	PWM1_CLK_ROOT			= 103,
+	PWM2_CLK_ROOT			= 104,
+	PWM3_CLK_ROOT			= 105,
+	PWM4_CLK_ROOT			= 106,
+	GPT1_CLK_ROOT			= 107,
+	GPT2_CLK_ROOT			= 108,
+	GPT3_CLK_ROOT			= 109,
+	GPT4_CLK_ROOT			= 110,
+	GPT5_CLK_ROOT			= 111,
+	GPT6_CLK_ROOT			= 112,
+	TRACE_CLK_ROOT			= 113,
+	WDOG_CLK_ROOT			= 114,
+	WRCLK_CLK_ROOT			= 115,
+	IPP_DO_CLKO1			= 116,
+	IPP_DO_CLKO2			= 117,
+	MIPI_DSI_CORE_CLK_ROOT		= 118,
+	DISPLAY_DSI_PHY_REF_CLK_ROOT	= 119,
+	MIPI_DSI_DBI_CLK_ROOT		= 120,
+	USDHC3_CLK_ROOT			= 121,
+	DISPLAY_CAMERA_PIXEL_CLK_ROOT	= 122,
+	MIPI_CSI1_PHY_REF_CLK_ROOT	= 123,
+	MIPI_CSI2_PHY_REF_CLK_ROOT	= 126,
+	MIPI_CSI2_ESC_CLK_ROOT		= 127,
+	ECSPI3_CLK_ROOT			= 131,
+	PDM_CLK_ROOT			= 132,
+	SAI7_CLK_ROOT			= 134,
+	CLK_ROOT_MAX,
+};
+#else
 enum clk_root_index {
 	ARM_A53_CLK_ROOT		= 0,
 	ARM_M4_CLK_ROOT			= 1,
@@ -148,6 +225,7 @@ enum clk_root_index {
 	VPU_H1_CLK_ROOT			= 133,
 	CLK_ROOT_MAX,
 };
+#endif
 
 enum clk_root_src {
 	OSC_24M_CLK,
diff --git a/arch/arm/mach-imx/imx8m/Makefile b/arch/arm/mach-imx/imx8m/Makefile
index 92184f3135..db4ba30c24 100644
--- a/arch/arm/mach-imx/imx8m/Makefile
+++ b/arch/arm/mach-imx/imx8m/Makefile
@@ -5,4 +5,4 @@
 obj-y += lowlevel_init.o
 obj-y += clock_slice.o soc.o
 obj-$(CONFIG_IMX8MQ) += clock_imx8mq.o
-obj-$(CONFIG_IMX8MM) += clock_imx8mm.o
+obj-$(CONFIG_IMX8MM)$(CONFIG_IMX8MN) += clock_imx8mm.o
diff --git a/arch/arm/mach-imx/imx8m/clock_imx8mm.c b/arch/arm/mach-imx/imx8m/clock_imx8mm.c
index 541561f276..8b768930cc 100644
--- a/arch/arm/mach-imx/imx8m/clock_imx8mm.c
+++ b/arch/arm/mach-imx/imx8m/clock_imx8mm.c
@@ -250,7 +250,10 @@ int clock_init(void)
 		INTPLL_DIV20_CLKE_MASK;
 	writel(val_cfg0, &ana_pll->sys_pll2_gnrl_ctl);
 
-	intpll_configure(ANATOP_SYSTEM_PLL3, MHZ(750));
+	if (is_imx8mn())
+		intpll_configure(ANATOP_SYSTEM_PLL3, MHZ(600));
+	else
+		intpll_configure(ANATOP_SYSTEM_PLL3, MHZ(750));
 	clock_set_target_val(NOC_CLK_ROOT,
 			     CLK_ROOT_ON | CLK_ROOT_SOURCE_SEL(2));
 
diff --git a/arch/arm/mach-imx/imx8m/clock_slice.c b/arch/arm/mach-imx/imx8m/clock_slice.c
index dc2a018e00..85baf81547 100644
--- a/arch/arm/mach-imx/imx8m/clock_slice.c
+++ b/arch/arm/mach-imx/imx8m/clock_slice.c
@@ -934,6 +934,360 @@ static struct clk_root_map root_array[] = {
 	 {DRAM_PLL1_CLK}
 	},
 };
+#elif defined(CONFIG_IMX8MN)
+static struct clk_root_map root_array[] = {
+	{ARM_A53_CLK_ROOT, CORE_CLOCK_SLICE, 0,
+	 {OSC_24M_CLK, ARM_PLL_CLK, SYSTEM_PLL2_500M_CLK,
+	  SYSTEM_PLL2_1000M_CLK, SYSTEM_PLL1_800M_CLK,
+	  SYSTEM_PLL1_400M_CLK, AUDIO_PLL1_CLK, SYSTEM_PLL3_CLK}
+	},
+	{ARM_M7_CLK_ROOT, CORE_CLOCK_SLICE, 1,
+	 {OSC_24M_CLK, SYSTEM_PLL2_200M_CLK, SYSTEM_PLL2_250M_CLK,
+	  VPU_PLL_CLK, SYSTEM_PLL1_800M_CLK,
+	  AUDIO_PLL1_CLK, VIDEO_PLL_CLK, SYSTEM_PLL3_CLK}
+	},
+	{GPU_CORE_CLK_ROOT, CORE_CLOCK_SLICE, 3,
+	 {OSC_24M_CLK, GPU_PLL_CLK, SYSTEM_PLL1_800M_CLK,
+	  SYSTEM_PLL3_CLK, SYSTEM_PLL2_1000M_CLK,
+	  AUDIO_PLL1_CLK, VIDEO_PLL_CLK, AUDIO_PLL2_CLK}
+	},
+	{GPU_SHADER_CLK_ROOT, CORE_CLOCK_SLICE, 4,
+	 {OSC_24M_CLK, GPU_PLL_CLK, SYSTEM_PLL1_800M_CLK,
+	  SYSTEM_PLL3_CLK, SYSTEM_PLL2_1000M_CLK,
+	  AUDIO_PLL1_CLK, VIDEO_PLL_CLK, AUDIO_PLL2_CLK}
+	},
+	{MAIN_AXI_CLK_ROOT, BUS_CLOCK_SLICE, 0,
+	 {OSC_24M_CLK, SYSTEM_PLL2_333M_CLK, SYSTEM_PLL1_800M_CLK,
+	  SYSTEM_PLL2_250M_CLK, SYSTEM_PLL2_1000M_CLK,
+	  AUDIO_PLL1_CLK, VIDEO_PLL_CLK, SYSTEM_PLL1_100M_CLK}
+	},
+	{ENET_AXI_CLK_ROOT, BUS_CLOCK_SLICE, 1,
+	 {OSC_24M_CLK, SYSTEM_PLL1_266M_CLK, SYSTEM_PLL1_800M_CLK,
+	  SYSTEM_PLL2_250M_CLK, SYSTEM_PLL2_200M_CLK,
+	  AUDIO_PLL1_CLK, VIDEO_PLL_CLK, SYSTEM_PLL3_CLK}
+	},
+	{NAND_USDHC_BUS_CLK_ROOT, BUS_CLOCK_SLICE, 2,
+	 {OSC_24M_CLK, SYSTEM_PLL1_266M_CLK, SYSTEM_PLL1_800M_CLK,
+	  SYSTEM_PLL2_200M_CLK, SYSTEM_PLL1_133M_CLK,
+	  SYSTEM_PLL3_CLK, SYSTEM_PLL2_250M_CLK, AUDIO_PLL1_CLK}
+	},
+	{DISPLAY_AXI_CLK_ROOT, BUS_CLOCK_SLICE, 4,
+	 {OSC_24M_CLK, SYSTEM_PLL2_1000M_CLK, SYSTEM_PLL1_800M_CLK,
+	  SYSTEM_PLL3_CLK, SYSTEM_PLL1_40M_CLK, AUDIO_PLL2_CLK,
+	  EXT_CLK_1, EXT_CLK_4}
+	},
+	{DISPLAY_APB_CLK_ROOT, BUS_CLOCK_SLICE, 5,
+	 {OSC_24M_CLK, SYSTEM_PLL2_125M_CLK, SYSTEM_PLL1_800M_CLK,
+	  SYSTEM_PLL3_CLK, SYSTEM_PLL1_40M_CLK, AUDIO_PLL2_CLK,
+	  EXT_CLK_1, EXT_CLK_3}
+	},
+	{USB_BUS_CLK_ROOT, BUS_CLOCK_SLICE, 7,
+	 {OSC_24M_CLK, SYSTEM_PLL2_500M_CLK, SYSTEM_PLL1_800M_CLK,
+	  SYSTEM_PLL2_100M_CLK, SYSTEM_PLL2_200M_CLK,
+	  EXT_CLK_2, EXT_CLK_4, AUDIO_PLL2_CLK}
+	},
+	{GPU_AXI_CLK_ROOT, BUS_CLOCK_SLICE, 8,
+	 {OSC_24M_CLK, SYSTEM_PLL1_800M_CLK, GPU_PLL_CLK,
+	  SYSTEM_PLL3_CLK, SYSTEM_PLL2_1000M_CLK,
+	  AUDIO_PLL1_CLK, VIDEO_PLL_CLK, AUDIO_PLL2_CLK}
+	},
+	{GPU_AHB_CLK_ROOT, BUS_CLOCK_SLICE, 9,
+	 {OSC_24M_CLK, SYSTEM_PLL1_800M_CLK, GPU_PLL_CLK,
+	  SYSTEM_PLL3_CLK, SYSTEM_PLL2_1000M_CLK,
+	  AUDIO_PLL1_CLK, VIDEO_PLL_CLK, AUDIO_PLL2_CLK}
+	},
+	{NOC_CLK_ROOT, BUS_CLOCK_SLICE, 10,
+	 {OSC_24M_CLK, SYSTEM_PLL1_800M_CLK, SYSTEM_PLL3_CLK,
+	  SYSTEM_PLL2_1000M_CLK, SYSTEM_PLL2_500M_CLK,
+	  AUDIO_PLL1_CLK, VIDEO_PLL_CLK, AUDIO_PLL2_CLK}
+	},
+	{AHB_CLK_ROOT, AHB_CLOCK_SLICE, 0,
+	 {OSC_24M_CLK, SYSTEM_PLL1_133M_CLK, SYSTEM_PLL1_800M_CLK,
+	  SYSTEM_PLL1_400M_CLK, SYSTEM_PLL2_125M_CLK,
+	  SYSTEM_PLL3_CLK, AUDIO_PLL1_CLK, VIDEO_PLL_CLK}
+	},
+	{AUDIO_AHB_CLK_ROOT, AHB_CLOCK_SLICE, 1,
+	 {OSC_24M_CLK, SYSTEM_PLL2_500M_CLK, SYSTEM_PLL1_800M_CLK,
+	  SYSTEM_PLL2_1000M_CLK, SYSTEM_PLL2_166M_CLK,
+	  SYSTEM_PLL3_CLK, AUDIO_PLL1_CLK, VIDEO_PLL_CLK}
+	},
+	{DRAM_ALT_CLK_ROOT, IP_CLOCK_SLICE, 0,
+	 {OSC_24M_CLK, SYSTEM_PLL1_800M_CLK, SYSTEM_PLL1_100M_CLK,
+	  SYSTEM_PLL2_500M_CLK, SYSTEM_PLL2_1000M_CLK,
+	  SYSTEM_PLL3_CLK, AUDIO_PLL1_CLK, SYSTEM_PLL1_266M_CLK}
+	},
+	{DRAM_APB_CLK_ROOT, IP_CLOCK_SLICE, 1,
+	 {OSC_24M_CLK, SYSTEM_PLL2_200M_CLK, SYSTEM_PLL1_40M_CLK,
+	  SYSTEM_PLL1_160M_CLK, SYSTEM_PLL1_800M_CLK,
+	  SYSTEM_PLL3_CLK, SYSTEM_PLL2_250M_CLK, AUDIO_PLL2_CLK}
+	},
+	{DISPLAY_PIXEL_CLK_ROOT, IP_CLOCK_SLICE, 10,
+	 {OSC_24M_CLK, VIDEO_PLL_CLK, AUDIO_PLL2_CLK,
+	  AUDIO_PLL1_CLK, SYSTEM_PLL1_800M_CLK,
+	  SYSTEM_PLL2_1000M_CLK, SYSTEM_PLL3_CLK, EXT_CLK_4}
+	},
+	{SAI2_CLK_ROOT, IP_CLOCK_SLICE, 12,
+	 {OSC_24M_CLK, AUDIO_PLL1_CLK, AUDIO_PLL2_CLK,
+	  VIDEO_PLL_CLK, SYSTEM_PLL1_133M_CLK,
+	  OSC_HDMI_CLK, EXT_CLK_2, EXT_CLK_3}
+	},
+	{SAI3_CLK_ROOT, IP_CLOCK_SLICE, 13,
+	 {OSC_24M_CLK, AUDIO_PLL1_CLK, AUDIO_PLL2_CLK,
+	  VIDEO_PLL_CLK, SYSTEM_PLL1_133M_CLK,
+	  OSC_HDMI_CLK, EXT_CLK_3, EXT_CLK_4}
+	},
+	{SAI5_CLK_ROOT, IP_CLOCK_SLICE, 15,
+	 {OSC_24M_CLK, AUDIO_PLL1_CLK, AUDIO_PLL2_CLK,
+	  VIDEO_PLL_CLK, SYSTEM_PLL1_133M_CLK,
+	  OSC_HDMI_CLK, EXT_CLK_2, EXT_CLK_3}
+	},
+	{SAI6_CLK_ROOT, IP_CLOCK_SLICE, 16,
+	 {OSC_24M_CLK, AUDIO_PLL1_CLK, AUDIO_PLL2_CLK,
+	  VIDEO_PLL_CLK, SYSTEM_PLL1_133M_CLK,
+	  OSC_HDMI_CLK, EXT_CLK_3, EXT_CLK_4}
+	},
+	{SPDIF1_CLK_ROOT, IP_CLOCK_SLICE, 17,
+	 {OSC_24M_CLK, AUDIO_PLL1_CLK, AUDIO_PLL2_CLK,
+	  VIDEO_PLL_CLK, SYSTEM_PLL1_133M_CLK,
+	  OSC_HDMI_CLK, EXT_CLK_2, EXT_CLK_3}
+	},
+	{ENET_REF_CLK_ROOT, IP_CLOCK_SLICE, 19,
+	 {OSC_24M_CLK, SYSTEM_PLL2_125M_CLK, SYSTEM_PLL2_50M_CLK,
+	  SYSTEM_PLL2_100M_CLK, SYSTEM_PLL1_160M_CLK,
+	  AUDIO_PLL1_CLK, VIDEO_PLL_CLK, EXT_CLK_4}
+	},
+	{ENET_TIMER_CLK_ROOT, IP_CLOCK_SLICE, 20,
+	 {OSC_24M_CLK, SYSTEM_PLL2_100M_CLK, AUDIO_PLL1_CLK,
+	  EXT_CLK_1, EXT_CLK_2, EXT_CLK_3, EXT_CLK_4,
+	  VIDEO_PLL_CLK}
+	},
+	{ENET_PHY_REF_CLK_ROOT, IP_CLOCK_SLICE, 21,
+	 {OSC_24M_CLK, SYSTEM_PLL2_50M_CLK, SYSTEM_PLL2_125M_CLK,
+	  SYSTEM_PLL2_200M_CLK, SYSTEM_PLL2_500M_CLK,
+	  AUDIO_PLL1_CLK, VIDEO_PLL_CLK, AUDIO_PLL2_CLK}
+	},
+	{NAND_CLK_ROOT, IP_CLOCK_SLICE, 22,
+	 {OSC_24M_CLK, SYSTEM_PLL2_500M_CLK, AUDIO_PLL1_CLK,
+	  SYSTEM_PLL1_400M_CLK, AUDIO_PLL2_CLK, SYSTEM_PLL3_CLK,
+	  SYSTEM_PLL2_250M_CLK, VIDEO_PLL_CLK}
+	},
+	{QSPI_CLK_ROOT, IP_CLOCK_SLICE, 23,
+	 {OSC_24M_CLK, SYSTEM_PLL1_400M_CLK, SYSTEM_PLL2_333M_CLK,
+	  SYSTEM_PLL2_500M_CLK, AUDIO_PLL2_CLK,
+	  SYSTEM_PLL1_266M_CLK, SYSTEM_PLL3_CLK, SYSTEM_PLL1_100M_CLK}
+	},
+	{USDHC1_CLK_ROOT, IP_CLOCK_SLICE, 24,
+	 {OSC_24M_CLK, SYSTEM_PLL1_400M_CLK, SYSTEM_PLL1_800M_CLK,
+	  SYSTEM_PLL2_500M_CLK, SYSTEM_PLL3_CLK,
+	  SYSTEM_PLL1_266M_CLK, AUDIO_PLL2_CLK, SYSTEM_PLL1_100M_CLK}
+	},
+	{USDHC2_CLK_ROOT, IP_CLOCK_SLICE, 25,
+	 {OSC_24M_CLK, SYSTEM_PLL1_400M_CLK, SYSTEM_PLL1_800M_CLK,
+	  SYSTEM_PLL2_500M_CLK, SYSTEM_PLL3_CLK,
+	  SYSTEM_PLL1_266M_CLK, AUDIO_PLL2_CLK, SYSTEM_PLL1_100M_CLK}
+	},
+	{I2C1_CLK_ROOT, IP_CLOCK_SLICE, 26,
+	 {OSC_24M_CLK, SYSTEM_PLL1_160M_CLK, SYSTEM_PLL2_50M_CLK,
+	  SYSTEM_PLL3_CLK, AUDIO_PLL1_CLK, VIDEO_PLL_CLK,
+	  AUDIO_PLL2_CLK, SYSTEM_PLL1_133M_CLK}
+	},
+	{I2C2_CLK_ROOT, IP_CLOCK_SLICE, 27,
+	 {OSC_24M_CLK, SYSTEM_PLL1_160M_CLK, SYSTEM_PLL2_50M_CLK,
+	  SYSTEM_PLL3_CLK, AUDIO_PLL1_CLK, VIDEO_PLL_CLK,
+	  AUDIO_PLL2_CLK, SYSTEM_PLL1_133M_CLK}
+	},
+	{I2C3_CLK_ROOT, IP_CLOCK_SLICE, 28,
+	 {OSC_24M_CLK, SYSTEM_PLL1_160M_CLK, SYSTEM_PLL2_50M_CLK,
+	  SYSTEM_PLL3_CLK, AUDIO_PLL1_CLK, VIDEO_PLL_CLK,
+	  AUDIO_PLL2_CLK, SYSTEM_PLL1_133M_CLK}
+	},
+	{I2C4_CLK_ROOT, IP_CLOCK_SLICE, 29,
+	 {OSC_24M_CLK, SYSTEM_PLL1_160M_CLK, SYSTEM_PLL2_50M_CLK,
+	  SYSTEM_PLL3_CLK, AUDIO_PLL1_CLK, VIDEO_PLL_CLK,
+	  AUDIO_PLL2_CLK, SYSTEM_PLL1_133M_CLK}
+	},
+	{UART1_CLK_ROOT, IP_CLOCK_SLICE, 30,
+	 {OSC_24M_CLK, SYSTEM_PLL1_80M_CLK, SYSTEM_PLL2_200M_CLK,
+	  SYSTEM_PLL2_100M_CLK, SYSTEM_PLL3_CLK,
+	  EXT_CLK_2, EXT_CLK_4, AUDIO_PLL2_CLK}
+	},
+	{UART2_CLK_ROOT, IP_CLOCK_SLICE, 31,
+	 {OSC_24M_CLK, SYSTEM_PLL1_80M_CLK, SYSTEM_PLL2_200M_CLK,
+	  SYSTEM_PLL2_100M_CLK, SYSTEM_PLL3_CLK,
+	  EXT_CLK_2, EXT_CLK_3, AUDIO_PLL2_CLK}
+	},
+	{UART3_CLK_ROOT, IP_CLOCK_SLICE, 32,
+	 {OSC_24M_CLK, SYSTEM_PLL1_80M_CLK, SYSTEM_PLL2_200M_CLK,
+	  SYSTEM_PLL2_100M_CLK, SYSTEM_PLL3_CLK,
+	  EXT_CLK_2, EXT_CLK_4, AUDIO_PLL2_CLK}
+	},
+	{UART4_CLK_ROOT, IP_CLOCK_SLICE, 33,
+	 {OSC_24M_CLK, SYSTEM_PLL1_80M_CLK, SYSTEM_PLL2_200M_CLK,
+	  SYSTEM_PLL2_100M_CLK, SYSTEM_PLL3_CLK,
+	  EXT_CLK_2, EXT_CLK_3, AUDIO_PLL2_CLK}
+	},
+	{USB_CORE_REF_CLK_ROOT, IP_CLOCK_SLICE, 34,
+	 {OSC_24M_CLK, SYSTEM_PLL1_100M_CLK, SYSTEM_PLL1_40M_CLK,
+	  SYSTEM_PLL2_100M_CLK, SYSTEM_PLL2_200M_CLK,
+	  EXT_CLK_2, EXT_CLK_3, AUDIO_PLL2_CLK}
+	},
+	{USB_PHY_REF_CLK_ROOT, IP_CLOCK_SLICE, 35,
+	 {OSC_24M_CLK, SYSTEM_PLL1_100M_CLK, SYSTEM_PLL1_40M_CLK,
+	  SYSTEM_PLL2_100M_CLK, SYSTEM_PLL2_200M_CLK,
+	  EXT_CLK_2, EXT_CLK_3, AUDIO_PLL2_CLK}
+	},
+	{GIC_CLK_ROOT, IP_CLOCK_SLICE, 36,
+	 {OSC_24M_CLK, SYSTEM_PLL2_200M_CLK, SYSTEM_PLL1_40M_CLK,
+	  SYSTEM_PLL2_100M_CLK, SYSTEM_PLL1_800M_CLK,
+	  EXT_CLK_2, EXT_CLK_4, AUDIO_PLL2_CLK}
+	},
+	{ECSPI1_CLK_ROOT, IP_CLOCK_SLICE, 37,
+	 {OSC_24M_CLK, SYSTEM_PLL2_200M_CLK, SYSTEM_PLL1_40M_CLK,
+	  SYSTEM_PLL1_160M_CLK, SYSTEM_PLL1_800M_CLK,
+	  SYSTEM_PLL3_CLK, SYSTEM_PLL2_250M_CLK, AUDIO_PLL2_CLK}
+	},
+	{ECSPI2_CLK_ROOT, IP_CLOCK_SLICE, 38,
+	 {OSC_24M_CLK, SYSTEM_PLL2_200M_CLK, SYSTEM_PLL1_40M_CLK,
+	  SYSTEM_PLL1_160M_CLK, SYSTEM_PLL1_800M_CLK,
+	  SYSTEM_PLL3_CLK, SYSTEM_PLL2_250M_CLK, AUDIO_PLL2_CLK}
+	},
+	{PWM1_CLK_ROOT, IP_CLOCK_SLICE, 39,
+	 {OSC_24M_CLK, SYSTEM_PLL2_100M_CLK, SYSTEM_PLL1_160M_CLK,
+	  SYSTEM_PLL1_40M_CLK, SYSTEM_PLL3_CLK, EXT_CLK_1,
+	  SYSTEM_PLL1_80M_CLK, VIDEO_PLL_CLK}
+	},
+	{PWM2_CLK_ROOT, IP_CLOCK_SLICE, 40,
+	 {OSC_24M_CLK, SYSTEM_PLL2_100M_CLK, SYSTEM_PLL1_160M_CLK,
+	  SYSTEM_PLL1_40M_CLK, SYSTEM_PLL3_CLK, EXT_CLK_1,
+	  SYSTEM_PLL1_80M_CLK, VIDEO_PLL_CLK}
+	},
+	{PWM3_CLK_ROOT, IP_CLOCK_SLICE, 41,
+	 {OSC_24M_CLK, SYSTEM_PLL2_100M_CLK, SYSTEM_PLL1_160M_CLK,
+	  SYSTEM_PLL1_40M_CLK, SYSTEM_PLL3_CLK, EXT_CLK_2,
+	  SYSTEM_PLL1_80M_CLK, VIDEO_PLL_CLK}
+	},
+	{PWM4_CLK_ROOT, IP_CLOCK_SLICE, 42,
+	 {OSC_24M_CLK, SYSTEM_PLL2_100M_CLK, SYSTEM_PLL1_160M_CLK,
+	  SYSTEM_PLL1_40M_CLK, SYSTEM_PLL3_CLK, EXT_CLK_2,
+	  SYSTEM_PLL1_80M_CLK, VIDEO_PLL_CLK}
+	},
+	{GPT1_CLK_ROOT, IP_CLOCK_SLICE, 43,
+	 {OSC_24M_CLK, SYSTEM_PLL2_100M_CLK, SYSTEM_PLL1_400M_CLK,
+	  SYSTEM_PLL1_40M_CLK, VIDEO_PLL_CLK,
+	  SYSTEM_PLL1_80M_CLK, AUDIO_PLL1_CLK, EXT_CLK_1}
+	},
+	{GPT2_CLK_ROOT, IP_CLOCK_SLICE, 44,
+	 {OSC_24M_CLK, SYSTEM_PLL2_100M_CLK, SYSTEM_PLL1_400M_CLK,
+	  SYSTEM_PLL1_40M_CLK, VIDEO_PLL_CLK,
+	  SYSTEM_PLL1_80M_CLK, AUDIO_PLL1_CLK, EXT_CLK_2}
+	},
+	{GPT3_CLK_ROOT, IP_CLOCK_SLICE, 45,
+	 {OSC_24M_CLK, SYSTEM_PLL2_100M_CLK, SYSTEM_PLL1_400M_CLK,
+	  SYSTEM_PLL1_40M_CLK, VIDEO_PLL_CLK,
+	  SYSTEM_PLL1_80M_CLK, AUDIO_PLL1_CLK, EXT_CLK_3}
+	},
+	{GPT4_CLK_ROOT, IP_CLOCK_SLICE, 46,
+	 {OSC_24M_CLK, SYSTEM_PLL2_100M_CLK, SYSTEM_PLL1_400M_CLK,
+	  SYSTEM_PLL1_40M_CLK, VIDEO_PLL_CLK,
+	  SYSTEM_PLL1_80M_CLK, AUDIO_PLL1_CLK, EXT_CLK_1}
+	},
+	{GPT5_CLK_ROOT, IP_CLOCK_SLICE, 47,
+	 {OSC_24M_CLK, SYSTEM_PLL2_100M_CLK, SYSTEM_PLL1_400M_CLK,
+	  SYSTEM_PLL1_40M_CLK, VIDEO_PLL_CLK,
+	  SYSTEM_PLL1_80M_CLK, AUDIO_PLL1_CLK, EXT_CLK_2}
+	},
+	{GPT6_CLK_ROOT, IP_CLOCK_SLICE, 48,
+	 {OSC_24M_CLK, SYSTEM_PLL2_100M_CLK, SYSTEM_PLL1_400M_CLK,
+	  SYSTEM_PLL1_40M_CLK, VIDEO_PLL_CLK,
+	  SYSTEM_PLL1_80M_CLK, AUDIO_PLL1_CLK, EXT_CLK_3}
+	},
+	{TRACE_CLK_ROOT, IP_CLOCK_SLICE, 49,
+	 {OSC_24M_CLK, SYSTEM_PLL1_133M_CLK, SYSTEM_PLL1_160M_CLK,
+	  VPU_PLL_CLK, SYSTEM_PLL2_125M_CLK,
+	  SYSTEM_PLL3_CLK, EXT_CLK_1, EXT_CLK_3}
+	},
+	{WDOG_CLK_ROOT, IP_CLOCK_SLICE, 50,
+	 {OSC_24M_CLK, SYSTEM_PLL1_133M_CLK, SYSTEM_PLL1_160M_CLK,
+	  VPU_PLL_CLK, SYSTEM_PLL2_125M_CLK,
+	  SYSTEM_PLL3_CLK, SYSTEM_PLL1_80M_CLK, SYSTEM_PLL2_166M_CLK}
+	},
+	{WRCLK_CLK_ROOT, IP_CLOCK_SLICE, 51,
+	 {OSC_24M_CLK, SYSTEM_PLL1_40M_CLK, VPU_PLL_CLK,
+	  SYSTEM_PLL3_CLK, SYSTEM_PLL2_200M_CLK,
+	  SYSTEM_PLL1_266M_CLK, SYSTEM_PLL2_500M_CLK, SYSTEM_PLL1_100M_CLK}
+	},
+	{IPP_DO_CLKO1, IP_CLOCK_SLICE, 52,
+	 {OSC_24M_CLK, SYSTEM_PLL1_800M_CLK, OSC_HDMI_CLK,
+	  SYSTEM_PLL1_200M_CLK, AUDIO_PLL2_CLK,
+	  SYSTEM_PLL2_500M_CLK, VPU_PLL_CLK, SYSTEM_PLL1_80M_CLK}
+	},
+	{IPP_DO_CLKO2, IP_CLOCK_SLICE, 53,
+	 {OSC_24M_CLK, SYSTEM_PLL2_200M_CLK, SYSTEM_PLL1_400M_CLK,
+	  SYSTEM_PLL2_166M_CLK, SYSTEM_PLL3_CLK,
+	  AUDIO_PLL1_CLK, VIDEO_PLL_CLK, OSC_32K_CLK}
+	},
+	{MIPI_DSI_CORE_CLK_ROOT, IP_CLOCK_SLICE, 54,
+	 {OSC_24M_CLK, SYSTEM_PLL1_266M_CLK, SYSTEM_PLL2_250M_CLK,
+	  SYSTEM_PLL1_800M_CLK, SYSTEM_PLL2_1000M_CLK,
+	  SYSTEM_PLL3_CLK, AUDIO_PLL2_CLK, VIDEO_PLL_CLK}
+	},
+	{DISPLAY_DSI_PHY_REF_CLK_ROOT, IP_CLOCK_SLICE, 55,
+	 {OSC_24M_CLK, SYSTEM_PLL2_125M_CLK, SYSTEM_PLL2_100M_CLK,
+	  SYSTEM_PLL1_800M_CLK, SYSTEM_PLL2_1000M_CLK,
+	  EXT_CLK_2, AUDIO_PLL2_CLK, VIDEO_PLL_CLK}
+	},
+	{MIPI_DSI_DBI_CLK_ROOT, IP_CLOCK_SLICE, 56,
+	 {OSC_24M_CLK, SYSTEM_PLL1_266M_CLK, SYSTEM_PLL2_100M_CLK,
+	  SYSTEM_PLL1_800M_CLK, SYSTEM_PLL2_1000M_CLK,
+	  SYSTEM_PLL3_CLK, AUDIO_PLL2_CLK, VIDEO_PLL_CLK}
+	},
+	{USDHC3_CLK_ROOT, IP_CLOCK_SLICE, 57,
+	 {OSC_24M_CLK, SYSTEM_PLL1_400M_CLK, SYSTEM_PLL1_800M_CLK,
+	  SYSTEM_PLL2_500M_CLK, SYSTEM_PLL3_CLK,
+	  SYSTEM_PLL1_266M_CLK, AUDIO_PLL2_CLK, SYSTEM_PLL1_100M_CLK}
+	},
+	{DISPLAY_CAMERA_PIXEL_CLK_ROOT, IP_CLOCK_SLICE, 58,
+	 {OSC_24M_CLK, SYSTEM_PLL1_266M_CLK, SYSTEM_PLL2_250M_CLK,
+	  SYSTEM_PLL1_800M_CLK, SYSTEM_PLL2_1000M_CLK,
+	  SYSTEM_PLL3_CLK, AUDIO_PLL2_CLK, VIDEO_PLL_CLK}
+	},
+	{MIPI_CSI1_PHY_REF_CLK_ROOT, IP_CLOCK_SLICE, 59,
+	 {OSC_24M_CLK, SYSTEM_PLL2_333M_CLK, SYSTEM_PLL2_100M_CLK,
+	  SYSTEM_PLL1_800M_CLK, SYSTEM_PLL2_1000M_CLK,
+	  EXT_CLK_2, AUDIO_PLL2_CLK, VIDEO_PLL_CLK}
+	},
+	{MIPI_CSI2_PHY_REF_CLK_ROOT, IP_CLOCK_SLICE, 62,
+	 {OSC_24M_CLK, SYSTEM_PLL2_333M_CLK, SYSTEM_PLL2_100M_CLK,
+	  SYSTEM_PLL1_800M_CLK, SYSTEM_PLL2_1000M_CLK,
+	  EXT_CLK_2, AUDIO_PLL2_CLK, VIDEO_PLL_CLK}
+	},
+	{MIPI_CSI2_ESC_CLK_ROOT, IP_CLOCK_SLICE, 63,
+	 {OSC_24M_CLK, SYSTEM_PLL2_100M_CLK, SYSTEM_PLL1_80M_CLK,
+	  SYSTEM_PLL1_800M_CLK, SYSTEM_PLL2_1000M_CLK,
+	  SYSTEM_PLL3_CLK, EXT_CLK_3, AUDIO_PLL2_CLK}
+	},
+	{ECSPI3_CLK_ROOT, IP_CLOCK_SLICE, 67,
+	 {OSC_24M_CLK, SYSTEM_PLL2_200M_CLK, SYSTEM_PLL1_40M_CLK,
+	  SYSTEM_PLL1_160M_CLK, SYSTEM_PLL1_800M_CLK,
+	  SYSTEM_PLL3_CLK, SYSTEM_PLL2_250M_CLK, AUDIO_PLL2_CLK}
+	},
+	{PDM_CLK_ROOT, IP_CLOCK_SLICE, 68,
+	 {OSC_24M_CLK, SYSTEM_PLL2_100M_CLK, AUDIO_PLL1_CLK,
+	  SYSTEM_PLL1_800M_CLK, SYSTEM_PLL2_1000M_CLK,
+	  SYSTEM_PLL3_CLK, EXT_CLK_3, AUDIO_PLL2_CLK},
+	},
+	{SAI7_CLK_ROOT, IP_CLOCK_SLICE, 70,
+	 {OSC_24M_CLK, AUDIO_PLL1_CLK, AUDIO_PLL2_CLK,
+	  VIDEO_PLL_CLK, SYSTEM_PLL1_133M_CLK,
+	  OSC_HDMI_CLK, EXT_CLK_3, EXT_CLK_4}
+	},
+	{DRAM_SEL_CFG, DRAM_SEL_CLOCK_SLICE, 0,
+	 {DRAM_PLL1_CLK}
+	},
+	{CORE_SEL_CFG, CORE_SEL_CLOCK_SLICE, 0,
+	 {DRAM_PLL1_CLK}
+	},
+};
 #endif
 
 static int select(enum clk_root_index clock_id)
-- 
2.16.4

^ permalink raw reply related	[flat|nested] 75+ messages in thread

* [U-Boot] [PATCH V2 37/51] imx8mn: set BYPASS ID SWAP to avoid AXI bus errors
  2019-07-08  1:38 [U-Boot] [PATCH V2 00/51] Support i.MX8MM/N Peng Fan
                   ` (35 preceding siblings ...)
  2019-07-08  1:40 ` [U-Boot] [PATCH V2 36/51] imx8m: add clk support for i.MX8MN Peng Fan
@ 2019-07-08  1:40 ` Peng Fan
  2019-07-08  1:40 ` [U-Boot] [PATCH V2 38/51] imx: add i.MX8MN PE property Peng Fan
                   ` (14 subsequent siblings)
  51 siblings, 0 replies; 75+ messages in thread
From: Peng Fan @ 2019-07-08  1:40 UTC (permalink / raw)
  To: u-boot

Set the BYPASS ID SWAP bit (GPR10 bit 1) in order for GPU not to
generated AXI bus errors with TZC380 enabled.

Signed-off-by: Peng Fan <peng.fan@nxp.com>
---
 arch/arm/mach-imx/imx8m/soc.c | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/arch/arm/mach-imx/imx8m/soc.c b/arch/arm/mach-imx/imx8m/soc.c
index a8cb6ca31c..98896893c9 100644
--- a/arch/arm/mach-imx/imx8m/soc.c
+++ b/arch/arm/mach-imx/imx8m/soc.c
@@ -59,7 +59,7 @@ void enable_tzc380(void)
 	/* Enable TZASC and lock setting */
 	setbits_le32(&gpr->gpr[10], GPR_TZASC_EN);
 	setbits_le32(&gpr->gpr[10], GPR_TZASC_EN_LOCK);
-	if (IS_ENABLED(CONFIG_IMX8MM))
+	if (is_imx8mm() || is_imx8mn())
 		setbits_le32(&gpr->gpr[10], BIT(1));
 	/*
 	 * set Region 0 attribute to allow secure and non-secure
-- 
2.16.4

^ permalink raw reply related	[flat|nested] 75+ messages in thread

* [U-Boot] [PATCH V2 38/51] imx: add i.MX8MN PE property
  2019-07-08  1:38 [U-Boot] [PATCH V2 00/51] Support i.MX8MM/N Peng Fan
                   ` (36 preceding siblings ...)
  2019-07-08  1:40 ` [U-Boot] [PATCH V2 37/51] imx8mn: set BYPASS ID SWAP to avoid AXI bus errors Peng Fan
@ 2019-07-08  1:40 ` Peng Fan
  2019-07-08  1:40 ` [U-Boot] [PATCH V2 39/51] imx8mn: add pin header Peng Fan
                   ` (13 subsequent siblings)
  51 siblings, 0 replies; 75+ messages in thread
From: Peng Fan @ 2019-07-08  1:40 UTC (permalink / raw)
  To: u-boot

i.MX8MN does not have LVTTL, it has a PE property

Signed-off-by: Peng Fan <peng.fan@nxp.com>
---
 arch/arm/include/asm/mach-imx/iomux-v3.h | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/arch/arm/include/asm/mach-imx/iomux-v3.h b/arch/arm/include/asm/mach-imx/iomux-v3.h
index 720e8f7043..3d5586ed4f 100644
--- a/arch/arm/include/asm/mach-imx/iomux-v3.h
+++ b/arch/arm/include/asm/mach-imx/iomux-v3.h
@@ -104,7 +104,7 @@ typedef u64 iomux_v3_cfg_t;
 #define PAD_CTL_ODE		(0x1 << 5)
 #define PAD_CTL_PUE		(0x1 << 6)
 #define PAD_CTL_HYS		(0x1 << 7)
-#ifdef CONFIG_IMX8MM
+#if defined(CONFIG_IMX8MM) || defined(CONFIG_IMX8MN)
 #define PAD_CTL_PE		(0x1 << 8)
 #else
 #define PAD_CTL_LVTTL		(0x1 << 8)
-- 
2.16.4

^ permalink raw reply related	[flat|nested] 75+ messages in thread

* [U-Boot] [PATCH V2 39/51] imx8mn: add pin header
  2019-07-08  1:38 [U-Boot] [PATCH V2 00/51] Support i.MX8MM/N Peng Fan
                   ` (37 preceding siblings ...)
  2019-07-08  1:40 ` [U-Boot] [PATCH V2 38/51] imx: add i.MX8MN PE property Peng Fan
@ 2019-07-08  1:40 ` Peng Fan
  2019-07-08  1:40 ` [U-Boot] [PATCH V2 40/51] imx: spl: use spl_board_boot_device for i.MX8MN Peng Fan
                   ` (12 subsequent siblings)
  51 siblings, 0 replies; 75+ messages in thread
From: Peng Fan @ 2019-07-08  1:40 UTC (permalink / raw)
  To: u-boot

Add pin header for i.MX8MN

Signed-off-by: Peng Fan <peng.fan@nxp.com>
---
 arch/arm/include/asm/arch-imx8m/imx8mn_pins.h | 763 ++++++++++++++++++++++++++
 1 file changed, 763 insertions(+)
 create mode 100644 arch/arm/include/asm/arch-imx8m/imx8mn_pins.h

diff --git a/arch/arm/include/asm/arch-imx8m/imx8mn_pins.h b/arch/arm/include/asm/arch-imx8m/imx8mn_pins.h
new file mode 100644
index 0000000000..b4298f2b83
--- /dev/null
+++ b/arch/arm/include/asm/arch-imx8m/imx8mn_pins.h
@@ -0,0 +1,763 @@
+/* SPDX-License-Identifier: GPL-2.0+ */
+/*
+ * Copyright 2018 NXP
+ */
+
+#ifndef __ASM_ARCH_IMX8MN_PINS_H__
+#define __ASM_ARCH_IMX8MN_PINS_H__
+
+#include <asm/mach-imx/iomux-v3.h>
+
+enum {
+	IMX8MN_PAD_BOOT_MODE2__CCMSRCGPCMIX_BOOT_MODE2                          = IOMUX_PAD(0x025C, 0x0020, 0, 0x0000, 0, 0),
+	IMX8MN_PAD_BOOT_MODE2__I2C1_SCL                                         = IOMUX_PAD(0x025C, 0x0020, 1, 0x055C, 3, 0),
+
+	IMX8MN_PAD_BOOT_MODE3__CCMSRCGPCMIX_BOOT_MODE3                          = IOMUX_PAD(0x0260, 0x0024, 0, 0x0000, 0, 0),
+	IMX8MN_PAD_BOOT_MODE3__I2C1_SDA                                         = IOMUX_PAD(0x0260, 0x0024, 1, 0x056C, 3, 0),
+
+	IMX8MN_PAD_GPIO1_IO00__GPIO1_IO0                                        = IOMUX_PAD(0x0290, 0x0028, 0, 0x0000, 0, 0),
+	IMX8MN_PAD_GPIO1_IO00__CCMSRCGPCMIX_ENET_PHY_REF_CLK_ROOT               = IOMUX_PAD(0x0290, 0x0028, 1, 0x0000, 0, 0),
+	IMX8MN_PAD_GPIO1_IO00__ANAMIX_REF_CLK_32K                               = IOMUX_PAD(0x0290, 0x0028, 5, 0x0000, 0, 0),
+	IMX8MN_PAD_GPIO1_IO00__CCMSRCGPCMIX_EXT_CLK1                            = IOMUX_PAD(0x0290, 0x0028, 6, 0x0000, 0, 0),
+
+	IMX8MN_PAD_GPIO1_IO01__GPIO1_IO1                                        = IOMUX_PAD(0x0294, 0x002C, 0, 0x0000, 0, 0),
+	IMX8MN_PAD_GPIO1_IO01__PWM1_OUT                                         = IOMUX_PAD(0x0294, 0x002C, 1, 0x0000, 0, 0),
+	IMX8MN_PAD_GPIO1_IO01__ANAMIX_REF_CLK_24M                               = IOMUX_PAD(0x0294, 0x002C, 5, 0x0000, 0, 0),
+	IMX8MN_PAD_GPIO1_IO01__CCMSRCGPCMIX_EXT_CLK2                            = IOMUX_PAD(0x0294, 0x002C, 6, 0x0000, 0, 0),
+
+	IMX8MN_PAD_GPIO1_IO02__GPIO1_IO2                                        = IOMUX_PAD(0x0298, 0x0030, 0, 0x0000, 0, 0),
+	IMX8MN_PAD_GPIO1_IO02__WDOG1_WDOG_B                                     = IOMUX_PAD(0x0298, 0x0030, 1, 0x0000, 0, 0),
+	IMX8MN_PAD_GPIO1_IO02__WDOG1_WDOG_ANY                                   = IOMUX_PAD(0x0298, 0x0030, 5, 0x0000, 0, 0),
+
+	IMX8MN_PAD_GPIO1_IO03__GPIO1_IO3                                        = IOMUX_PAD(0x029C, 0x0034, 0, 0x0000, 0, 0),
+	IMX8MN_PAD_GPIO1_IO03__USDHC1_VSELECT                                   = IOMUX_PAD(0x029C, 0x0034, 1, 0x0000, 0, 0),
+	IMX8MN_PAD_GPIO1_IO03__SDMA1_EXT_EVENT0                                 = IOMUX_PAD(0x029C, 0x0034, 5, 0x0000, 0, 0),
+	IMX8MN_PAD_GPIO1_IO03__ANAMIX_XTAL_OK                                   = IOMUX_PAD(0x029C, 0x0034, 6, 0x0000, 0, 0),
+
+	IMX8MN_PAD_GPIO1_IO04__GPIO1_IO4                                        = IOMUX_PAD(0x02A0, 0x0038, 0, 0x0000, 0, 0),
+	IMX8MN_PAD_GPIO1_IO04__USDHC2_VSELECT                                   = IOMUX_PAD(0x02A0, 0x0038, 1, 0x0000, 0, 0),
+	IMX8MN_PAD_GPIO1_IO04__SDMA1_EXT_EVENT1                                 = IOMUX_PAD(0x02A0, 0x0038, 5, 0x0000, 0, 0),
+	IMX8MN_PAD_GPIO1_IO04__ANAMIX_XTAL_OK_LV                                = IOMUX_PAD(0x02A0, 0x0038, 6, 0x0000, 0, 0),
+
+	IMX8MN_PAD_GPIO1_IO05__GPIO1_IO5                                        = IOMUX_PAD(0x02A4, 0x003C, 0, 0x0000, 0, 0),
+	IMX8MN_PAD_GPIO1_IO05__M4_NMI                                           = IOMUX_PAD(0x02A4, 0x003C, 1, 0x0000, 0, 0),
+	IMX8MN_PAD_GPIO1_IO05__CCMSRCGPCMIX_PMIC_READY                          = IOMUX_PAD(0x02A4, 0x003C, 5, 0x04BC, 0, 0),
+	IMX8MN_PAD_GPIO1_IO05__CCMSRCGPCMIX_INT_BOOT                            = IOMUX_PAD(0x02A4, 0x003C, 6, 0x0000, 0, 0),
+
+	IMX8MN_PAD_GPIO1_IO06__GPIO1_IO6                                        = IOMUX_PAD(0x02A8, 0x0040, 0, 0x0000, 0, 0),
+	IMX8MN_PAD_GPIO1_IO06__ENET1_MDC                                        = IOMUX_PAD(0x02A8, 0x0040, 1, 0x0000, 0, 0),
+	IMX8MN_PAD_GPIO1_IO06__USDHC1_CD_B                                      = IOMUX_PAD(0x02A8, 0x0040, 5, 0x0000, 0, 0),
+	IMX8MN_PAD_GPIO1_IO06__CCMSRCGPCMIX_EXT_CLK3                            = IOMUX_PAD(0x02A8, 0x0040, 6, 0x0000, 0, 0),
+
+	IMX8MN_PAD_GPIO1_IO07__GPIO1_IO7                                        = IOMUX_PAD(0x02AC, 0x0044, 0, 0x0000, 0, 0),
+	IMX8MN_PAD_GPIO1_IO07__ENET1_MDIO                                       = IOMUX_PAD(0x02AC, 0x0044, 1, 0x04C0, 0, 0),
+	IMX8MN_PAD_GPIO1_IO07__USDHC1_WP                                        = IOMUX_PAD(0x02AC, 0x0044, 5, 0x0000, 0, 0),
+	IMX8MN_PAD_GPIO1_IO07__CCMSRCGPCMIX_EXT_CLK4                            = IOMUX_PAD(0x02AC, 0x0044, 6, 0x0000, 0, 0),
+
+	IMX8MN_PAD_GPIO1_IO08__GPIO1_IO8                                        = IOMUX_PAD(0x02B0, 0x0048, 0, 0x0000, 0, 0),
+	IMX8MN_PAD_GPIO1_IO08__ENET1_1588_EVENT0_IN                             = IOMUX_PAD(0x02B0, 0x0048, 1, 0x0000, 0, 0),
+	IMX8MN_PAD_GPIO1_IO08__PWM1_OUT                                         = IOMUX_PAD(0x02B0, 0x0048, 2, 0x0000, 0, 0),
+	IMX8MN_PAD_GPIO1_IO08__USDHC2_RESET_B                                   = IOMUX_PAD(0x02B0, 0x0048, 5, 0x0000, 0, 0),
+	IMX8MN_PAD_GPIO1_IO08__CCMSRCGPCMIX_WAIT                                = IOMUX_PAD(0x02B0, 0x0048, 6, 0x0000, 0, 0),
+
+	IMX8MN_PAD_GPIO1_IO09__GPIO1_IO9                                        = IOMUX_PAD(0x02B4, 0x004C, 0, 0x0000, 0, 0),
+	IMX8MN_PAD_GPIO1_IO09__ENET1_1588_EVENT0_OUT                            = IOMUX_PAD(0x02B4, 0x004C, 1, 0x0000, 0, 0),
+	IMX8MN_PAD_GPIO1_IO09__PWM2_OUT                                         = IOMUX_PAD(0x02B4, 0x004C, 2, 0x0000, 0, 0),
+	IMX8MN_PAD_GPIO1_IO09__USDHC3_RESET_B                                   = IOMUX_PAD(0x02B4, 0x004C, 4, 0x0000, 0, 0),
+	IMX8MN_PAD_GPIO1_IO09__SDMA2_EXT_EVENT0                                 = IOMUX_PAD(0x02B4, 0x004C, 5, 0x0000, 0, 0),
+	IMX8MN_PAD_GPIO1_IO09__CCMSRCGPCMIX_STOP                                = IOMUX_PAD(0x02B4, 0x004C, 6, 0x0000, 0, 0),
+
+	IMX8MN_PAD_GPIO1_IO10__GPIO1_IO10                                       = IOMUX_PAD(0x02B8, 0x0050, 0, 0x0000, 0, 0),
+	IMX8MN_PAD_GPIO1_IO10__USB1_OTG_ID                                      = IOMUX_PAD(0x02B8, 0x0050, 1, 0x0000, 0, 0),
+	IMX8MN_PAD_GPIO1_IO10__PWM3_OUT                                         = IOMUX_PAD(0x02B8, 0x0050, 2, 0x0000, 0, 0),
+
+	IMX8MN_PAD_GPIO1_IO11__GPIO1_IO11                                       = IOMUX_PAD(0x02BC, 0x0054, 0, 0x0000, 0, 0),
+	IMX8MN_PAD_GPIO1_IO11__PWM2_OUT                                         = IOMUX_PAD(0x02BC, 0x0054, 1, 0x0000, 0, 0),
+	IMX8MN_PAD_GPIO1_IO11__USDHC3_VSELECT                                   = IOMUX_PAD(0x02BC, 0x0054, 4, 0x0000, 0, 0),
+	IMX8MN_PAD_GPIO1_IO11__CCMSRCGPCMIX_PMIC_READY                          = IOMUX_PAD(0x02BC, 0x0054, 5, 0x04BC, 1, 0),
+	IMX8MN_PAD_GPIO1_IO11__CCMSRCGPCMIX_OUT0                                = IOMUX_PAD(0x02BC, 0x0054, 6, 0x0000, 0, 0),
+
+	IMX8MN_PAD_GPIO1_IO12__GPIO1_IO12                                       = IOMUX_PAD(0x02C0, 0x0058, 0, 0x0000, 0, 0),
+	IMX8MN_PAD_GPIO1_IO12__USB1_OTG_PWR                                     = IOMUX_PAD(0x02C0, 0x0058, 1, 0x0000, 0, 0),
+	IMX8MN_PAD_GPIO1_IO12__SDMA2_EXT_EVENT1                                 = IOMUX_PAD(0x02C0, 0x0058, 5, 0x0000, 0, 0),
+	IMX8MN_PAD_GPIO1_IO12__CCMSRCGPCMIX_OUT1                                = IOMUX_PAD(0x02C0, 0x0058, 6, 0x0000, 0, 0),
+
+	IMX8MN_PAD_GPIO1_IO13__GPIO1_IO13                                       = IOMUX_PAD(0x02C4, 0x005C, 0, 0x0000, 0, 0),
+	IMX8MN_PAD_GPIO1_IO13__USB1_OTG_OC                                      = IOMUX_PAD(0x02C4, 0x005C, 1, 0x0000, 0, 0),
+	IMX8MN_PAD_GPIO1_IO13__PWM2_OUT                                         = IOMUX_PAD(0x02C4, 0x005C, 5, 0x0000, 0, 0),
+	IMX8MN_PAD_GPIO1_IO13__CCMSRCGPCMIX_OUT2                                = IOMUX_PAD(0x02C4, 0x005C, 6, 0x0000, 0, 0),
+
+	IMX8MN_PAD_GPIO1_IO14__GPIO1_IO14                                       = IOMUX_PAD(0x02C8, 0x0060, 0, 0x0000, 0, 0),
+	IMX8MN_PAD_GPIO1_IO14__USDHC3_CD_B                                      = IOMUX_PAD(0x02C8, 0x0060, 4, 0x0598, 2, 0),
+	IMX8MN_PAD_GPIO1_IO14__PWM3_OUT                                         = IOMUX_PAD(0x02C8, 0x0060, 5, 0x0000, 0, 0),
+	IMX8MN_PAD_GPIO1_IO14__CCMSRCGPCMIX_CLKO1                               = IOMUX_PAD(0x02C8, 0x0060, 6, 0x0000, 0, 0),
+
+	IMX8MN_PAD_GPIO1_IO15__GPIO1_IO15                                       = IOMUX_PAD(0x02CC, 0x0064, 0, 0x0000, 0, 0),
+	IMX8MN_PAD_GPIO1_IO15__USDHC3_WP                                        = IOMUX_PAD(0x02CC, 0x0064, 4, 0x05B8, 2, 0),
+	IMX8MN_PAD_GPIO1_IO15__PWM4_OUT                                         = IOMUX_PAD(0x02CC, 0x0064, 5, 0x0000, 0, 0),
+	IMX8MN_PAD_GPIO1_IO15__CCMSRCGPCMIX_CLKO2                               = IOMUX_PAD(0x02CC, 0x0064, 6, 0x0000, 0, 0),
+
+	IMX8MN_PAD_ENET_MDC__ENET1_MDC                                          = IOMUX_PAD(0x02D0, 0x0068, 0, 0x0000, 0, 0),
+	IMX8MN_PAD_ENET_MDC__SAI6_TX_DATA0                                      = IOMUX_PAD(0x02D0, 0x0068, 2, 0x0000, 0, 0),
+	IMX8MN_PAD_ENET_MDC__PDM_BIT_STREAM3                                    = IOMUX_PAD(0x02D0, 0x0068, 3, 0x0540, 1, 0),
+	IMX8MN_PAD_ENET_MDC__SPDIF1_OUT                                         = IOMUX_PAD(0x02D0, 0x0068, 4, 0x0000, 0, 0),
+	IMX8MN_PAD_ENET_MDC__GPIO1_IO16                                         = IOMUX_PAD(0x02D0, 0x0068, 5, 0x0000, 0, 0),
+	IMX8MN_PAD_ENET_MDC__USDHC3_STROBE                                      = IOMUX_PAD(0x02D0, 0x0068, 6, 0x059C, 1, 0),
+
+	IMX8MN_PAD_ENET_MDIO__ENET1_MDIO                                        = IOMUX_PAD(0x02D4, 0x006C, 0, 0x04C0, 1, 0),
+	IMX8MN_PAD_ENET_MDIO__SAI6_TX_SYNC                                      = IOMUX_PAD(0x02D4, 0x006C, 2, 0x0000, 0, 0),
+	IMX8MN_PAD_ENET_MDIO__PDM_BIT_STREAM2                                   = IOMUX_PAD(0x02D4, 0x006C, 3, 0x053C, 1, 0),
+	IMX8MN_PAD_ENET_MDIO__SPDIF1_IN                                         = IOMUX_PAD(0x02D4, 0x006C, 4, 0x05CC, 1, 0),
+	IMX8MN_PAD_ENET_MDIO__GPIO1_IO17                                        = IOMUX_PAD(0x02D4, 0x006C, 5, 0x0000, 0, 0),
+	IMX8MN_PAD_ENET_MDIO__USDHC3_DATA5                                      = IOMUX_PAD(0x02D4, 0x006C, 6, 0x0550, 1, 0),
+
+	IMX8MN_PAD_ENET_TD3__ENET1_RGMII_TD3                                    = IOMUX_PAD(0x02D8, 0x0070, 0, 0x0000, 0, 0),
+	IMX8MN_PAD_ENET_TD3__SAI6_TX_BCLK                                       = IOMUX_PAD(0x02D8, 0x0070, 2, 0x0000, 0, 0),
+	IMX8MN_PAD_ENET_TD3__PDM_BIT_STREAM1                                    = IOMUX_PAD(0x02D8, 0x0070, 3, 0x0538, 1, 0),
+	IMX8MN_PAD_ENET_TD3__SPDIF1_EXT_CLK                                     = IOMUX_PAD(0x02D8, 0x0070, 4, 0x0568, 1, 0),
+	IMX8MN_PAD_ENET_TD3__GPIO1_IO18                                         = IOMUX_PAD(0x02D8, 0x0070, 5, 0x0000, 0, 0),
+	IMX8MN_PAD_ENET_TD3__USDHC3_DATA6                                       = IOMUX_PAD(0x02D8, 0x0070, 6, 0x0584, 1, 0),
+
+	IMX8MN_PAD_ENET_TD2__ENET1_RGMII_TD2                                    = IOMUX_PAD(0x02DC, 0x0074, 0, 0x0000, 0, 0),
+	IMX8MN_PAD_ENET_TD2__ENET1_TX_CLK                                       = IOMUX_PAD(0x02DC, 0x0074, 1, 0x05A4, 0, 0),
+	IMX8MN_PAD_ENET_TD2__CCMSRCGPCMIX_ENET_REF_CLK_ROOT                     = IOMUX_PAD(0x02DC, 0x0074, 1, 0x05A4, 0, 0),
+	IMX8MN_PAD_ENET_TD2__SAI6_RX_DATA0                                      = IOMUX_PAD(0x02DC, 0x0074, 2, 0x0000, 0, 0),
+	IMX8MN_PAD_ENET_TD2__PDM_BIT_STREAM3                                    = IOMUX_PAD(0x02DC, 0x0074, 3, 0x0540, 2, 0),
+	IMX8MN_PAD_ENET_TD2__GPIO1_IO19                                         = IOMUX_PAD(0x02DC, 0x0074, 5, 0x0000, 0, 0),
+	IMX8MN_PAD_ENET_TD2__USDHC3_DATA7                                       = IOMUX_PAD(0x02DC, 0x0074, 6, 0x054C, 1, 0),
+
+	IMX8MN_PAD_ENET_TD1__ENET1_RGMII_TD1                                    = IOMUX_PAD(0x02E0, 0x0078, 0, 0x0000, 0, 0),
+	IMX8MN_PAD_ENET_TD1__SAI6_RX_SYNC                                       = IOMUX_PAD(0x02E0, 0x0078, 2, 0x0000, 0, 0),
+	IMX8MN_PAD_ENET_TD1__PDM_BIT_STREAM2                                    = IOMUX_PAD(0x02E0, 0x0078, 3, 0x053C, 2, 0),
+	IMX8MN_PAD_ENET_TD1__GPIO1_IO20                                         = IOMUX_PAD(0x02E0, 0x0078, 5, 0x0000, 0, 0),
+	IMX8MN_PAD_ENET_TD1__USDHC3_CD_B                                        = IOMUX_PAD(0x02E0, 0x0078, 6, 0x0598, 3, 0),
+
+	IMX8MN_PAD_ENET_TD0__ENET1_RGMII_TD0                                    = IOMUX_PAD(0x02E4, 0x007C, 0, 0x0000, 0, 0),
+	IMX8MN_PAD_ENET_TD0__SAI6_RX_BCLK                                       = IOMUX_PAD(0x02E4, 0x007C, 2, 0x0000, 0, 0),
+	IMX8MN_PAD_ENET_TD0__PDM_BIT_STREAM1                                    = IOMUX_PAD(0x02E4, 0x007C, 3, 0x0538, 2, 0),
+	IMX8MN_PAD_ENET_TD0__GPIO1_IO21                                         = IOMUX_PAD(0x02E4, 0x007C, 5, 0x0000, 0, 0),
+	IMX8MN_PAD_ENET_TD0__USDHC3_WP                                          = IOMUX_PAD(0x02E4, 0x007C, 6, 0x05B8, 3, 0),
+
+	IMX8MN_PAD_ENET_TX_CTL__ENET1_RGMII_TX_CTL                              = IOMUX_PAD(0x02E8, 0x0080, 0, 0x0000, 0, 0),
+	IMX8MN_PAD_ENET_TX_CTL__SAI6_MCLK                                       = IOMUX_PAD(0x02E8, 0x0080, 2, 0x0000, 0, 0),
+	IMX8MN_PAD_ENET_TX_CTL__GPIO1_IO22                                      = IOMUX_PAD(0x02E8, 0x0080, 5, 0x0000, 0, 0),
+	IMX8MN_PAD_ENET_TX_CTL__USDHC3_DATA0                                    = IOMUX_PAD(0x02E8, 0x0080, 6, 0x05B4, 1, 0),
+
+	IMX8MN_PAD_ENET_TXC__ENET1_RGMII_TXC                                    = IOMUX_PAD(0x02EC, 0x0084, 0, 0x0000, 0, 0),
+	IMX8MN_PAD_ENET_TXC__ENET1_TX_ER                                        = IOMUX_PAD(0x02EC, 0x0084, 1, 0x0000, 0, 0),
+	IMX8MN_PAD_ENET_TXC__SAI7_TX_DATA0                                      = IOMUX_PAD(0x02EC, 0x0084, 2, 0x0000, 0, 0),
+	IMX8MN_PAD_ENET_TXC__GPIO1_IO23                                         = IOMUX_PAD(0x02EC, 0x0084, 5, 0x0000, 0, 0),
+	IMX8MN_PAD_ENET_TXC__USDHC3_DATA1                                       = IOMUX_PAD(0x02EC, 0x0084, 6, 0x05B0, 1, 0),
+
+	IMX8MN_PAD_ENET_RX_CTL__ENET1_RGMII_RX_CTL                              = IOMUX_PAD(0x02F0, 0x0088, 0, 0x0574, 0, 0),
+	IMX8MN_PAD_ENET_RX_CTL__SAI7_TX_SYNC                                    = IOMUX_PAD(0x02F0, 0x0088, 2, 0x0000, 0, 0),
+	IMX8MN_PAD_ENET_RX_CTL__PDM_BIT_STREAM3                                 = IOMUX_PAD(0x02F0, 0x0088, 3, 0x0540, 3, 0),
+	IMX8MN_PAD_ENET_RX_CTL__GPIO1_IO24                                      = IOMUX_PAD(0x02F0, 0x0088, 5, 0x0000, 0, 0),
+	IMX8MN_PAD_ENET_RX_CTL__USDHC3_DATA2                                    = IOMUX_PAD(0x02F0, 0x0088, 6, 0x05E4, 1, 0),
+
+	IMX8MN_PAD_ENET_RXC__ENET1_RGMII_RXC                                    = IOMUX_PAD(0x02F4, 0x008C, 0, 0x0000, 0, 0),
+	IMX8MN_PAD_ENET_RXC__ENET1_RX_ER                                        = IOMUX_PAD(0x02F4, 0x008C, 1, 0x05C8, 0, 0),
+	IMX8MN_PAD_ENET_RXC__SAI7_TX_BCLK                                       = IOMUX_PAD(0x02F4, 0x008C, 2, 0x0000, 0, 0),
+	IMX8MN_PAD_ENET_RXC__PDM_BIT_STREAM2                                    = IOMUX_PAD(0x02F4, 0x008C, 3, 0x053C, 3, 0),
+	IMX8MN_PAD_ENET_RXC__GPIO1_IO25                                         = IOMUX_PAD(0x02F4, 0x008C, 5, 0x0000, 0, 0),
+	IMX8MN_PAD_ENET_RXC__USDHC3_DATA3                                       = IOMUX_PAD(0x02F4, 0x008C, 6, 0x05E0, 1, 0),
+
+	IMX8MN_PAD_ENET_RD0__ENET1_RGMII_RD0                                    = IOMUX_PAD(0x02F8, 0x0090, 0, 0x057C, 0, 0),
+	IMX8MN_PAD_ENET_RD0__SAI7_RX_DATA0                                      = IOMUX_PAD(0x02F8, 0x0090, 2, 0x0000, 0, 0),
+	IMX8MN_PAD_ENET_RD0__PDM_BIT_STREAM1                                    = IOMUX_PAD(0x02F8, 0x0090, 3, 0x0538, 3, 0),
+	IMX8MN_PAD_ENET_RD0__GPIO1_IO26                                         = IOMUX_PAD(0x02F8, 0x0090, 5, 0x0000, 0, 0),
+	IMX8MN_PAD_ENET_RD0__USDHC3_DATA4                                       = IOMUX_PAD(0x02F8, 0x0090, 6, 0x0558, 1, 0),
+
+	IMX8MN_PAD_ENET_RD1__ENET1_RGMII_RD1                                    = IOMUX_PAD(0x02FC, 0x0094, 0, 0x0554, 0, 0),
+	IMX8MN_PAD_ENET_RD1__SAI7_RX_SYNC                                       = IOMUX_PAD(0x02FC, 0x0094, 2, 0x0000, 0, 0),
+	IMX8MN_PAD_ENET_RD1__PDM_BIT_STREAM0                                    = IOMUX_PAD(0x02FC, 0x0094, 3, 0x0534, 1, 0),
+	IMX8MN_PAD_ENET_RD1__GPIO1_IO27                                         = IOMUX_PAD(0x02FC, 0x0094, 5, 0x0000, 0, 0),
+	IMX8MN_PAD_ENET_RD1__USDHC3_RESET_B                                     = IOMUX_PAD(0x02FC, 0x0094, 6, 0x0000, 0, 0),
+
+	IMX8MN_PAD_ENET_RD2__ENET1_RGMII_RD2                                    = IOMUX_PAD(0x0300, 0x0098, 0, 0x0000, 0, 0),
+	IMX8MN_PAD_ENET_RD2__SAI7_RX_BCLK                                       = IOMUX_PAD(0x0300, 0x0098, 2, 0x0000, 0, 0),
+	IMX8MN_PAD_ENET_RD2__PDM_CLK                                            = IOMUX_PAD(0x0300, 0x0098, 3, 0x0000, 0, 0),
+	IMX8MN_PAD_ENET_RD2__GPIO1_IO28                                         = IOMUX_PAD(0x0300, 0x0098, 5, 0x0000, 0, 0),
+	IMX8MN_PAD_ENET_RD2__USDHC3_CLK                                         = IOMUX_PAD(0x0300, 0x0098, 6, 0x05A0, 1, 0),
+
+	IMX8MN_PAD_ENET_RD3__ENET1_RGMII_RD3                                    = IOMUX_PAD(0x0304, 0x009C, 0, 0x0000, 0, 0),
+	IMX8MN_PAD_ENET_RD3__SAI7_MCLK                                          = IOMUX_PAD(0x0304, 0x009C, 2, 0x0000, 0, 0),
+	IMX8MN_PAD_ENET_RD3__SPDIF1_IN                                          = IOMUX_PAD(0x0304, 0x009C, 3, 0x05CC, 5, 0),
+	IMX8MN_PAD_ENET_RD3__GPIO1_IO29                                         = IOMUX_PAD(0x0304, 0x009C, 5, 0x0000, 0, 0),
+	IMX8MN_PAD_ENET_RD3__USDHC3_CMD                                         = IOMUX_PAD(0x0304, 0x009C, 6, 0x05DC, 1, 0),
+
+	IMX8MN_PAD_SD1_CLK__USDHC1_CLK                                          = IOMUX_PAD(0x0308, 0x00A0, 0, 0x0000, 0, 0),
+	IMX8MN_PAD_SD1_CLK__ENET1_MDC                                           = IOMUX_PAD(0x0308, 0x00A0, 1, 0x0000, 0, 0),
+	IMX8MN_PAD_SD1_CLK__UART1_DCE_TX                                        = IOMUX_PAD(0x0308, 0x00A0, 4, 0x0000, 0, 0),
+	IMX8MN_PAD_SD1_CLK__UART1_DTE_RX                                        = IOMUX_PAD(0x0308, 0x00A0, 4, 0x04F4, 4, 0),
+	IMX8MN_PAD_SD1_CLK__GPIO2_IO0                                           = IOMUX_PAD(0x0308, 0x00A0, 5, 0x0000, 0, 0),
+
+	IMX8MN_PAD_SD1_CMD__USDHC1_CMD                                          = IOMUX_PAD(0x030C, 0x00A4, 0, 0x0000, 0, 0),
+	IMX8MN_PAD_SD1_CMD__ENET1_MDIO                                          = IOMUX_PAD(0x030C, 0x00A4, 1, 0x04C0, 3, 0),
+	IMX8MN_PAD_SD1_CMD__UART1_DCE_RX                                        = IOMUX_PAD(0x030C, 0x00A4, 4, 0x04F4, 5, 0),
+	IMX8MN_PAD_SD1_CMD__UART1_DTE_TX                                        = IOMUX_PAD(0x030C, 0x00A4, 4, 0x0000, 0, 0),
+	IMX8MN_PAD_SD1_CMD__GPIO2_IO1                                           = IOMUX_PAD(0x030C, 0x00A4, 5, 0x0000, 0, 0),
+
+	IMX8MN_PAD_SD1_DATA0__USDHC1_DATA0                                      = IOMUX_PAD(0x0310, 0x00A8, 0, 0x0000, 0, 0),
+	IMX8MN_PAD_SD1_DATA0__ENET1_RGMII_TD1                                   = IOMUX_PAD(0x0310, 0x00A8, 1, 0x0000, 0, 0),
+	IMX8MN_PAD_SD1_DATA0__UART1_DCE_RTS_B                                   = IOMUX_PAD(0x0310, 0x00A8, 4, 0x04F0, 4, 0),
+	IMX8MN_PAD_SD1_DATA0__UART1_DTE_CTS_B                                   = IOMUX_PAD(0x0310, 0x00A8, 4, 0x0000, 0, 0),
+	IMX8MN_PAD_SD1_DATA0__GPIO2_IO2                                         = IOMUX_PAD(0x0310, 0x00A8, 5, 0x0000, 0, 0),
+
+	IMX8MN_PAD_SD1_DATA1__USDHC1_DATA1                                      = IOMUX_PAD(0x0314, 0x00AC, 0, 0x0000, 0, 0),
+	IMX8MN_PAD_SD1_DATA1__ENET1_RGMII_TD0                                   = IOMUX_PAD(0x0314, 0x00AC, 1, 0x0000, 0, 0),
+	IMX8MN_PAD_SD1_DATA1__UART1_DCE_CTS_B                                   = IOMUX_PAD(0x0314, 0x00AC, 4, 0x0000, 0, 0),
+	IMX8MN_PAD_SD1_DATA1__UART1_DTE_RTS_B                                   = IOMUX_PAD(0x0314, 0x00AC, 4, 0x04F0, 5, 0),
+	IMX8MN_PAD_SD1_DATA1__GPIO2_IO3                                         = IOMUX_PAD(0x0314, 0x00AC, 5, 0x0000, 0, 0),
+
+	IMX8MN_PAD_SD1_DATA2__USDHC1_DATA2                                      = IOMUX_PAD(0x0318, 0x00B0, 0, 0x0000, 0, 0),
+	IMX8MN_PAD_SD1_DATA2__ENET1_RGMII_RD0                                   = IOMUX_PAD(0x0318, 0x00B0, 1, 0x057C, 1, 0),
+	IMX8MN_PAD_SD1_DATA2__UART2_DCE_TX                                      = IOMUX_PAD(0x0318, 0x00B0, 4, 0x0000, 0, 0),
+	IMX8MN_PAD_SD1_DATA2__UART2_DTE_RX                                      = IOMUX_PAD(0x0318, 0x00B0, 4, 0x04FC, 4, 0),
+	IMX8MN_PAD_SD1_DATA2__GPIO2_IO4                                         = IOMUX_PAD(0x0318, 0x00B0, 5, 0x0000, 0, 0),
+
+	IMX8MN_PAD_SD1_DATA3__USDHC1_DATA3                                      = IOMUX_PAD(0x031C, 0x00B4, 0, 0x0000, 0, 0),
+	IMX8MN_PAD_SD1_DATA3__ENET1_RGMII_RD1                                   = IOMUX_PAD(0x031C, 0x00B4, 1, 0x0554, 1, 0),
+	IMX8MN_PAD_SD1_DATA3__UART2_DCE_RX                                      = IOMUX_PAD(0x031C, 0x00B4, 4, 0x04FC, 5, 0),
+	IMX8MN_PAD_SD1_DATA3__UART2_DTE_TX                                      = IOMUX_PAD(0x031C, 0x00B4, 4, 0x0000, 0, 0),
+	IMX8MN_PAD_SD1_DATA3__GPIO2_IO5                                         = IOMUX_PAD(0x031C, 0x00B4, 5, 0x0000, 0, 0),
+
+	IMX8MN_PAD_SD1_DATA4__USDHC1_DATA4                                      = IOMUX_PAD(0x0320, 0x00B8, 0, 0x0000, 0, 0),
+	IMX8MN_PAD_SD1_DATA4__ENET1_RGMII_TX_CTL                                = IOMUX_PAD(0x0320, 0x00B8, 1, 0x0000, 0, 0),
+	IMX8MN_PAD_SD1_DATA4__I2C1_SCL                                          = IOMUX_PAD(0x0320, 0x00B8, 3, 0x055C, 1, 0),
+	IMX8MN_PAD_SD1_DATA4__UART2_DCE_RTS_B                                   = IOMUX_PAD(0x0320, 0x00B8, 4, 0x04F8, 4, 0),
+	IMX8MN_PAD_SD1_DATA4__UART2_DTE_CTS_B                                   = IOMUX_PAD(0x0320, 0x00B8, 4, 0x0000, 0, 0),
+	IMX8MN_PAD_SD1_DATA4__GPIO2_IO6                                         = IOMUX_PAD(0x0320, 0x00B8, 5, 0x0000, 0, 0),
+
+	IMX8MN_PAD_SD1_DATA5__USDHC1_DATA5                                      = IOMUX_PAD(0x0324, 0x00BC, 0, 0x0000, 0, 0),
+	IMX8MN_PAD_SD1_DATA5__ENET1_TX_ER                                       = IOMUX_PAD(0x0324, 0x00BC, 1, 0x0000, 0, 0),
+	IMX8MN_PAD_SD1_DATA5__I2C1_SDA                                          = IOMUX_PAD(0x0324, 0x00BC, 3, 0x056C, 1, 0),
+	IMX8MN_PAD_SD1_DATA5__UART2_DCE_CTS_B                                   = IOMUX_PAD(0x0324, 0x00BC, 4, 0x0000, 0, 0),
+	IMX8MN_PAD_SD1_DATA5__UART2_DTE_RTS_B                                   = IOMUX_PAD(0x0324, 0x00BC, 4, 0x04F8, 5, 0),
+	IMX8MN_PAD_SD1_DATA5__GPIO2_IO7                                         = IOMUX_PAD(0x0324, 0x00BC, 5, 0x0000, 0, 0),
+
+	IMX8MN_PAD_SD1_DATA6__USDHC1_DATA6                                      = IOMUX_PAD(0x0328, 0x00C0, 0, 0x0000, 0, 0),
+	IMX8MN_PAD_SD1_DATA6__ENET1_RGMII_RX_CTL                                = IOMUX_PAD(0x0328, 0x00C0, 1, 0x0574, 1, 0),
+	IMX8MN_PAD_SD1_DATA6__I2C2_SCL                                          = IOMUX_PAD(0x0328, 0x00C0, 3, 0x05D0, 1, 0),
+	IMX8MN_PAD_SD1_DATA6__UART3_DCE_TX                                      = IOMUX_PAD(0x0328, 0x00C0, 4, 0x0000, 0, 0),
+	IMX8MN_PAD_SD1_DATA6__UART3_DTE_RX                                      = IOMUX_PAD(0x0328, 0x00C0, 4, 0x0504, 4, 0),
+	IMX8MN_PAD_SD1_DATA6__GPIO2_IO8                                         = IOMUX_PAD(0x0328, 0x00C0, 5, 0x0000, 0, 0),
+
+	IMX8MN_PAD_SD1_DATA7__USDHC1_DATA7                                      = IOMUX_PAD(0x032C, 0x00C4, 0, 0x0000, 0, 0),
+	IMX8MN_PAD_SD1_DATA7__ENET1_RX_ER                                       = IOMUX_PAD(0x032C, 0x00C4, 1, 0x05C8, 1, 0),
+	IMX8MN_PAD_SD1_DATA7__I2C2_SDA                                          = IOMUX_PAD(0x032C, 0x00C4, 3, 0x0560, 1, 0),
+	IMX8MN_PAD_SD1_DATA7__UART3_DCE_RX                                      = IOMUX_PAD(0x032C, 0x00C4, 4, 0x0504, 5, 0),
+	IMX8MN_PAD_SD1_DATA7__UART3_DTE_TX                                      = IOMUX_PAD(0x032C, 0x00C4, 4, 0x0000, 0, 0),
+	IMX8MN_PAD_SD1_DATA7__GPIO2_IO9                                         = IOMUX_PAD(0x032C, 0x00C4, 5, 0x0000, 0, 0),
+
+	IMX8MN_PAD_SD1_RESET_B__USDHC1_RESET_B                                  = IOMUX_PAD(0x0330, 0x00C8, 0, 0x0000, 0, 0),
+	IMX8MN_PAD_SD1_RESET_B__ENET1_TX_CLK                              = IOMUX_PAD(0x0330, 0x00C8, 1, 0x05A4, 1, 0),
+	IMX8MN_PAD_SD1_RESET_B__CCMSRCGPCMIX_ENET_REF_CLK_ROOT                  = IOMUX_PAD(0x0330, 0x00C8, 1, 0x05A4, 0, 0),
+	IMX8MN_PAD_SD1_RESET_B__I2C3_SCL                                        = IOMUX_PAD(0x0330, 0x00C8, 3, 0x0588, 1, 0),
+	IMX8MN_PAD_SD1_RESET_B__UART3_DCE_RTS_B                                 = IOMUX_PAD(0x0330, 0x00C8, 4, 0x0500, 2, 0),
+	IMX8MN_PAD_SD1_RESET_B__UART3_DTE_CTS_B                                 = IOMUX_PAD(0x0330, 0x00C8, 4, 0x0000, 0, 0),
+	IMX8MN_PAD_SD1_RESET_B__GPIO2_IO10                                      = IOMUX_PAD(0x0330, 0x00C8, 5, 0x0000, 0, 0),
+
+	IMX8MN_PAD_SD1_STROBE__USDHC1_STROBE                                    = IOMUX_PAD(0x0334, 0x00CC, 0, 0x0000, 0, 0),
+	IMX8MN_PAD_SD1_STROBE__I2C3_SDA                                         = IOMUX_PAD(0x0334, 0x00CC, 3, 0x05BC, 1, 0),
+	IMX8MN_PAD_SD1_STROBE__UART3_DCE_CTS_B                                  = IOMUX_PAD(0x0334, 0x00CC, 4, 0x0000, 0, 0),
+	IMX8MN_PAD_SD1_STROBE__UART3_DTE_RTS_B                                  = IOMUX_PAD(0x0334, 0x00CC, 4, 0x0500, 3, 0),
+	IMX8MN_PAD_SD1_STROBE__GPIO2_IO11                                       = IOMUX_PAD(0x0334, 0x00CC, 5, 0x0000, 0, 0),
+
+	IMX8MN_PAD_SD2_CD_B__USDHC2_CD_B                                        = IOMUX_PAD(0x0338, 0x00D0, 0, 0x0000, 0, 0),
+	IMX8MN_PAD_SD2_CD_B__GPIO2_IO12                                         = IOMUX_PAD(0x0338, 0x00D0, 5, 0x0000, 0, 0),
+	IMX8MN_PAD_SD2_CD_B__CCMSRCGPCMIX_TESTER_ACK                            = IOMUX_PAD(0x0338, 0x00D0, 6, 0x0000, 0, 0),
+
+	IMX8MN_PAD_SD2_CLK__USDHC2_CLK                                          = IOMUX_PAD(0x033C, 0x00D4, 0, 0x0000, 0, 0),
+	IMX8MN_PAD_SD2_CLK__SAI5_RX_SYNC                                        = IOMUX_PAD(0x033C, 0x00D4, 1, 0x04E4, 1, 0),
+	IMX8MN_PAD_SD2_CLK__ECSPI2_SCLK                                         = IOMUX_PAD(0x033C, 0x00D4, 2, 0x0580, 1, 0),
+	IMX8MN_PAD_SD2_CLK__UART4_DCE_RX                                        = IOMUX_PAD(0x033C, 0x00D4, 3, 0x050C, 4, 0),
+	IMX8MN_PAD_SD2_CLK__UART4_DTE_TX                                        = IOMUX_PAD(0x033C, 0x00D4, 3, 0x0000, 0, 0),
+	IMX8MN_PAD_SD2_CLK__SAI5_MCLK                                           = IOMUX_PAD(0x033C, 0x00D4, 4, 0x0594, 1, 0),
+	IMX8MN_PAD_SD2_CLK__GPIO2_IO13                                          = IOMUX_PAD(0x033C, 0x00D4, 5, 0x0000, 0, 0),
+	IMX8MN_PAD_SD2_CLK__CCMSRCGPCMIX_OBSERVE0                               = IOMUX_PAD(0x033C, 0x00D4, 6, 0x0000, 0, 0),
+
+	IMX8MN_PAD_SD2_CMD__USDHC2_CMD                                          = IOMUX_PAD(0x0340, 0x00D8, 0, 0x0000, 0, 0),
+	IMX8MN_PAD_SD2_CMD__SAI5_RX_BCLK                                        = IOMUX_PAD(0x0340, 0x00D8, 1, 0x04D0, 1, 0),
+	IMX8MN_PAD_SD2_CMD__ECSPI2_MOSI                                         = IOMUX_PAD(0x0340, 0x00D8, 2, 0x0590, 1, 0),
+	IMX8MN_PAD_SD2_CMD__UART4_DCE_TX                                        = IOMUX_PAD(0x0340, 0x00D8, 3, 0x0000, 0, 0),
+	IMX8MN_PAD_SD2_CMD__UART4_DTE_RX                                        = IOMUX_PAD(0x0340, 0x00D8, 3, 0x050C, 5, 0),
+	IMX8MN_PAD_SD2_CMD__PDM_CLK                                             = IOMUX_PAD(0x0340, 0x00D8, 4, 0x0000, 0, 0),
+	IMX8MN_PAD_SD2_CMD__GPIO2_IO14                                          = IOMUX_PAD(0x0340, 0x00D8, 5, 0x0000, 0, 0),
+	IMX8MN_PAD_SD2_CMD__CCMSRCGPCMIX_OBSERVE1                               = IOMUX_PAD(0x0340, 0x00D8, 6, 0x0000, 0, 0),
+
+	IMX8MN_PAD_SD2_DATA0__USDHC2_DATA0                                      = IOMUX_PAD(0x0344, 0x00DC, 0, 0x0000, 0, 0),
+	IMX8MN_PAD_SD2_DATA0__SAI5_RX_DATA0                                     = IOMUX_PAD(0x0344, 0x00DC, 1, 0x04D4, 1, 0),
+	IMX8MN_PAD_SD2_DATA0__I2C4_SDA                                          = IOMUX_PAD(0x0344, 0x00DC, 2, 0x058C, 1, 0),
+	IMX8MN_PAD_SD2_DATA0__UART2_DCE_RX                                      = IOMUX_PAD(0x0344, 0x00DC, 3, 0x04FC, 6, 0),
+	IMX8MN_PAD_SD2_DATA0__UART2_DTE_TX                                      = IOMUX_PAD(0x0344, 0x00DC, 3, 0x0000, 0, 0),
+	IMX8MN_PAD_SD2_DATA0__PDM_BIT_STREAM0                                   = IOMUX_PAD(0x0344, 0x00DC, 4, 0x0534, 2, 0),
+	IMX8MN_PAD_SD2_DATA0__GPIO2_IO15                                        = IOMUX_PAD(0x0344, 0x00DC, 5, 0x0000, 0, 0),
+	IMX8MN_PAD_SD2_DATA0__CCMSRCGPCMIX_OBSERVE2                             = IOMUX_PAD(0x0344, 0x00DC, 6, 0x0000, 0, 0),
+
+	IMX8MN_PAD_SD2_DATA1__USDHC2_DATA1                                      = IOMUX_PAD(0x0348, 0x00E0, 0, 0x0000, 0, 0),
+	IMX8MN_PAD_SD2_DATA1__SAI5_TX_SYNC                                      = IOMUX_PAD(0x0348, 0x00E0, 1, 0x04EC, 1, 0),
+	IMX8MN_PAD_SD2_DATA1__I2C4_SCL                                          = IOMUX_PAD(0x0348, 0x00E0, 2, 0x05D4, 1, 0),
+	IMX8MN_PAD_SD2_DATA1__UART2_DCE_TX                                      = IOMUX_PAD(0x0348, 0x00E0, 3, 0x0000, 0, 0),
+	IMX8MN_PAD_SD2_DATA1__UART2_DTE_RX                                      = IOMUX_PAD(0x0348, 0x00E0, 3, 0x04FC, 7, 0),
+	IMX8MN_PAD_SD2_DATA1__PDM_BIT_STREAM1                                   = IOMUX_PAD(0x0348, 0x00E0, 4, 0x0538, 4, 0),
+	IMX8MN_PAD_SD2_DATA1__GPIO2_IO16                                        = IOMUX_PAD(0x0348, 0x00E0, 5, 0x0000, 0, 0),
+	IMX8MN_PAD_SD2_DATA1__CCMSRCGPCMIX_WAIT                                 = IOMUX_PAD(0x0348, 0x00E0, 6, 0x0000, 0, 0),
+
+	IMX8MN_PAD_SD2_DATA2__USDHC2_DATA2                                      = IOMUX_PAD(0x034C, 0x00E4, 0, 0x0000, 0, 0),
+	IMX8MN_PAD_SD2_DATA2__SAI5_TX_BCLK                                      = IOMUX_PAD(0x034C, 0x00E4, 1, 0x04E8, 1, 0),
+	IMX8MN_PAD_SD2_DATA2__ECSPI2_SS0                                        = IOMUX_PAD(0x034C, 0x00E4, 2, 0x0570, 2, 0),
+	IMX8MN_PAD_SD2_DATA2__SPDIF1_OUT                                        = IOMUX_PAD(0x034C, 0x00E4, 3, 0x0000, 0, 0),
+	IMX8MN_PAD_SD2_DATA2__PDM_BIT_STREAM2                                   = IOMUX_PAD(0x034C, 0x00E4, 4, 0x053C, 4, 0),
+	IMX8MN_PAD_SD2_DATA2__GPIO2_IO17                                        = IOMUX_PAD(0x034C, 0x00E4, 5, 0x0000, 0, 0),
+	IMX8MN_PAD_SD2_DATA2__CCMSRCGPCMIX_STOP                                 = IOMUX_PAD(0x034C, 0x00E4, 6, 0x0000, 0, 0),
+
+	IMX8MN_PAD_SD2_DATA3__USDHC2_DATA3                                      = IOMUX_PAD(0x0350, 0x00E8, 0, 0x0000, 0, 0),
+	IMX8MN_PAD_SD2_DATA3__SAI5_TX_DATA0                                     = IOMUX_PAD(0x0350, 0x00E8, 1, 0x0000, 0, 0),
+	IMX8MN_PAD_SD2_DATA3__ECSPI2_MISO                                       = IOMUX_PAD(0x0350, 0x00E8, 2, 0x0578, 1, 0),
+	IMX8MN_PAD_SD2_DATA3__SPDIF1_IN                                         = IOMUX_PAD(0x0350, 0x00E8, 3, 0x05CC, 2, 0),
+	IMX8MN_PAD_SD2_DATA3__PDM_BIT_STREAM3                                   = IOMUX_PAD(0x0350, 0x00E8, 4, 0x0540, 4, 0),
+	IMX8MN_PAD_SD2_DATA3__GPIO2_IO18                                        = IOMUX_PAD(0x0350, 0x00E8, 5, 0x0000, 0, 0),
+	IMX8MN_PAD_SD2_DATA3__CCMSRCGPCMIX_EARLY_RESET                          = IOMUX_PAD(0x0350, 0x00E8, 6, 0x0000, 0, 0),
+
+	IMX8MN_PAD_SD2_RESET_B__USDHC2_RESET_B                                  = IOMUX_PAD(0x0354, 0x00EC, 0, 0x0000, 0, 0),
+	IMX8MN_PAD_SD2_RESET_B__GPIO2_IO19                                      = IOMUX_PAD(0x0354, 0x00EC, 5, 0x0000, 0, 0),
+	IMX8MN_PAD_SD2_RESET_B__CCMSRCGPCMIX_SYSTEM_RESET                       = IOMUX_PAD(0x0354, 0x00EC, 6, 0x0000, 0, 0),
+
+	IMX8MN_PAD_SD2_WP__USDHC2_WP                                            = IOMUX_PAD(0x0358, 0x00F0, 0, 0x0000, 0, 0),
+	IMX8MN_PAD_SD2_WP__GPIO2_IO20                                           = IOMUX_PAD(0x0358, 0x00F0, 5, 0x0000, 0, 0),
+	IMX8MN_PAD_SD2_WP__CORESIGHT_EVENTI                                     = IOMUX_PAD(0x0358, 0x00F0, 6, 0x0000, 0, 0),
+
+	IMX8MN_PAD_NAND_ALE__RAWNAND_ALE                                        = IOMUX_PAD(0x035C, 0x00F4, 0, 0x0000, 0, 0),
+	IMX8MN_PAD_NAND_ALE__QSPI_A_SCLK                                        = IOMUX_PAD(0x035C, 0x00F4, 1, 0x0000, 0, 0),
+	IMX8MN_PAD_NAND_ALE__PDM_BIT_STREAM0                                    = IOMUX_PAD(0x035C, 0x00F4, 3, 0x0534, 3, 0),
+	IMX8MN_PAD_NAND_ALE__UART3_DCE_RX                                       = IOMUX_PAD(0x035C, 0x00F4, 4, 0x0504, 6, 0),
+	IMX8MN_PAD_NAND_ALE__UART3_DTE_TX                                       = IOMUX_PAD(0x035C, 0x00F4, 4, 0x0000, 0, 0),
+	IMX8MN_PAD_NAND_ALE__GPIO3_IO0                                          = IOMUX_PAD(0x035C, 0x00F4, 5, 0x0000, 0, 0),
+	IMX8MN_PAD_NAND_ALE__CORESIGHT_TRACE_CLK                                = IOMUX_PAD(0x035C, 0x00F4, 6, 0x0000, 0, 0),
+
+	IMX8MN_PAD_NAND_CE0_B__RAWNAND_CE0_B                                    = IOMUX_PAD(0x0360, 0x00F8, 0, 0x0000, 0, 0),
+	IMX8MN_PAD_NAND_CE0_B__QSPI_A_SS0_B                                     = IOMUX_PAD(0x0360, 0x00F8, 1, 0x0000, 0, 0),
+	IMX8MN_PAD_NAND_CE0_B__PDM_BIT_STREAM1                                  = IOMUX_PAD(0x0360, 0x00F8, 3, 0x0538, 5, 0),
+	IMX8MN_PAD_NAND_CE0_B__UART3_DCE_TX                                     = IOMUX_PAD(0x0360, 0x00F8, 4, 0x0000, 0, 0),
+	IMX8MN_PAD_NAND_CE0_B__UART3_DTE_RX                                     = IOMUX_PAD(0x0360, 0x00F8, 4, 0x0504, 7, 0),
+	IMX8MN_PAD_NAND_CE0_B__GPIO3_IO1                                        = IOMUX_PAD(0x0360, 0x00F8, 5, 0x0000, 0, 0),
+	IMX8MN_PAD_NAND_CE0_B__CORESIGHT_TRACE_CTL                              = IOMUX_PAD(0x0360, 0x00F8, 6, 0x0000, 0, 0),
+
+	IMX8MN_PAD_NAND_CE1_B__RAWNAND_CE1_B                                    = IOMUX_PAD(0x0364, 0x00FC, 0, 0x0000, 0, 0),
+	IMX8MN_PAD_NAND_CE1_B__QSPI_A_SS1_B                                     = IOMUX_PAD(0x0364, 0x00FC, 1, 0x0000, 0, 0),
+	IMX8MN_PAD_NAND_CE1_B__USDHC3_STROBE                                    = IOMUX_PAD(0x0364, 0x00FC, 2, 0x059C, 0, 0),
+	IMX8MN_PAD_NAND_CE1_B__PDM_BIT_STREAM0                                  = IOMUX_PAD(0x0364, 0x00FC, 3, 0x0534, 4, 0),
+	IMX8MN_PAD_NAND_CE1_B__I2C4_SCL                                         = IOMUX_PAD(0x0364, 0x00FC, 4, 0x05D4, 2, 0),
+	IMX8MN_PAD_NAND_CE1_B__GPIO3_IO2                                        = IOMUX_PAD(0x0364, 0x00FC, 5, 0x0000, 0, 0),
+	IMX8MN_PAD_NAND_CE1_B__CORESIGHT_TRACE0                                 = IOMUX_PAD(0x0364, 0x00FC, 6, 0x0000, 0, 0),
+
+	IMX8MN_PAD_NAND_CE2_B__RAWNAND_CE2_B                                    = IOMUX_PAD(0x0368, 0x0100, 0, 0x0000, 0, 0),
+	IMX8MN_PAD_NAND_CE2_B__QSPI_B_SS0_B                                     = IOMUX_PAD(0x0368, 0x0100, 1, 0x0000, 0, 0),
+	IMX8MN_PAD_NAND_CE2_B__USDHC3_DATA5                                     = IOMUX_PAD(0x0368, 0x0100, 2, 0x0550, 0, 0),
+	IMX8MN_PAD_NAND_CE2_B__PDM_BIT_STREAM1                                  = IOMUX_PAD(0x0368, 0x0100, 3, 0x0538, 6, 0),
+	IMX8MN_PAD_NAND_CE2_B__I2C4_SDA                                         = IOMUX_PAD(0x0368, 0x0100, 4, 0x058C, 2, 0),
+	IMX8MN_PAD_NAND_CE2_B__GPIO3_IO3                                        = IOMUX_PAD(0x0368, 0x0100, 5, 0x0000, 0, 0),
+	IMX8MN_PAD_NAND_CE2_B__CORESIGHT_TRACE1                                 = IOMUX_PAD(0x0368, 0x0100, 6, 0x0000, 0, 0),
+
+	IMX8MN_PAD_NAND_CE3_B__RAWNAND_CE3_B                                    = IOMUX_PAD(0x036C, 0x0104, 0, 0x0000, 0, 0),
+	IMX8MN_PAD_NAND_CE3_B__QSPI_B_SS1_B                                     = IOMUX_PAD(0x036C, 0x0104, 1, 0x0000, 0, 0),
+	IMX8MN_PAD_NAND_CE3_B__USDHC3_DATA6                                     = IOMUX_PAD(0x036C, 0x0104, 2, 0x0584, 0, 0),
+	IMX8MN_PAD_NAND_CE3_B__PDM_BIT_STREAM2                                  = IOMUX_PAD(0x036C, 0x0104, 3, 0x053C, 5, 0),
+	IMX8MN_PAD_NAND_CE3_B__I2C3_SDA                                         = IOMUX_PAD(0x036C, 0x0104, 4, 0x05BC, 2, 0),
+	IMX8MN_PAD_NAND_CE3_B__GPIO3_IO4                                        = IOMUX_PAD(0x036C, 0x0104, 5, 0x0000, 0, 0),
+	IMX8MN_PAD_NAND_CE3_B__CORESIGHT_TRACE2                                 = IOMUX_PAD(0x036C, 0x0104, 6, 0x0000, 0, 0),
+
+	IMX8MN_PAD_NAND_CLE__RAWNAND_CLE                                        = IOMUX_PAD(0x0370, 0x0108, 0, 0x0000, 0, 0),
+	IMX8MN_PAD_NAND_CLE__QSPI_B_SCLK                                        = IOMUX_PAD(0x0370, 0x0108, 1, 0x0000, 0, 0),
+	IMX8MN_PAD_NAND_CLE__USDHC3_DATA7                                       = IOMUX_PAD(0x0370, 0x0108, 2, 0x054C, 0, 0),
+	IMX8MN_PAD_NAND_CLE__GPIO3_IO5                                          = IOMUX_PAD(0x0370, 0x0108, 5, 0x0000, 0, 0),
+	IMX8MN_PAD_NAND_CLE__CORESIGHT_TRACE3                                   = IOMUX_PAD(0x0370, 0x0108, 6, 0x0000, 0, 0),
+
+	IMX8MN_PAD_NAND_DATA00__RAWNAND_DATA00                                  = IOMUX_PAD(0x0374, 0x010C, 0, 0x0000, 0, 0),
+	IMX8MN_PAD_NAND_DATA00__QSPI_A_DATA0                                    = IOMUX_PAD(0x0374, 0x010C, 1, 0x0000, 0, 0),
+	IMX8MN_PAD_NAND_DATA00__PDM_BIT_STREAM2                                 = IOMUX_PAD(0x0374, 0x010C, 3, 0x053C, 6, 0),
+	IMX8MN_PAD_NAND_DATA00__UART4_DCE_RX                                    = IOMUX_PAD(0x0374, 0x010C, 4, 0x050C, 6, 0),
+	IMX8MN_PAD_NAND_DATA00__UART4_DTE_TX                                    = IOMUX_PAD(0x0374, 0x010C, 4, 0x0000, 0, 0),
+	IMX8MN_PAD_NAND_DATA00__GPIO3_IO6                                       = IOMUX_PAD(0x0374, 0x010C, 5, 0x0000, 0, 0),
+	IMX8MN_PAD_NAND_DATA00__CORESIGHT_TRACE4                                = IOMUX_PAD(0x0374, 0x010C, 6, 0x0000, 0, 0),
+
+	IMX8MN_PAD_NAND_DATA01__RAWNAND_DATA01                                  = IOMUX_PAD(0x0378, 0x0110, 0, 0x0000, 0, 0),
+	IMX8MN_PAD_NAND_DATA01__QSPI_A_DATA1                                    = IOMUX_PAD(0x0378, 0x0110, 1, 0x0000, 0, 0),
+	IMX8MN_PAD_NAND_DATA01__PDM_BIT_STREAM3                                 = IOMUX_PAD(0x0378, 0x0110, 3, 0x0540, 5, 0),
+	IMX8MN_PAD_NAND_DATA01__UART4_DCE_TX                                    = IOMUX_PAD(0x0378, 0x0110, 4, 0x0000, 0, 0),
+	IMX8MN_PAD_NAND_DATA01__UART4_DTE_RX                                    = IOMUX_PAD(0x0378, 0x0110, 4, 0x050C, 7, 0),
+	IMX8MN_PAD_NAND_DATA01__GPIO3_IO7                                       = IOMUX_PAD(0x0378, 0x0110, 5, 0x0000, 0, 0),
+	IMX8MN_PAD_NAND_DATA01__CORESIGHT_TRACE5                                = IOMUX_PAD(0x0378, 0x0110, 6, 0x0000, 0, 0),
+
+	IMX8MN_PAD_NAND_DATA02__RAWNAND_DATA02                                  = IOMUX_PAD(0x037C, 0x0114, 0, 0x0000, 0, 0),
+	IMX8MN_PAD_NAND_DATA02__QSPI_A_DATA2                                    = IOMUX_PAD(0x037C, 0x0114, 1, 0x0000, 0, 0),
+	IMX8MN_PAD_NAND_DATA02__USDHC3_CD_B                                     = IOMUX_PAD(0x037C, 0x0114, 2, 0x0598, 0, 0),
+	IMX8MN_PAD_NAND_DATA02__I2C4_SDA                                        = IOMUX_PAD(0x037C, 0x0114, 4, 0x058C, 3, 0),
+	IMX8MN_PAD_NAND_DATA02__GPIO3_IO8                                       = IOMUX_PAD(0x037C, 0x0114, 5, 0x0000, 0, 0),
+	IMX8MN_PAD_NAND_DATA02__CORESIGHT_TRACE6                                = IOMUX_PAD(0x037C, 0x0114, 6, 0x0000, 0, 0),
+
+	IMX8MN_PAD_NAND_DATA03__RAWNAND_DATA03                                  = IOMUX_PAD(0x0380, 0x0118, 0, 0x0000, 0, 0),
+	IMX8MN_PAD_NAND_DATA03__QSPI_A_DATA3                                    = IOMUX_PAD(0x0380, 0x0118, 1, 0x0000, 0, 0),
+	IMX8MN_PAD_NAND_DATA03__USDHC3_WP                                       = IOMUX_PAD(0x0380, 0x0118, 2, 0x05B8, 0, 0),
+	IMX8MN_PAD_NAND_DATA03__GPIO3_IO9                                       = IOMUX_PAD(0x0380, 0x0118, 5, 0x0000, 0, 0),
+	IMX8MN_PAD_NAND_DATA03__CORESIGHT_TRACE7                                = IOMUX_PAD(0x0380, 0x0118, 6, 0x0000, 0, 0),
+
+	IMX8MN_PAD_NAND_DATA04__RAWNAND_DATA04                                  = IOMUX_PAD(0x0384, 0x011C, 0, 0x0000, 0, 0),
+	IMX8MN_PAD_NAND_DATA04__QSPI_B_DATA0                                    = IOMUX_PAD(0x0384, 0x011C, 1, 0x0000, 0, 0),
+	IMX8MN_PAD_NAND_DATA04__USDHC3_DATA0                                    = IOMUX_PAD(0x0384, 0x011C, 2, 0x05B4, 0, 0),
+	IMX8MN_PAD_NAND_DATA04__GPIO3_IO10                                      = IOMUX_PAD(0x0384, 0x011C, 5, 0x0000, 0, 0),
+	IMX8MN_PAD_NAND_DATA04__CORESIGHT_TRACE8                                = IOMUX_PAD(0x0384, 0x011C, 6, 0x0000, 0, 0),
+
+	IMX8MN_PAD_NAND_DATA05__RAWNAND_DATA05                                  = IOMUX_PAD(0x0388, 0x0120, 0, 0x0000, 0, 0),
+	IMX8MN_PAD_NAND_DATA05__QSPI_B_DATA1                                    = IOMUX_PAD(0x0388, 0x0120, 1, 0x0000, 0, 0),
+	IMX8MN_PAD_NAND_DATA05__USDHC3_DATA1                                    = IOMUX_PAD(0x0388, 0x0120, 2, 0x05B0, 0, 0),
+	IMX8MN_PAD_NAND_DATA05__GPIO3_IO11                                      = IOMUX_PAD(0x0388, 0x0120, 5, 0x0000, 0, 0),
+	IMX8MN_PAD_NAND_DATA05__CORESIGHT_TRACE9                                = IOMUX_PAD(0x0388, 0x0120, 6, 0x0000, 0, 0),
+
+	IMX8MN_PAD_NAND_DATA06__RAWNAND_DATA06                                  = IOMUX_PAD(0x038C, 0x0124, 0, 0x0000, 0, 0),
+	IMX8MN_PAD_NAND_DATA06__QSPI_B_DATA2                                    = IOMUX_PAD(0x038C, 0x0124, 1, 0x0000, 0, 0),
+	IMX8MN_PAD_NAND_DATA06__USDHC3_DATA2                                    = IOMUX_PAD(0x038C, 0x0124, 2, 0x05E4, 0, 0),
+	IMX8MN_PAD_NAND_DATA06__GPIO3_IO12                                      = IOMUX_PAD(0x038C, 0x0124, 5, 0x0000, 0, 0),
+	IMX8MN_PAD_NAND_DATA06__CORESIGHT_TRACE10                               = IOMUX_PAD(0x038C, 0x0124, 6, 0x0000, 0, 0),
+
+	IMX8MN_PAD_NAND_DATA07__RAWNAND_DATA07                                  = IOMUX_PAD(0x0390, 0x0128, 0, 0x0000, 0, 0),
+	IMX8MN_PAD_NAND_DATA07__QSPI_B_DATA3                                    = IOMUX_PAD(0x0390, 0x0128, 1, 0x0000, 0, 0),
+	IMX8MN_PAD_NAND_DATA07__USDHC3_DATA3                                    = IOMUX_PAD(0x0390, 0x0128, 2, 0x05E0, 0, 0),
+	IMX8MN_PAD_NAND_DATA07__GPIO3_IO13                                      = IOMUX_PAD(0x0390, 0x0128, 5, 0x0000, 0, 0),
+	IMX8MN_PAD_NAND_DATA07__CORESIGHT_TRACE11                               = IOMUX_PAD(0x0390, 0x0128, 6, 0x0000, 0, 0),
+
+	IMX8MN_PAD_NAND_DQS__RAWNAND_DQS                                        = IOMUX_PAD(0x0394, 0x012C, 0, 0x0000, 0, 0),
+	IMX8MN_PAD_NAND_DQS__QSPI_A_DQS                                         = IOMUX_PAD(0x0394, 0x012C, 1, 0x0000, 0, 0),
+	IMX8MN_PAD_NAND_DQS__PDM_CLK                                            = IOMUX_PAD(0x0394, 0x012C, 3, 0x0000, 0, 0),
+	IMX8MN_PAD_NAND_DQS__I2C3_SCL                                           = IOMUX_PAD(0x0394, 0x012C, 4, 0x0588, 2, 0),
+	IMX8MN_PAD_NAND_DQS__GPIO3_IO14                                         = IOMUX_PAD(0x0394, 0x012C, 5, 0x0000, 0, 0),
+	IMX8MN_PAD_NAND_DQS__CORESIGHT_TRACE12                                  = IOMUX_PAD(0x0394, 0x012C, 6, 0x0000, 0, 0),
+
+	IMX8MN_PAD_NAND_RE_B__RAWNAND_RE_B                                      = IOMUX_PAD(0x0398, 0x0130, 0, 0x0000, 0, 0),
+	IMX8MN_PAD_NAND_RE_B__QSPI_B_DQS                                        = IOMUX_PAD(0x0398, 0x0130, 1, 0x0000, 0, 0),
+	IMX8MN_PAD_NAND_RE_B__USDHC3_DATA4                                      = IOMUX_PAD(0x0398, 0x0130, 2, 0x0558, 0, 0),
+	IMX8MN_PAD_NAND_RE_B__PDM_BIT_STREAM1                                   = IOMUX_PAD(0x0398, 0x0130, 3, 0x0538, 7, 0),
+	IMX8MN_PAD_NAND_RE_B__GPIO3_IO15                                        = IOMUX_PAD(0x0398, 0x0130, 5, 0x0000, 0, 0),
+	IMX8MN_PAD_NAND_RE_B__CORESIGHT_TRACE13                                 = IOMUX_PAD(0x0398, 0x0130, 6, 0x0000, 0, 0),
+
+	IMX8MN_PAD_NAND_READY_B__RAWNAND_READY_B                                = IOMUX_PAD(0x039C, 0x0134, 0, 0x0000, 0, 0),
+	IMX8MN_PAD_NAND_READY_B__USDHC3_RESET_B                                 = IOMUX_PAD(0x039C, 0x0134, 2, 0x0000, 0, 0),
+	IMX8MN_PAD_NAND_READY_B__PDM_BIT_STREAM3                                = IOMUX_PAD(0x039C, 0x0134, 3, 0x0540, 6, 0),
+	IMX8MN_PAD_NAND_READY_B__I2C3_SCL                                       = IOMUX_PAD(0x039C, 0x0134, 4, 0x0588, 3, 0),
+	IMX8MN_PAD_NAND_READY_B__GPIO3_IO16                                     = IOMUX_PAD(0x039C, 0x0134, 5, 0x0000, 0, 0),
+	IMX8MN_PAD_NAND_READY_B__CORESIGHT_TRACE14                              = IOMUX_PAD(0x039C, 0x0134, 6, 0x0000, 0, 0),
+
+	IMX8MN_PAD_NAND_WE_B__RAWNAND_WE_B                                      = IOMUX_PAD(0x03A0, 0x0138, 0, 0x0000, 0, 0),
+	IMX8MN_PAD_NAND_WE_B__USDHC3_CLK                                        = IOMUX_PAD(0x03A0, 0x0138, 2  | IOMUX_CONFIG_SION, 0x05A0, 0, 0),
+	IMX8MN_PAD_NAND_WE_B__I2C3_SDA                                          = IOMUX_PAD(0x03A0, 0x0138, 4, 0x05BC, 3, 0),
+	IMX8MN_PAD_NAND_WE_B__GPIO3_IO17                                        = IOMUX_PAD(0x03A0, 0x0138, 5, 0x0000, 0, 0),
+	IMX8MN_PAD_NAND_WE_B__CORESIGHT_TRACE15                                 = IOMUX_PAD(0x03A0, 0x0138, 6, 0x0000, 0, 0),
+
+	IMX8MN_PAD_NAND_WP_B__RAWNAND_WP_B                                      = IOMUX_PAD(0x03A4, 0x013C, 0, 0x0000, 0, 0),
+	IMX8MN_PAD_NAND_WP_B__USDHC3_CMD                                        = IOMUX_PAD(0x03A4, 0x013C, 2, 0x05DC, 0, 0),
+	IMX8MN_PAD_NAND_WP_B__I2C4_SDA                                          = IOMUX_PAD(0x03A4, 0x013C, 4, 0x058C, 4, 0),
+	IMX8MN_PAD_NAND_WP_B__GPIO3_IO18                                        = IOMUX_PAD(0x03A4, 0x013C, 5, 0x0000, 0, 0),
+	IMX8MN_PAD_NAND_WP_B__CORESIGHT_EVENTO                                  = IOMUX_PAD(0x03A4, 0x013C, 6, 0x0000, 0, 0),
+
+	IMX8MN_PAD_SAI5_RXFS__SAI5_RX_SYNC                                      = IOMUX_PAD(0x03A8, 0x0140, 0, 0x04E4, 0, 0),
+	IMX8MN_PAD_SAI5_RXFS__GPIO3_IO19                                        = IOMUX_PAD(0x03A8, 0x0140, 5, 0x0000, 0, 0),
+
+	IMX8MN_PAD_SAI5_RXC__SAI5_RX_BCLK                                       = IOMUX_PAD(0x03AC, 0x0144, 0, 0x04D0, 0, 0),
+	IMX8MN_PAD_SAI5_RXC__PDM_CLK                                            = IOMUX_PAD(0x03AC, 0x0144, 4, 0x0000, 0, 0),
+	IMX8MN_PAD_SAI5_RXC__GPIO3_IO20                                         = IOMUX_PAD(0x03AC, 0x0144, 5, 0x0000, 0, 0),
+
+	IMX8MN_PAD_SAI5_RXD0__SAI5_RX_DATA0                                     = IOMUX_PAD(0x03B0, 0x0148, 0, 0x04D4, 0, 0),
+	IMX8MN_PAD_SAI5_RXD0__PDM_BIT_STREAM0                                   = IOMUX_PAD(0x03B0, 0x0148, 4, 0x0534, 0, 0),
+	IMX8MN_PAD_SAI5_RXD0__GPIO3_IO21                                        = IOMUX_PAD(0x03B0, 0x0148, 5, 0x0000, 0, 0),
+
+	IMX8MN_PAD_SAI5_RXD1__SAI5_RX_DATA1                                     = IOMUX_PAD(0x03B4, 0x014C, 0, 0x04D8, 0, 0),
+	IMX8MN_PAD_SAI5_RXD1__SAI5_TX_SYNC                                      = IOMUX_PAD(0x03B4, 0x014C, 3, 0x04EC, 0, 0),
+	IMX8MN_PAD_SAI5_RXD1__PDM_BIT_STREAM1                                   = IOMUX_PAD(0x03B4, 0x014C, 4, 0x0538, 0, 0),
+	IMX8MN_PAD_SAI5_RXD1__GPIO3_IO22                                        = IOMUX_PAD(0x03B4, 0x014C, 5, 0x0000, 0, 0),
+
+	IMX8MN_PAD_SAI5_RXD2__SAI5_RX_DATA2                                     = IOMUX_PAD(0x03B8, 0x0150, 0, 0x04DC, 0, 0),
+	IMX8MN_PAD_SAI5_RXD2__SAI5_TX_BCLK                                      = IOMUX_PAD(0x03B8, 0x0150, 3, 0x04E8, 0, 0),
+	IMX8MN_PAD_SAI5_RXD2__PDM_BIT_STREAM2                                   = IOMUX_PAD(0x03B8, 0x0150, 4, 0x053C, 0, 0),
+	IMX8MN_PAD_SAI5_RXD2__GPIO3_IO23                                        = IOMUX_PAD(0x03B8, 0x0150, 5, 0x0000, 0, 0),
+
+	IMX8MN_PAD_SAI5_RXD3__SAI5_RX_DATA3                                     = IOMUX_PAD(0x03BC, 0x0154, 0, 0x04E0, 0, 0),
+	IMX8MN_PAD_SAI5_RXD3__SAI5_TX_DATA0                                     = IOMUX_PAD(0x03BC, 0x0154, 3, 0x0000, 0, 0),
+	IMX8MN_PAD_SAI5_RXD3__PDM_BIT_STREAM3                                   = IOMUX_PAD(0x03BC, 0x0154, 4, 0x0540, 0, 0),
+	IMX8MN_PAD_SAI5_RXD3__GPIO3_IO24                                        = IOMUX_PAD(0x03BC, 0x0154, 5, 0x0000, 0, 0),
+
+	IMX8MN_PAD_SAI5_MCLK__SAI5_MCLK                                         = IOMUX_PAD(0x03C0, 0x0158, 0, 0x0594, 0, 0),
+	IMX8MN_PAD_SAI5_MCLK__GPIO3_IO25                                        = IOMUX_PAD(0x03C0, 0x0158, 5, 0x0000, 0, 0),
+
+	IMX8MN_PAD_SAI2_RXFS__SAI2_RX_SYNC                                      = IOMUX_PAD(0x0418, 0x01B0, 0, 0x0000, 0, 0),
+	IMX8MN_PAD_SAI2_RXFS__SAI5_TX_SYNC                                      = IOMUX_PAD(0x0418, 0x01B0, 1, 0x04EC, 2, 0),
+	IMX8MN_PAD_SAI2_RXFS__SAI5_TX_DATA1                                     = IOMUX_PAD(0x0418, 0x01B0, 2, 0x0000, 0, 0),
+	IMX8MN_PAD_SAI2_RXFS__SAI2_RX_DATA1                                     = IOMUX_PAD(0x0418, 0x01B0, 3, 0x05AC, 0, 0),
+	IMX8MN_PAD_SAI2_RXFS__UART1_DCE_TX                                      = IOMUX_PAD(0x0418, 0x01B0, 4, 0x0000, 0, 0),
+	IMX8MN_PAD_SAI2_RXFS__UART1_DTE_RX                                      = IOMUX_PAD(0x0418, 0x01B0, 4, 0x04F4, 2, 0),
+	IMX8MN_PAD_SAI2_RXFS__GPIO4_IO21                                        = IOMUX_PAD(0x0418, 0x01B0, 5, 0x0000, 0, 0),
+	IMX8MN_PAD_SAI2_RXFS__PDM_BIT_STREAM2                                   = IOMUX_PAD(0x0418, 0x01B0, 6, 0x053C, 7, 0),
+
+	IMX8MN_PAD_SAI2_RXC__SAI2_RX_BCLK                                       = IOMUX_PAD(0x041C, 0x01B4, 0, 0x0000, 0, 0),
+	IMX8MN_PAD_SAI2_RXC__SAI5_TX_BCLK                                       = IOMUX_PAD(0x041C, 0x01B4, 1, 0x04E8, 2, 0),
+	IMX8MN_PAD_SAI2_RXC__UART1_DCE_RX                                       = IOMUX_PAD(0x041C, 0x01B4, 4, 0x04F4, 3, 0),
+	IMX8MN_PAD_SAI2_RXC__UART1_DTE_TX                                       = IOMUX_PAD(0x041C, 0x01B4, 4, 0x0000, 0, 0),
+	IMX8MN_PAD_SAI2_RXC__GPIO4_IO22                                         = IOMUX_PAD(0x041C, 0x01B4, 5, 0x0000, 0, 0),
+	IMX8MN_PAD_SAI2_RXC__PDM_BIT_STREAM1                                    = IOMUX_PAD(0x041C, 0x01B4, 6, 0x0538, 8, 0),
+
+	IMX8MN_PAD_SAI2_RXD0__SAI2_RX_DATA0                                     = IOMUX_PAD(0x0420, 0x01B8, 0, 0x0000, 0, 0),
+	IMX8MN_PAD_SAI2_RXD0__SAI5_TX_DATA0                                     = IOMUX_PAD(0x0420, 0x01B8, 1, 0x0000, 0, 0),
+	IMX8MN_PAD_SAI2_RXD0__SAI2_TX_DATA1                                     = IOMUX_PAD(0x0420, 0x01B8, 3, 0x0000, 0, 0),
+	IMX8MN_PAD_SAI2_RXD0__UART1_DCE_RTS_B                                   = IOMUX_PAD(0x0420, 0x01B8, 4, 0x04F0, 2, 0),
+	IMX8MN_PAD_SAI2_RXD0__UART1_DTE_CTS_B                                   = IOMUX_PAD(0x0420, 0x01B8, 4, 0x0000, 0, 0),
+	IMX8MN_PAD_SAI2_RXD0__GPIO4_IO23                                        = IOMUX_PAD(0x0420, 0x01B8, 5, 0x0000, 0, 0),
+	IMX8MN_PAD_SAI2_RXD0__PDM_BIT_STREAM3                                   = IOMUX_PAD(0x0420, 0x01B8, 6, 0x0540, 7, 0),
+
+	IMX8MN_PAD_SAI2_TXFS__SAI2_TX_SYNC                                      = IOMUX_PAD(0x0424, 0x01BC, 0, 0x0000, 0, 0),
+	IMX8MN_PAD_SAI2_TXFS__SAI5_TX_DATA1                                     = IOMUX_PAD(0x0424, 0x01BC, 1, 0x0000, 0, 0),
+	IMX8MN_PAD_SAI2_TXFS__SAI2_TX_DATA1                                     = IOMUX_PAD(0x0424, 0x01BC, 3, 0x0000, 0, 0),
+	IMX8MN_PAD_SAI2_TXFS__UART1_DCE_CTS_B                                   = IOMUX_PAD(0x0424, 0x01BC, 4, 0x0000, 0, 0),
+	IMX8MN_PAD_SAI2_TXFS__UART1_DTE_RTS_B                                   = IOMUX_PAD(0x0424, 0x01BC, 4, 0x04F0, 3, 0),
+	IMX8MN_PAD_SAI2_TXFS__GPIO4_IO24                                        = IOMUX_PAD(0x0424, 0x01BC, 5, 0x0000, 0, 0),
+	IMX8MN_PAD_SAI2_TXFS__PDM_BIT_STREAM2                                   = IOMUX_PAD(0x0424, 0x01BC, 6, 0x053C, 8, 0),
+
+	IMX8MN_PAD_SAI2_TXC__SAI2_TX_BCLK                                       = IOMUX_PAD(0x0428, 0x01C0, 0, 0x0000, 0, 0),
+	IMX8MN_PAD_SAI2_TXC__SAI5_TX_DATA2                                      = IOMUX_PAD(0x0428, 0x01C0, 1, 0x0000, 0, 0),
+	IMX8MN_PAD_SAI2_TXC__GPIO4_IO25                                         = IOMUX_PAD(0x0428, 0x01C0, 5, 0x0000, 0, 0),
+	IMX8MN_PAD_SAI2_TXC__PDM_BIT_STREAM1                                    = IOMUX_PAD(0x0428, 0x01C0, 6, 0x0538, 9, 0),
+
+	IMX8MN_PAD_SAI2_TXD0__SAI2_TX_DATA0                                     = IOMUX_PAD(0x042C, 0x01C4, 0, 0x0000, 0, 0),
+	IMX8MN_PAD_SAI2_TXD0__SAI5_TX_DATA3                                     = IOMUX_PAD(0x042C, 0x01C4, 1, 0x0000, 0, 0),
+	IMX8MN_PAD_SAI2_TXD0__GPIO4_IO26                                        = IOMUX_PAD(0x042C, 0x01C4, 5, 0x0000, 0, 0),
+	IMX8MN_PAD_SAI2_TXD0__CCMSRCGPCMIX_BOOT_MODE4                           = IOMUX_PAD(0x042C, 0x01C4, 6, 0x0540, 8, 0),
+
+	IMX8MN_PAD_SAI2_MCLK__SAI2_MCLK                                         = IOMUX_PAD(0x0430, 0x01C8, 0, 0x0000, 0, 0),
+	IMX8MN_PAD_SAI2_MCLK__SAI5_MCLK                                         = IOMUX_PAD(0x0430, 0x01C8, 1, 0x0594, 2, 0),
+	IMX8MN_PAD_SAI2_MCLK__GPIO4_IO27                                        = IOMUX_PAD(0x0430, 0x01C8, 5, 0x0000, 0, 0),
+	IMX8MN_PAD_SAI2_MCLK__SAI3_MCLK                                         = IOMUX_PAD(0x0430, 0x01C8, 6, 0x05C0, 1, 0),
+
+	IMX8MN_PAD_SAI3_RXFS__SAI3_RX_SYNC                                      = IOMUX_PAD(0x0434, 0x01CC, 0, 0x0000, 0, 0),
+	IMX8MN_PAD_SAI3_RXFS__GPT1_CAPTURE1                                     = IOMUX_PAD(0x0434, 0x01CC, 1, 0x05F0, 0, 0),
+	IMX8MN_PAD_SAI3_RXFS__SAI5_RX_SYNC                                      = IOMUX_PAD(0x0434, 0x01CC, 2, 0x04E4, 2, 0),
+	IMX8MN_PAD_SAI3_RXFS__SAI3_RX_DATA1                                     = IOMUX_PAD(0x0434, 0x01CC, 3, 0x0000, 0, 0),
+	IMX8MN_PAD_SAI3_RXFS__SPDIF1_IN                                         = IOMUX_PAD(0x0434, 0x01CC, 4, 0x05CC, 3, 0),
+	IMX8MN_PAD_SAI3_RXFS__GPIO4_IO28                                        = IOMUX_PAD(0x0434, 0x01CC, 5, 0x0000, 0, 0),
+	IMX8MN_PAD_SAI3_RXFS__PDM_BIT_STREAM0                                   = IOMUX_PAD(0x0434, 0x01CC, 6, 0x0534, 5, 0),
+
+	IMX8MN_PAD_SAI3_RXC__SAI3_RX_BCLK                                       = IOMUX_PAD(0x0438, 0x01D0, 0, 0x0000, 0, 0),
+	IMX8MN_PAD_SAI3_RXC__GPT1_CLK                                           = IOMUX_PAD(0x0438, 0x01D0, 1, 0x05E8, 0, 0),
+	IMX8MN_PAD_SAI3_RXC__SAI5_RX_BCLK                                       = IOMUX_PAD(0x0438, 0x01D0, 2, 0x04D0, 2, 0),
+	IMX8MN_PAD_SAI3_RXC__SAI2_RX_DATA1                                      = IOMUX_PAD(0x0438, 0x01D0, 3, 0x05AC, 2, 0),
+	IMX8MN_PAD_SAI3_RXC__UART2_DCE_CTS_B                                    = IOMUX_PAD(0x0438, 0x01D0, 4, 0x0000, 0, 0),
+	IMX8MN_PAD_SAI3_RXC__UART2_DTE_RTS_B                                    = IOMUX_PAD(0x0438, 0x01D0, 4, 0x04F8, 2, 0),
+	IMX8MN_PAD_SAI3_RXC__GPIO4_IO29                                         = IOMUX_PAD(0x0438, 0x01D0, 5, 0x0000, 0, 0),
+	IMX8MN_PAD_SAI3_RXC__PDM_CLK                                            = IOMUX_PAD(0x0438, 0x01D0, 6, 0x0000, 0, 0),
+
+	IMX8MN_PAD_SAI3_RXD__SAI3_RX_DATA0                                      = IOMUX_PAD(0x043C, 0x01D4, 0, 0x0000, 0, 0),
+	IMX8MN_PAD_SAI3_RXD__GPT1_COMPARE1                                      = IOMUX_PAD(0x043C, 0x01D4, 1, 0x0000, 0, 0),
+	IMX8MN_PAD_SAI3_RXD__SAI5_RX_DATA0                                      = IOMUX_PAD(0x043C, 0x01D4, 2, 0x04D4, 2, 0),
+	IMX8MN_PAD_SAI3_RXD__SAI3_TX_DATA1                                      = IOMUX_PAD(0x043C, 0x01D4, 3, 0x0000, 0, 0),
+	IMX8MN_PAD_SAI3_RXD__UART2_DCE_RTS_B                                    = IOMUX_PAD(0x043C, 0x01D4, 4, 0x04F8, 3, 0),
+	IMX8MN_PAD_SAI3_RXD__UART2_DTE_CTS_B                                    = IOMUX_PAD(0x043C, 0x01D4, 4, 0x0000, 0, 0),
+	IMX8MN_PAD_SAI3_RXD__GPIO4_IO30                                         = IOMUX_PAD(0x043C, 0x01D4, 5, 0x0000, 0, 0),
+	IMX8MN_PAD_SAI3_RXD__PDM_BIT_STREAM1                                    = IOMUX_PAD(0x043C, 0x01D4, 6, 0x0538, 10, 0),
+
+	IMX8MN_PAD_SAI3_TXFS__SAI3_TX_SYNC                                      = IOMUX_PAD(0x0440, 0x01D8, 0, 0x0000, 0, 0),
+	IMX8MN_PAD_SAI3_TXFS__GPT1_CAPTURE2                                     = IOMUX_PAD(0x0440, 0x01D8, 1, 0x05EC, 0, 0),
+	IMX8MN_PAD_SAI3_TXFS__SAI5_RX_DATA1                                     = IOMUX_PAD(0x0440, 0x01D8, 2, 0x04D8, 1, 0),
+	IMX8MN_PAD_SAI3_TXFS__SAI3_TX_DATA1                                     = IOMUX_PAD(0x0440, 0x01D8, 3, 0x0000, 0, 0),
+	IMX8MN_PAD_SAI3_TXFS__UART2_DCE_RX                                      = IOMUX_PAD(0x0440, 0x01D8, 4, 0x04FC, 2, 0),
+	IMX8MN_PAD_SAI3_TXFS__UART2_DTE_TX                                      = IOMUX_PAD(0x0440, 0x01D8, 4, 0x0000, 0, 0),
+	IMX8MN_PAD_SAI3_TXFS__GPIO4_IO31                                        = IOMUX_PAD(0x0440, 0x01D8, 5, 0x0000, 0, 0),
+	IMX8MN_PAD_SAI3_TXFS__PDM_BIT_STREAM3                                   = IOMUX_PAD(0x0440, 0x01D8, 6, 0x0540, 9, 0),
+
+	IMX8MN_PAD_SAI3_TXC__SAI3_TX_BCLK                                       = IOMUX_PAD(0x0444, 0x01DC, 0, 0x0000, 0, 0),
+	IMX8MN_PAD_SAI3_TXC__GPT1_COMPARE2                                      = IOMUX_PAD(0x0444, 0x01DC, 1, 0x0000, 0, 0),
+	IMX8MN_PAD_SAI3_TXC__SAI5_RX_DATA2                                      = IOMUX_PAD(0x0444, 0x01DC, 2, 0x04DC, 1, 0),
+	IMX8MN_PAD_SAI3_TXC__SAI2_TX_DATA1                                      = IOMUX_PAD(0x0444, 0x01DC, 3, 0x0000, 0, 0),
+	IMX8MN_PAD_SAI3_TXC__UART2_DCE_TX                                       = IOMUX_PAD(0x0444, 0x01DC, 4, 0x0000, 0, 0),
+	IMX8MN_PAD_SAI3_TXC__UART2_DTE_RX                                       = IOMUX_PAD(0x0444, 0x01DC, 4, 0x04FC, 3, 0),
+	IMX8MN_PAD_SAI3_TXC__GPIO5_IO0                                          = IOMUX_PAD(0x0444, 0x01DC, 5, 0x0000, 0, 0),
+	IMX8MN_PAD_SAI3_TXC__PDM_BIT_STREAM2                                    = IOMUX_PAD(0x0444, 0x01DC, 6, 0x053C, 9, 0),
+
+	IMX8MN_PAD_SAI3_TXD__SAI3_TX_DATA0                                      = IOMUX_PAD(0x0448, 0x01E0, 0, 0x0000, 0, 0),
+	IMX8MN_PAD_SAI3_TXD__GPT1_COMPARE3                                      = IOMUX_PAD(0x0448, 0x01E0, 1, 0x0000, 0, 0),
+	IMX8MN_PAD_SAI3_TXD__SAI5_RX_DATA3                                      = IOMUX_PAD(0x0448, 0x01E0, 2, 0x04E0, 1, 0),
+	IMX8MN_PAD_SAI3_TXD__SPDIF1_EXT_CLK                                     = IOMUX_PAD(0x0448, 0x01E0, 4, 0x0568, 2, 0),
+	IMX8MN_PAD_SAI3_TXD__GPIO5_IO1                                          = IOMUX_PAD(0x0448, 0x01E0, 5, 0x0000, 0, 0),
+	IMX8MN_PAD_SAI3_TXD__CCMSRCGPCMIX_BOOT_MODE5                            = IOMUX_PAD(0x0448, 0x01E0, 6, 0x0000, 0, 0),
+
+	IMX8MN_PAD_SAI3_MCLK__SAI3_MCLK                                         = IOMUX_PAD(0x044C, 0x01E4, 0, 0x05C0, 0, 0),
+	IMX8MN_PAD_SAI3_MCLK__PWM4_OUT                                          = IOMUX_PAD(0x044C, 0x01E4, 1, 0x0000, 0, 0),
+	IMX8MN_PAD_SAI3_MCLK__SAI5_MCLK                                         = IOMUX_PAD(0x044C, 0x01E4, 2, 0x0594, 3, 0),
+	IMX8MN_PAD_SAI3_MCLK__SPDIF1_OUT                                        = IOMUX_PAD(0x044C, 0x01E4, 4, 0x0000, 0, 0),
+	IMX8MN_PAD_SAI3_MCLK__GPIO5_IO2                                         = IOMUX_PAD(0x044C, 0x01E4, 5, 0x0000, 0, 0),
+	IMX8MN_PAD_SAI3_MCLK__SPDIF1_IN                                         = IOMUX_PAD(0x044C, 0x01E4, 6, 0x05CC, 4, 0),
+
+	IMX8MN_PAD_SPDIF_TX__SPDIF1_OUT                                         = IOMUX_PAD(0x0450, 0x01E8, 0, 0x0000, 0, 0),
+	IMX8MN_PAD_SPDIF_TX__PWM3_OUT                                           = IOMUX_PAD(0x0450, 0x01E8, 1, 0x0000, 0, 0),
+	IMX8MN_PAD_SPDIF_TX__GPIO5_IO3                                          = IOMUX_PAD(0x0450, 0x01E8, 5, 0x0000, 0, 0),
+
+	IMX8MN_PAD_SPDIF_RX__SPDIF1_IN                                          = IOMUX_PAD(0x0454, 0x01EC, 0, 0x05CC, 0, 0),
+	IMX8MN_PAD_SPDIF_RX__PWM2_OUT                                           = IOMUX_PAD(0x0454, 0x01EC, 1, 0x0000, 0, 0),
+	IMX8MN_PAD_SPDIF_RX__GPIO5_IO4                                          = IOMUX_PAD(0x0454, 0x01EC, 5, 0x0000, 0, 0),
+
+	IMX8MN_PAD_SPDIF_EXT_CLK__SPDIF1_EXT_CLK                                = IOMUX_PAD(0x0458, 0x01F0, 0, 0x0568, 0, 0),
+	IMX8MN_PAD_SPDIF_EXT_CLK__PWM1_OUT                                      = IOMUX_PAD(0x0458, 0x01F0, 1, 0x0000, 0, 0),
+	IMX8MN_PAD_SPDIF_EXT_CLK__GPIO5_IO5                                     = IOMUX_PAD(0x0458, 0x01F0, 5, 0x0000, 0, 0),
+
+	IMX8MN_PAD_ECSPI1_SCLK__ECSPI1_SCLK                                     = IOMUX_PAD(0x045C, 0x01F4, 0, 0x05D8, 0, 0),
+	IMX8MN_PAD_ECSPI1_SCLK__UART3_DCE_RX                                    = IOMUX_PAD(0x045C, 0x01F4, 1, 0x0504, 0, 0),
+	IMX8MN_PAD_ECSPI1_SCLK__UART3_DTE_TX                                    = IOMUX_PAD(0x045C, 0x01F4, 1, 0x0000, 0, 0),
+	IMX8MN_PAD_ECSPI1_SCLK__I2C1_SCL                                        = IOMUX_PAD(0x045C, 0x01F4, 2, 0x055C, 2, 0),
+	IMX8MN_PAD_ECSPI1_SCLK__SAI5_RX_SYNC                                    = IOMUX_PAD(0x045C, 0x01F4, 3, 0x04DC, 2, 0),
+	IMX8MN_PAD_ECSPI1_SCLK__GPIO5_IO6                                       = IOMUX_PAD(0x045C, 0x01F4, 5, 0x0000, 0, 0),
+
+	IMX8MN_PAD_ECSPI1_MOSI__ECSPI1_MOSI                                     = IOMUX_PAD(0x0460, 0x01F8, 0, 0x05A8, 0, 0),
+	IMX8MN_PAD_ECSPI1_MOSI__UART3_DCE_TX                                    = IOMUX_PAD(0x0460, 0x01F8, 1, 0x0000, 0, 0),
+	IMX8MN_PAD_ECSPI1_MOSI__UART3_DTE_RX                                    = IOMUX_PAD(0x0460, 0x01F8, 1, 0x0504, 1, 0),
+	IMX8MN_PAD_ECSPI1_MOSI__I2C1_SDA                                        = IOMUX_PAD(0x0460, 0x01F8, 2, 0x056C, 2, 0),
+	IMX8MN_PAD_ECSPI1_MOSI__SAI5_RX_BCLK                                    = IOMUX_PAD(0x0460, 0x01F8, 3, 0x04D0, 3, 0),
+	IMX8MN_PAD_ECSPI1_MOSI__GPIO5_IO7                                       = IOMUX_PAD(0x0460, 0x01F8, 5, 0x0000, 0, 0),
+
+	IMX8MN_PAD_ECSPI1_MISO__ECSPI1_MISO                                     = IOMUX_PAD(0x0464, 0x01FC, 0, 0x05C4, 0, 0),
+	IMX8MN_PAD_ECSPI1_MISO__UART3_DCE_CTS_B                                 = IOMUX_PAD(0x0464, 0x01FC, 1, 0x0000, 0, 0),
+	IMX8MN_PAD_ECSPI1_MISO__UART3_DTE_RTS_B                                 = IOMUX_PAD(0x0464, 0x01FC, 1, 0x0500, 0, 0),
+	IMX8MN_PAD_ECSPI1_MISO__I2C2_SCL                                        = IOMUX_PAD(0x0464, 0x01FC, 2, 0x05D0, 2, 0),
+	IMX8MN_PAD_ECSPI1_MISO__SAI5_RX_DATA0                                   = IOMUX_PAD(0x0464, 0x01FC, 3, 0x04D4, 3, 0),
+	IMX8MN_PAD_ECSPI1_MISO__GPIO5_IO8                                       = IOMUX_PAD(0x0464, 0x01FC, 5, 0x0000, 0, 0),
+
+	IMX8MN_PAD_ECSPI1_SS0__ECSPI1_SS0                                       = IOMUX_PAD(0x0468, 0x0200, 0, 0x0564, 0, 0),
+	IMX8MN_PAD_ECSPI1_SS0__UART3_DCE_RTS_B                                  = IOMUX_PAD(0x0468, 0x0200, 1, 0x0500, 1, 0),
+	IMX8MN_PAD_ECSPI1_SS0__UART3_DTE_CTS_B                                  = IOMUX_PAD(0x0468, 0x0200, 1, 0x0000, 0, 0),
+	IMX8MN_PAD_ECSPI1_SS0__I2C2_SDA                                         = IOMUX_PAD(0x0468, 0x0200, 2, 0x0560, 2, 0),
+	IMX8MN_PAD_ECSPI1_SS0__SAI5_RX_DATA1                                    = IOMUX_PAD(0x0468, 0x0200, 3, 0x04D8, 2, 0),
+	IMX8MN_PAD_ECSPI1_SS0__SAI5_TX_SYNC                                     = IOMUX_PAD(0x0468, 0x0200, 4, 0x04EC, 3, 0),
+	IMX8MN_PAD_ECSPI1_SS0__GPIO5_IO9                                        = IOMUX_PAD(0x0468, 0x0200, 5, 0x0000, 0, 0),
+
+	IMX8MN_PAD_ECSPI2_SCLK__ECSPI2_SCLK                                     = IOMUX_PAD(0x046C, 0x0204, 0, 0x0580, 0, 0),
+	IMX8MN_PAD_ECSPI2_SCLK__UART4_DCE_RX                                    = IOMUX_PAD(0x046C, 0x0204, 1, 0x050C, 0, 0),
+	IMX8MN_PAD_ECSPI2_SCLK__UART4_DTE_TX                                    = IOMUX_PAD(0x046C, 0x0204, 1, 0x0000, 0, 0),
+	IMX8MN_PAD_ECSPI2_SCLK__I2C3_SCL                                        = IOMUX_PAD(0x046C, 0x0204, 2, 0x0588, 4, 0),
+	IMX8MN_PAD_ECSPI2_SCLK__SAI5_RX_DATA2                                   = IOMUX_PAD(0x046C, 0x0204, 3, 0x0000, 0, 0),
+	IMX8MN_PAD_ECSPI2_SCLK__SAI5_TX_BCLK                                    = IOMUX_PAD(0x046C, 0x0204, 4, 0x04E8, 3, 0),
+	IMX8MN_PAD_ECSPI2_SCLK__GPIO5_IO10                                      = IOMUX_PAD(0x046C, 0x0204, 5, 0x0000, 0, 0),
+
+	IMX8MN_PAD_ECSPI2_MOSI__ECSPI2_MOSI                                     = IOMUX_PAD(0x0470, 0x0208, 0, 0x0590, 0, 0),
+	IMX8MN_PAD_ECSPI2_MOSI__UART4_DCE_TX                                    = IOMUX_PAD(0x0470, 0x0208, 1, 0x0000, 0, 0),
+	IMX8MN_PAD_ECSPI2_MOSI__UART4_DTE_RX                                    = IOMUX_PAD(0x0470, 0x0208, 1, 0x050C, 1, 0),
+	IMX8MN_PAD_ECSPI2_MOSI__I2C3_SDA                                        = IOMUX_PAD(0x0470, 0x0208, 2, 0x05BC, 4, 0),
+	IMX8MN_PAD_ECSPI2_MOSI__SAI5_RX_DATA3                                   = IOMUX_PAD(0x0470, 0x0208, 3, 0x04E0, 2, 0),
+	IMX8MN_PAD_ECSPI2_MOSI__SAI5_TX_DATA0                                   = IOMUX_PAD(0x0470, 0x0208, 4, 0x0000, 0, 0),
+	IMX8MN_PAD_ECSPI2_MOSI__GPIO5_IO11                                      = IOMUX_PAD(0x0470, 0x0208, 5, 0x0000, 0, 0),
+
+	IMX8MN_PAD_ECSPI2_MISO__ECSPI2_MISO                                     = IOMUX_PAD(0x0474, 0x020C, 0, 0x0578, 0, 0),
+	IMX8MN_PAD_ECSPI2_MISO__UART4_DCE_CTS_B                                 = IOMUX_PAD(0x0474, 0x020C, 1, 0x0000, 0, 0),
+	IMX8MN_PAD_ECSPI2_MISO__UART4_DTE_RTS_B                                 = IOMUX_PAD(0x0474, 0x020C, 1, 0x0508, 0, 0),
+	IMX8MN_PAD_ECSPI2_MISO__I2C4_SCL                                        = IOMUX_PAD(0x0474, 0x020C, 2, 0x05D4, 3, 0),
+	IMX8MN_PAD_ECSPI2_MISO__SAI5_MCLK                                       = IOMUX_PAD(0x0474, 0x020C, 3, 0x0594, 4, 0),
+	IMX8MN_PAD_ECSPI2_MISO__GPIO5_IO12                                      = IOMUX_PAD(0x0474, 0x020C, 5, 0x0000, 0, 0),
+
+	IMX8MN_PAD_ECSPI2_SS0__ECSPI2_SS0                                       = IOMUX_PAD(0x0478, 0x0210, 0, 0x0570, 0, 0),
+	IMX8MN_PAD_ECSPI2_SS0__UART4_DCE_RTS_B                                  = IOMUX_PAD(0x0478, 0x0210, 1, 0x0508, 1, 0),
+	IMX8MN_PAD_ECSPI2_SS0__UART4_DTE_CTS_B                                  = IOMUX_PAD(0x0478, 0x0210, 1, 0x0000, 0, 0),
+	IMX8MN_PAD_ECSPI2_SS0__I2C4_SDA                                         = IOMUX_PAD(0x0478, 0x0210, 2, 0x058C, 5, 0),
+	IMX8MN_PAD_ECSPI2_SS0__GPIO5_IO13                                       = IOMUX_PAD(0x0478, 0x0210, 5, 0x0000, 0, 0),
+
+	IMX8MN_PAD_I2C1_SCL__I2C1_SCL                                           = IOMUX_PAD(0x047C, 0x0214, 0 | IOMUX_CONFIG_SION, 0x055C, 0, 0),
+	IMX8MN_PAD_I2C1_SCL__ENET1_MDC                                          = IOMUX_PAD(0x047C, 0x0214, 1, 0x0000, 0, 0),
+	IMX8MN_PAD_I2C1_SCL__ECSPI1_SCLK                                        = IOMUX_PAD(0x047C, 0x0214, 3, 0x05D8, 1, 0),
+	IMX8MN_PAD_I2C1_SCL__GPIO5_IO14                                         = IOMUX_PAD(0x047C, 0x0214, 5, 0x0000, 0, 0),
+
+	IMX8MN_PAD_I2C1_SDA__I2C1_SDA                                           = IOMUX_PAD(0x0480, 0x0218, 0 | IOMUX_CONFIG_SION, 0x056C, 0, 0),
+	IMX8MN_PAD_I2C1_SDA__ENET1_MDIO                                         = IOMUX_PAD(0x0480, 0x0218, 1, 0x04C0, 2, 0),
+	IMX8MN_PAD_I2C1_SDA__ECSPI1_MOSI                                        = IOMUX_PAD(0x0480, 0x0218, 3, 0x05A8, 1, 0),
+	IMX8MN_PAD_I2C1_SDA__GPIO5_IO15                                         = IOMUX_PAD(0x0480, 0x0218, 5, 0x0000, 0, 0),
+
+	IMX8MN_PAD_I2C2_SCL__I2C2_SCL                                           = IOMUX_PAD(0x0484, 0x021C, 0, 0x05D0, 0, 0),
+	IMX8MN_PAD_I2C2_SCL__ENET1_1588_EVENT1_IN                               = IOMUX_PAD(0x0484, 0x021C, 1, 0x0000, 0, 0),
+	IMX8MN_PAD_I2C2_SCL__USDHC3_CD_B                                        = IOMUX_PAD(0x0484, 0x021C, 2, 0x0598, 1, 0),
+	IMX8MN_PAD_I2C2_SCL__ECSPI1_MISO                                        = IOMUX_PAD(0x0484, 0x021C, 3, 0x05C4, 1, 0),
+	IMX8MN_PAD_I2C2_SCL__GPIO5_IO16                                         = IOMUX_PAD(0x0484, 0x021C, 5, 0x0000, 0, 0),
+
+	IMX8MN_PAD_I2C2_SDA__I2C2_SDA                                           = IOMUX_PAD(0x0488, 0x0220, 0, 0x0560, 0, 0),
+	IMX8MN_PAD_I2C2_SDA__ENET1_1588_EVENT1_OUT                              = IOMUX_PAD(0x0488, 0x0220, 1, 0x0000, 0, 0),
+	IMX8MN_PAD_I2C2_SDA__USDHC3_WP                                          = IOMUX_PAD(0x0488, 0x0220, 2, 0x05B8, 1, 0),
+	IMX8MN_PAD_I2C2_SDA__ECSPI1_SS0                                         = IOMUX_PAD(0x0488, 0x0220, 3, 0x0564, 1, 0),
+	IMX8MN_PAD_I2C2_SDA__GPIO5_IO17                                         = IOMUX_PAD(0x0488, 0x0220, 5, 0x0000, 0, 0),
+
+	IMX8MN_PAD_I2C3_SCL__I2C3_SCL                                           = IOMUX_PAD(0x048C, 0x0224, 0, 0x0588, 0, 0),
+	IMX8MN_PAD_I2C3_SCL__PWM4_OUT                                           = IOMUX_PAD(0x048C, 0x0224, 1, 0x0000, 0, 0),
+	IMX8MN_PAD_I2C3_SCL__GPT2_CLK                                           = IOMUX_PAD(0x048C, 0x0224, 2, 0x0000, 0, 0),
+	IMX8MN_PAD_I2C3_SCL__ECSPI2_SCLK                                        = IOMUX_PAD(0x048C, 0x0224, 3, 0x0580, 2, 0),
+	IMX8MN_PAD_I2C3_SCL__GPIO5_IO18                                         = IOMUX_PAD(0x048C, 0x0224, 5, 0x0000, 0, 0),
+
+	IMX8MN_PAD_I2C3_SDA__I2C3_SDA                                           = IOMUX_PAD(0x0490, 0x0228, 0, 0x05BC, 0, 0),
+	IMX8MN_PAD_I2C3_SDA__PWM3_OUT                                           = IOMUX_PAD(0x0490, 0x0228, 1, 0x0000, 0, 0),
+	IMX8MN_PAD_I2C3_SDA__GPT3_CLK                                           = IOMUX_PAD(0x0490, 0x0228, 2, 0x0000, 0, 0),
+	IMX8MN_PAD_I2C3_SDA__ECSPI2_MOSI                                        = IOMUX_PAD(0x0490, 0x0228, 3, 0x0590, 2, 0),
+	IMX8MN_PAD_I2C3_SDA__GPIO5_IO19                                         = IOMUX_PAD(0x0490, 0x0228, 5, 0x0000, 0, 0),
+
+	IMX8MN_PAD_I2C4_SCL__I2C4_SCL                                           = IOMUX_PAD(0x0494, 0x022C, 0, 0x05D4, 0, 0),
+	IMX8MN_PAD_I2C4_SCL__PWM2_OUT                                           = IOMUX_PAD(0x0494, 0x022C, 1, 0x0000, 0, 0),
+	IMX8MN_PAD_I2C4_SCL__ECSPI2_MISO                                        = IOMUX_PAD(0x0494, 0x022C, 3, 0x0578, 2, 0),
+	IMX8MN_PAD_I2C4_SCL__GPIO5_IO20                                         = IOMUX_PAD(0x0494, 0x022C, 5, 0x0000, 0, 0),
+
+	IMX8MN_PAD_I2C4_SDA__I2C4_SDA                                           = IOMUX_PAD(0x0498, 0x0230, 0, 0x058C, 0, 0),
+	IMX8MN_PAD_I2C4_SDA__PWM1_OUT                                           = IOMUX_PAD(0x0498, 0x0230, 1, 0x0000, 0, 0),
+	IMX8MN_PAD_I2C4_SDA__ECSPI2_SS0                                         = IOMUX_PAD(0x0498, 0x0230, 3, 0x0570, 1, 0),
+	IMX8MN_PAD_I2C4_SDA__GPIO5_IO21                                         = IOMUX_PAD(0x0498, 0x0230, 5, 0x0000, 0, 0),
+
+	IMX8MN_PAD_UART1_RXD__UART1_DCE_RX                                      = IOMUX_PAD(0x049C, 0x0234, 0, 0x04F4, 0, 0),
+	IMX8MN_PAD_UART1_RXD__UART1_DTE_TX                                      = IOMUX_PAD(0x049C, 0x0234, 0, 0x0000, 0, 0),
+	IMX8MN_PAD_UART1_RXD__ECSPI3_SCLK                                       = IOMUX_PAD(0x049C, 0x0234, 1, 0x0000, 0, 0),
+	IMX8MN_PAD_UART1_RXD__GPIO5_IO22                                        = IOMUX_PAD(0x049C, 0x0234, 5, 0x0000, 0, 0),
+
+	IMX8MN_PAD_UART1_TXD__UART1_DCE_TX                                      = IOMUX_PAD(0x04A0, 0x0238, 0, 0x0000, 0, 0),
+	IMX8MN_PAD_UART1_TXD__UART1_DTE_RX                                      = IOMUX_PAD(0x04A0, 0x0238, 0, 0x04F4, 1, 0),
+	IMX8MN_PAD_UART1_TXD__ECSPI3_MOSI                                       = IOMUX_PAD(0x04A0, 0x0238, 1, 0x0000, 0, 0),
+	IMX8MN_PAD_UART1_TXD__GPIO5_IO23                                        = IOMUX_PAD(0x04A0, 0x0238, 5, 0x0000, 0, 0),
+
+	IMX8MN_PAD_UART2_RXD__UART2_DCE_RX                                      = IOMUX_PAD(0x04A4, 0x023C, 0, 0x04FC, 0, 0),
+	IMX8MN_PAD_UART2_RXD__UART2_DTE_TX                                      = IOMUX_PAD(0x04A4, 0x023C, 0, 0x0000, 0, 0),
+	IMX8MN_PAD_UART2_RXD__ECSPI3_MISO                                       = IOMUX_PAD(0x04A4, 0x023C, 1, 0x0000, 0, 0),
+	IMX8MN_PAD_UART2_RXD__GPT1_COMPARE3                                     = IOMUX_PAD(0x04A4, 0x023C, 3, 0x0000, 0, 0),
+	IMX8MN_PAD_UART2_RXD__GPIO5_IO24                                        = IOMUX_PAD(0x04A4, 0x023C, 5, 0x0000, 0, 0),
+
+	IMX8MN_PAD_UART2_TXD__UART2_DCE_TX                                      = IOMUX_PAD(0x04A8, 0x0240, 0, 0x0000, 0, 0),
+	IMX8MN_PAD_UART2_TXD__UART2_DTE_RX                                      = IOMUX_PAD(0x04A8, 0x0240, 0, 0x04FC, 1, 0),
+	IMX8MN_PAD_UART2_TXD__ECSPI3_SS0                                        = IOMUX_PAD(0x04A8, 0x0240, 1, 0x0000, 0, 0),
+	IMX8MN_PAD_UART2_TXD__GPT1_COMPARE2                                     = IOMUX_PAD(0x04A8, 0x0240, 3, 0x0000, 0, 0),
+	IMX8MN_PAD_UART2_TXD__GPIO5_IO25                                        = IOMUX_PAD(0x04A8, 0x0240, 5, 0x0000, 0, 0),
+
+	IMX8MN_PAD_UART3_RXD__UART3_DCE_RX                                      = IOMUX_PAD(0x04AC, 0x0244, 0, 0x0504, 2, 0),
+	IMX8MN_PAD_UART3_RXD__UART3_DTE_TX                                      = IOMUX_PAD(0x04AC, 0x0244, 0, 0x0000, 0, 0),
+	IMX8MN_PAD_UART3_RXD__UART1_DCE_CTS_B                                   = IOMUX_PAD(0x04AC, 0x0244, 1, 0x0000, 0, 0),
+	IMX8MN_PAD_UART3_RXD__UART1_DTE_RTS_B                                   = IOMUX_PAD(0x04AC, 0x0244, 1, 0x04F0, 0, 0),
+	IMX8MN_PAD_UART3_RXD__USDHC3_RESET_B                                    = IOMUX_PAD(0x04AC, 0x0244, 2, 0x0000, 0, 0),
+	IMX8MN_PAD_UART3_RXD__GPT1_CAPTURE2                                     = IOMUX_PAD(0x04AC, 0x0244, 3, 0x05EC, 1, 0),
+	IMX8MN_PAD_UART3_RXD__GPIO5_IO26                                        = IOMUX_PAD(0x04AC, 0x0244, 5, 0x0000, 0, 0),
+
+	IMX8MN_PAD_UART3_TXD__UART3_DCE_TX                                      = IOMUX_PAD(0x04B0, 0x0248, 0, 0x0000, 0, 0),
+	IMX8MN_PAD_UART3_TXD__UART3_DTE_RX                                      = IOMUX_PAD(0x04B0, 0x0248, 0, 0x0504, 3, 0),
+	IMX8MN_PAD_UART3_TXD__UART1_DCE_RTS_B                                   = IOMUX_PAD(0x04B0, 0x0248, 1, 0x04F0, 1, 0),
+	IMX8MN_PAD_UART3_TXD__UART1_DTE_CTS_B                                   = IOMUX_PAD(0x04B0, 0x0248, 1, 0x0000, 0, 0),
+	IMX8MN_PAD_UART3_TXD__USDHC3_VSELECT                                    = IOMUX_PAD(0x04B0, 0x0248, 2, 0x0000, 0, 0),
+	IMX8MN_PAD_UART3_TXD__GPT1_CLK                                          = IOMUX_PAD(0x04B0, 0x0248, 3, 0x05E8, 1, 0),
+	IMX8MN_PAD_UART3_TXD__GPIO5_IO27                                        = IOMUX_PAD(0x04B0, 0x0248, 5, 0x0000, 0, 0),
+
+	IMX8MN_PAD_UART4_RXD__UART4_DCE_RX                                      = IOMUX_PAD(0x04B4, 0x024C, 0, 0x050C, 2, 0),
+	IMX8MN_PAD_UART4_RXD__UART4_DTE_TX                                      = IOMUX_PAD(0x04B4, 0x024C, 0, 0x0000, 0, 0),
+	IMX8MN_PAD_UART4_RXD__UART2_DCE_CTS_B                                   = IOMUX_PAD(0x04B4, 0x024C, 1, 0x0000, 0, 0),
+	IMX8MN_PAD_UART4_RXD__UART2_DTE_RTS_B                                   = IOMUX_PAD(0x04B4, 0x024C, 1, 0x04F8, 0, 0),
+	IMX8MN_PAD_UART4_RXD__GPT1_COMPARE1                                     = IOMUX_PAD(0x04B4, 0x024C, 3, 0x0000, 0, 0),
+	IMX8MN_PAD_UART4_RXD__GPIO5_IO28                                        = IOMUX_PAD(0x04B4, 0x024C, 5, 0x0000, 0, 0),
+
+	IMX8MN_PAD_UART4_TXD__UART4_DCE_TX                                      = IOMUX_PAD(0x04B8, 0x0250, 0, 0x0000, 0, 0),
+	IMX8MN_PAD_UART4_TXD__UART4_DTE_RX                                      = IOMUX_PAD(0x04B8, 0x0250, 0, 0x050C, 3, 0),
+	IMX8MN_PAD_UART4_TXD__UART2_DCE_RTS_B                                   = IOMUX_PAD(0x04B8, 0x0250, 1, 0x04F8, 1, 0),
+	IMX8MN_PAD_UART4_TXD__UART2_DTE_CTS_B                                   = IOMUX_PAD(0x04B8, 0x0250, 1, 0x0000, 0, 0),
+	IMX8MN_PAD_UART4_TXD__GPT1_CAPTURE1                                     = IOMUX_PAD(0x04B8, 0x0250, 3, 0x05F0, 1, 0),
+	IMX8MN_PAD_UART4_TXD__GPIO5_IO29                                        = IOMUX_PAD(0x04B8, 0x0250, 5, 0x0000, 0, 0),
+};
+#endif  /* __ASM_ARCH_IMX8MN_PINS_H__ */
-- 
2.16.4

^ permalink raw reply related	[flat|nested] 75+ messages in thread

* [U-Boot] [PATCH V2 40/51] imx: spl: use spl_board_boot_device for i.MX8MN
  2019-07-08  1:38 [U-Boot] [PATCH V2 00/51] Support i.MX8MM/N Peng Fan
                   ` (38 preceding siblings ...)
  2019-07-08  1:40 ` [U-Boot] [PATCH V2 39/51] imx8mn: add pin header Peng Fan
@ 2019-07-08  1:40 ` Peng Fan
  2019-07-08  1:40 ` [U-Boot] [PATCH V2 41/51] spl: pass args to board_return_to_bootrom Peng Fan
                   ` (11 subsequent siblings)
  51 siblings, 0 replies; 75+ messages in thread
From: Peng Fan @ 2019-07-08  1:40 UTC (permalink / raw)
  To: u-boot

i.MX8MN follow same logic as i.MX8MM, so use spl_board_boot_device

Signed-off-by: Peng Fan <peng.fan@nxp.com>
---
 arch/arm/mach-imx/spl.c | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/arch/arm/mach-imx/spl.c b/arch/arm/mach-imx/spl.c
index a6d7b69ad8..b55c8d9cb1 100644
--- a/arch/arm/mach-imx/spl.c
+++ b/arch/arm/mach-imx/spl.c
@@ -130,7 +130,7 @@ u32 spl_boot_device(void)
 
 	enum boot_device boot_device_spl = get_boot_device();
 
-	if (IS_ENABLED(CONFIG_IMX8MM))
+	if (IS_ENABLED(CONFIG_IMX8MM) || IS_ENABLED(CONFIG_IMX8MN))
 		return spl_board_boot_device(boot_device_spl);
 
 	switch (boot_device_spl) {
-- 
2.16.4

^ permalink raw reply related	[flat|nested] 75+ messages in thread

* [U-Boot] [PATCH V2 41/51] spl: pass args to board_return_to_bootrom
  2019-07-08  1:38 [U-Boot] [PATCH V2 00/51] Support i.MX8MM/N Peng Fan
                   ` (39 preceding siblings ...)
  2019-07-08  1:40 ` [U-Boot] [PATCH V2 40/51] imx: spl: use spl_board_boot_device for i.MX8MN Peng Fan
@ 2019-07-08  1:40 ` Peng Fan
  2019-07-10  6:23   ` Kever Yang
  2019-07-10  8:09   ` Philipp Tomsich
  2019-07-08  1:40 ` [U-Boot] [PATCH V2 42/51] imx: add rom api support Peng Fan
                   ` (10 subsequent siblings)
  51 siblings, 2 replies; 75+ messages in thread
From: Peng Fan @ 2019-07-08  1:40 UTC (permalink / raw)
  To: u-boot

Pass spl_image and bootdev to board_return_bootrom.
i.MX8MN needs the args to let ROM to load images

Cc: Simon Glass <sjg@chromium.org>
Cc: Philipp Tomsich <philipp.tomsich@theobroma-systems.com>
Cc: Kever Yang <kever.yang@rock-chips.com>
Signed-off-by: Peng Fan <peng.fan@nxp.com>
---
 arch/arm/mach-rockchip/rk3288-board-tpl.c | 5 ++++-
 arch/arm/mach-rockchip/rk3368-board-tpl.c | 5 ++++-
 arch/arm/mach-rockchip/rk3399-board-spl.c | 5 ++++-
 arch/arm/mach-rockchip/rk3399-board-tpl.c | 5 ++++-
 common/spl/spl_bootrom.c                  | 7 ++++---
 include/spl.h                             | 3 ++-
 6 files changed, 22 insertions(+), 8 deletions(-)

diff --git a/arch/arm/mach-rockchip/rk3288-board-tpl.c b/arch/arm/mach-rockchip/rk3288-board-tpl.c
index 787129bbae..8d04b248c3 100644
--- a/arch/arm/mach-rockchip/rk3288-board-tpl.c
+++ b/arch/arm/mach-rockchip/rk3288-board-tpl.c
@@ -53,9 +53,12 @@ void board_init_f(ulong dummy)
 	}
 }
 
-void board_return_to_bootrom(void)
+int board_return_to_bootrom(struct spl_image_info *spl_image,
+			    struct spl_boot_device *bootdev)
 {
 	back_to_bootrom(BROM_BOOT_NEXTSTAGE);
+
+	return 0;
 }
 
 u32 spl_boot_device(void)
diff --git a/arch/arm/mach-rockchip/rk3368-board-tpl.c b/arch/arm/mach-rockchip/rk3368-board-tpl.c
index dc65a021c8..a407818efd 100644
--- a/arch/arm/mach-rockchip/rk3368-board-tpl.c
+++ b/arch/arm/mach-rockchip/rk3368-board-tpl.c
@@ -112,9 +112,12 @@ void board_init_f(ulong dummy)
 	}
 }
 
-void board_return_to_bootrom(void)
+int board_return_to_bootrom(struct spl_image_info *spl_image,
+			    struct spl_boot_device *bootdev)
 {
 	back_to_bootrom(BROM_BOOT_NEXTSTAGE);
+
+	return 0;
 }
 
 u32 spl_boot_device(void)
diff --git a/arch/arm/mach-rockchip/rk3399-board-spl.c b/arch/arm/mach-rockchip/rk3399-board-spl.c
index 890d80025f..5957152159 100644
--- a/arch/arm/mach-rockchip/rk3399-board-spl.c
+++ b/arch/arm/mach-rockchip/rk3399-board-spl.c
@@ -23,9 +23,12 @@
 #include <power/regulator.h>
 #include <dm/pinctrl.h>
 
-void board_return_to_bootrom(void)
+int board_return_to_bootrom(struct spl_image_info *spl_image,
+			    struct spl_boot_device *bootdev)
 {
 	back_to_bootrom(BROM_BOOT_NEXTSTAGE);
+
+	return 0;
 }
 
 static const char * const boot_devices[BROM_LAST_BOOTSOURCE + 1] = {
diff --git a/arch/arm/mach-rockchip/rk3399-board-tpl.c b/arch/arm/mach-rockchip/rk3399-board-tpl.c
index 4a301249b4..2b2ba24aac 100644
--- a/arch/arm/mach-rockchip/rk3399-board-tpl.c
+++ b/arch/arm/mach-rockchip/rk3399-board-tpl.c
@@ -64,9 +64,12 @@ void board_init_f(ulong dummy)
 	}
 }
 
-void board_return_to_bootrom(void)
+int board_return_to_bootrom(struct spl_image_info *spl_image,
+			    struct spl_boot_device *bootdev)
 {
 	back_to_bootrom(BROM_BOOT_NEXTSTAGE);
+
+	return 0;
 }
 
 u32 spl_boot_device(void)
diff --git a/common/spl/spl_bootrom.c b/common/spl/spl_bootrom.c
index 076f5d8d93..0eefd39a51 100644
--- a/common/spl/spl_bootrom.c
+++ b/common/spl/spl_bootrom.c
@@ -6,8 +6,10 @@
 #include <common.h>
 #include <spl.h>
 
-__weak void board_return_to_bootrom(void)
+__weak int board_return_to_bootrom(struct spl_image_info *spl_image,
+				   struct spl_boot_device *bootdev)
 {
+	return 0;
 }
 
 static int spl_return_to_bootrom(struct spl_image_info *spl_image,
@@ -19,8 +21,7 @@ static int spl_return_to_bootrom(struct spl_image_info *spl_image,
 	 * the ROM), it will implement board_return_to_bootrom() and
 	 * should not return from it.
 	 */
-	board_return_to_bootrom();
-	return false;
+	return board_return_to_bootrom(spl_image, bootdev);
 }
 
 SPL_LOAD_IMAGE_METHOD("BOOTROM", 0, BOOT_DEVICE_BOOTROM, spl_return_to_bootrom);
diff --git a/include/spl.h b/include/spl.h
index a9aaef345f..abcb6d8013 100644
--- a/include/spl.h
+++ b/include/spl.h
@@ -356,7 +356,8 @@ void spl_optee_entry(void *arg0, void *arg1, void *arg2, void *arg3);
  * stage wants to return to the ROM code to continue booting, boards
  * can implement 'board_return_to_bootrom'.
  */
-void board_return_to_bootrom(void);
+int board_return_to_bootrom(struct spl_image_info *spl_image,
+			    struct spl_boot_device *bootdev);
 
 /**
  * board_spl_fit_post_load - allow process images after loading finished
-- 
2.16.4

^ permalink raw reply related	[flat|nested] 75+ messages in thread

* [U-Boot] [PATCH V2 42/51] imx: add rom api support
  2019-07-08  1:38 [U-Boot] [PATCH V2 00/51] Support i.MX8MM/N Peng Fan
                   ` (40 preceding siblings ...)
  2019-07-08  1:40 ` [U-Boot] [PATCH V2 41/51] spl: pass args to board_return_to_bootrom Peng Fan
@ 2019-07-08  1:40 ` Peng Fan
  2019-07-08  1:40 ` [U-Boot] [PATCH V2 43/51] imx: cpu: restrict get_boot_device Peng Fan
                   ` (9 subsequent siblings)
  51 siblings, 0 replies; 75+ messages in thread
From: Peng Fan @ 2019-07-08  1:40 UTC (permalink / raw)
  To: u-boot

i.MX8MN support loading images with rom api, so we implement
reuse board_return_to_bootrom to let ROM loading images.

Signed-off-by: Peng Fan <peng.fan@nxp.com>
---
 arch/arm/include/asm/mach-imx/sys_proto.h |  33 ++++
 arch/arm/mach-imx/Kconfig                 |   4 +
 arch/arm/mach-imx/Makefile                |   2 +
 arch/arm/mach-imx/imx_romapi.c            | 292 ++++++++++++++++++++++++++++++
 4 files changed, 331 insertions(+)
 create mode 100644 arch/arm/mach-imx/imx_romapi.c

diff --git a/arch/arm/include/asm/mach-imx/sys_proto.h b/arch/arm/include/asm/mach-imx/sys_proto.h
index 344de1716f..79cb4e6dc9 100644
--- a/arch/arm/include/asm/mach-imx/sys_proto.h
+++ b/arch/arm/include/asm/mach-imx/sys_proto.h
@@ -108,6 +108,39 @@ void gpr_init(void);
 
 #endif /* CONFIG_MX6 */
 
+#ifdef CONFIG_IMX8M
+struct rom_api {
+	u16 ver;
+	u16 tag;
+	u32 reserved1;
+	u32 (*download_image)(u8 *dest, u32 offset, u32 size,  u32 xor);
+	u32 (*query_boot_infor)(u32 info_type, u32 *info, u32 xor);
+};
+
+enum boot_dev_type_e {
+	BT_DEV_TYPE_SD = 1,
+	BT_DEV_TYPE_MMC = 2,
+	BT_DEV_TYPE_NAND = 3,
+	BT_DEV_TYPE_FLEXSPINOR = 4,
+
+	BT_DEV_TYPE_USB = 0xE,
+	BT_DEV_TYPE_MEM_DEV = 0xF,
+
+	BT_DEV_TYPE_INVALID = 0xFF
+};
+
+#define QUERY_ROM_VER		1
+#define QUERY_BT_DEV		2
+#define QUERY_PAGE_SZ		3
+#define QUERY_IVT_OFF		4
+#define QUERY_BT_STAGE		5
+#define QUERY_IMG_OFF		6
+
+#define ROM_API_OKAY		0xF0
+
+extern struct rom_api *g_rom_api;
+#endif
+
 u32 get_nr_cpus(void);
 u32 get_cpu_rev(void);
 u32 get_cpu_speed_grade_hz(void);
diff --git a/arch/arm/mach-imx/Kconfig b/arch/arm/mach-imx/Kconfig
index b6fd1595f0..d3942f6b3f 100644
--- a/arch/arm/mach-imx/Kconfig
+++ b/arch/arm/mach-imx/Kconfig
@@ -90,3 +90,7 @@ config DDRMC_VF610_CALIBRATION
 	  NXP does NOT recommend to perform this calibration at each boot. One
 	  shall perform it on a new PCB and then use those values to program
 	  the ddrmc_cr_setting on relevant board file.
+
+config IMX_ROMAPI_LOADADDR
+	hex "Default load address to load image through ROM API"
+	depends on IMX8MN
diff --git a/arch/arm/mach-imx/Makefile b/arch/arm/mach-imx/Makefile
index 898478fc4a..e69315cb50 100644
--- a/arch/arm/mach-imx/Makefile
+++ b/arch/arm/mach-imx/Makefile
@@ -207,3 +207,5 @@ obj-$(CONFIG_MX7) += mx7/
 obj-$(CONFIG_ARCH_MX7ULP) += mx7ulp/
 obj-$(CONFIG_IMX8M) += imx8m/
 obj-$(CONFIG_ARCH_IMX8) += imx8/
+
+obj-$(CONFIG_SPL_BOOTROM_SUPPORT) += imx_romapi.o
diff --git a/arch/arm/mach-imx/imx_romapi.c b/arch/arm/mach-imx/imx_romapi.c
new file mode 100644
index 0000000000..7f6cdd9a5d
--- /dev/null
+++ b/arch/arm/mach-imx/imx_romapi.c
@@ -0,0 +1,292 @@
+// SPDX-License-Identifier: GPL-2.0+
+/*
+ * Copyright 2019 NXP
+ */
+
+#include <common.h>
+#include <errno.h>
+#include <image.h>
+#include <linux/libfdt.h>
+#include <spl.h>
+
+#include <asm/arch/sys_proto.h>
+
+DECLARE_GLOBAL_DATA_PTR;
+
+static int is_boot_from_stream_device(u32 boot)
+{
+	u32 interface;
+
+	interface = boot >> 16;
+	if (interface >= BT_DEV_TYPE_USB)
+		return 1;
+
+	if (interface == BT_DEV_TYPE_MMC && (boot & 1))
+		return 1;
+
+	return 0;
+}
+
+static ulong spl_romapi_read_seekable(struct spl_load_info *load,
+				      ulong sector, ulong count,
+				      void *buf)
+{
+	u32 pagesize = *(u32 *)load->priv;
+	volatile gd_t *pgd = gd;
+	ulong byte = count * pagesize;
+	int ret;
+	u32 offset;
+
+	offset = sector * pagesize;
+
+	debug("ROM API load from 0x%x, size 0x%x\n", offset, (u32)byte);
+
+	ret = g_rom_api->download_image(buf, offset, byte,
+					((uintptr_t)buf) ^ offset ^ byte);
+	gd = pgd;
+
+	if (ret == ROM_API_OKAY)
+		return count;
+
+	printf("ROM API Failure when load 0x%x\n", offset);
+
+	return 0;
+}
+
+static int spl_romapi_load_image_seekable(struct spl_image_info *spl_image,
+					  struct spl_boot_device *bootdev,
+					  u32 rom_bt_dev)
+{
+	volatile gd_t *pgd = gd;
+	int ret;
+	u32 offset;
+	u32 pagesize, size;
+	struct image_header *header;
+	u32 image_offset;
+
+	ret = g_rom_api->query_boot_infor(QUERY_IVT_OFF, &offset,
+					  ((uintptr_t)&offset) ^ QUERY_IVT_OFF);
+	ret |= g_rom_api->query_boot_infor(QUERY_PAGE_SZ, &pagesize,
+					   ((uintptr_t)&pagesize) ^ QUERY_PAGE_SZ);
+	ret |= g_rom_api->query_boot_infor(QUERY_IMG_OFF, &image_offset,
+					   ((uintptr_t)&image_offset) ^ QUERY_IMG_OFF);
+
+	gd = pgd;
+
+	if (ret != ROM_API_OKAY) {
+		puts("ROMAPI: Failure query boot infor pagesize/offset\n");
+		return -1;
+	}
+
+	header = (struct image_header *)(CONFIG_IMX_ROMAPI_LOADADDR);
+
+	printf("image offset 0x%x, pagesize 0x%x, ivt offset 0x%x\n",
+	       image_offset, pagesize, offset);
+
+	if (((rom_bt_dev >> 16) & 0xff) ==  BT_DEV_TYPE_FLEXSPINOR)
+		offset = CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_SECTOR * 512;
+	else
+		offset = image_offset +
+			CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_SECTOR * 512 - 0x8000;
+
+	size = ALIGN(sizeof(struct image_header), pagesize);
+	ret = g_rom_api->download_image((u8 *)header, offset, size,
+					((uintptr_t)header) ^ offset ^ size);
+	gd = pgd;
+
+	if (ret != ROM_API_OKAY) {
+		printf("ROMAPI: download failure offset 0x%x size 0x%x\n",
+		       offset, size);
+		return -1;
+	}
+
+	if (IS_ENABLED(CONFIG_SPL_LOAD_FIT) &&
+	    image_get_magic(header) == FDT_MAGIC) {
+		struct spl_load_info load;
+
+		memset(&load, 0, sizeof(load));
+		load.bl_len = pagesize;
+		load.read = spl_romapi_read_seekable;
+		load.priv = &pagesize;
+		return spl_load_simple_fit(spl_image, &load,
+					   offset / pagesize, header);
+	} else {
+		/* TODO */
+		puts("Can't support legacy image\n");
+		return -1;
+	}
+
+	return 0;
+}
+
+static ulong spl_ram_load_read(struct spl_load_info *load, ulong sector,
+			       ulong count, void *buf)
+{
+	memcpy(buf, (void *)(sector), count);
+
+	if (load->priv) {
+		ulong *p = (ulong *)load->priv;
+		ulong total = sector + count;
+
+		if (total > *p)
+			*p = total;
+	}
+
+	return count;
+}
+
+static ulong get_fit_image_size(void *fit)
+{
+	struct spl_image_info spl_image;
+	struct spl_load_info spl_load_info;
+	ulong last = (ulong)fit;
+
+	memset(&spl_load_info, 0, sizeof(spl_load_info));
+	spl_load_info.bl_len = 1;
+	spl_load_info.read = spl_ram_load_read;
+	spl_load_info.priv = &last;
+
+	spl_load_simple_fit(&spl_image, &spl_load_info,
+			    (uintptr_t)fit, fit);
+
+	return last - (ulong)fit;
+}
+
+u8 *search_fit_header(u8 *p, int size)
+{
+	int i;
+
+	for (i = 0; i < size; i += 4)
+		if (genimg_get_format(p + i) == IMAGE_FORMAT_FIT)
+			return p + i;
+
+	return NULL;
+}
+
+static int spl_romapi_load_image_stream(struct spl_image_info *spl_image,
+					struct spl_boot_device *bootdev)
+{
+	struct spl_load_info load;
+	volatile gd_t *pgd = gd;
+	u32 pagesize, pg;
+	int ret;
+	int i = 0;
+	u8 *p = (u8 *)CONFIG_IMX_ROMAPI_LOADADDR;
+	u8 *pfit = NULL;
+	int imagesize;
+	int total;
+
+	ret = g_rom_api->query_boot_infor(QUERY_PAGE_SZ, &pagesize,
+					  ((uintptr_t)&pagesize) ^ QUERY_PAGE_SZ);
+	gd = pgd;
+
+	if (ret != ROM_API_OKAY)
+		puts("failure at query_boot_info\n");
+
+	pg = pagesize;
+	if (pg < 1024)
+		pg = 1024;
+
+	for (i = 0; i < 640; i++) {
+		ret = g_rom_api->download_image(p, 0, pg,
+						((uintptr_t)p) ^ pg);
+		gd = pgd;
+
+		if (ret != ROM_API_OKAY) {
+			puts("Steam(USB) download failure\n");
+			return -1;
+		}
+
+		pfit = search_fit_header(p, pg);
+		p += pg;
+
+		if (pfit)
+			break;
+	}
+
+	if (!pfit) {
+		puts("Can't found uboot FIT image in 640K range \n");
+		return -1;
+	}
+
+	if (p - pfit < sizeof(struct fdt_header)) {
+		ret = g_rom_api->download_image(p, 0, pg,  ((uintptr_t)p) ^ pg);
+		gd = pgd;
+
+		if (ret != ROM_API_OKAY) {
+			puts("Steam(USB) download failure\n");
+			return -1;
+		}
+
+		p += pg;
+	}
+
+	imagesize = fit_get_size(pfit);
+	printf("Find FIT header 0x&%p, size %d\n", pfit, imagesize);
+
+	if (p - pfit < imagesize) {
+		imagesize -= p - pfit;
+		/*need pagesize hear after ROM fix USB problme*/
+		imagesize += pg - 1;
+		imagesize /= pg;
+		imagesize *= pg;
+
+		printf("Need continue download %d\n", imagesize);
+
+		ret = g_rom_api->download_image(p, 0, imagesize,
+						((uintptr_t)p) ^ imagesize);
+		gd = pgd;
+
+		p += imagesize;
+
+		if (ret != ROM_API_OKAY) {
+			printf("Failure download %d\n", imagesize);
+			return -1;
+		}
+	}
+
+	total = get_fit_image_size(pfit);
+	total += 3;
+	total &= ~0x3;
+
+	imagesize = total - (p - pfit);
+
+	imagesize += pagesize - 1;
+	imagesize /= pagesize;
+	imagesize *= pagesize;
+
+	printf("Download %d, total fit %d\n", imagesize, total);
+
+	ret = g_rom_api->download_image(p, 0, imagesize,
+					((uintptr_t)p) ^ imagesize);
+	if (ret != ROM_API_OKAY)
+		printf("ROM download failure %d\n", imagesize);
+
+	memset(&load, 0, sizeof(load));
+	load.bl_len = 1;
+	load.read = spl_ram_load_read;
+
+	return spl_load_simple_fit(spl_image, &load, (ulong)pfit, pfit);
+}
+
+int board_return_to_bootrom(struct spl_image_info *spl_image,
+			    struct spl_boot_device *bootdev)
+{
+	volatile gd_t *pgd = gd;
+	int ret;
+	u32 boot;
+
+	ret = g_rom_api->query_boot_infor(QUERY_BT_DEV, &boot,
+					  ((uintptr_t)&boot) ^ QUERY_BT_DEV);
+	gd =  pgd;
+
+	if (ret != ROM_API_OKAY) {
+		puts("ROMAPI: failure at query_boot_info\n");
+		return -1;
+	}
+
+	if (is_boot_from_stream_device(boot))
+		return spl_romapi_load_image_stream(spl_image, bootdev);
+
+	return spl_romapi_load_image_seekable(spl_image, bootdev, boot);
+}
-- 
2.16.4

^ permalink raw reply related	[flat|nested] 75+ messages in thread

* [U-Boot] [PATCH V2 43/51] imx: cpu: restrict get_boot_device
  2019-07-08  1:38 [U-Boot] [PATCH V2 00/51] Support i.MX8MM/N Peng Fan
                   ` (41 preceding siblings ...)
  2019-07-08  1:40 ` [U-Boot] [PATCH V2 42/51] imx: add rom api support Peng Fan
@ 2019-07-08  1:40 ` Peng Fan
  2019-07-08  1:40 ` [U-Boot] [PATCH V2 44/51] imx8mn: add get_boot_device Peng Fan
                   ` (8 subsequent siblings)
  51 siblings, 0 replies; 75+ messages in thread
From: Peng Fan @ 2019-07-08  1:40 UTC (permalink / raw)
  To: u-boot

i.MX8MN has its own get_boot_device, so restrict with i.MX8MQ and
i.MX8MM.

Signed-off-by: Peng Fan <peng.fan@nxp.com>
---
 arch/arm/mach-imx/cpu.c | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/arch/arm/mach-imx/cpu.c b/arch/arm/mach-imx/cpu.c
index 9c699e8f50..7f2dc3f09d 100644
--- a/arch/arm/mach-imx/cpu.c
+++ b/arch/arm/mach-imx/cpu.c
@@ -426,7 +426,7 @@ u32 get_cpu_temp_grade(int *minc, int *maxc)
 }
 #endif
 
-#if defined(CONFIG_MX7) || defined(CONFIG_IMX8M)
+#if defined(CONFIG_MX7) || defined(CONFIG_IMX8MQ) || defined(CONFIG_IMX8MM)
 enum boot_device get_boot_device(void)
 {
 	struct bootrom_sw_info **p =
-- 
2.16.4

^ permalink raw reply related	[flat|nested] 75+ messages in thread

* [U-Boot] [PATCH V2 44/51] imx8mn: add get_boot_device
  2019-07-08  1:38 [U-Boot] [PATCH V2 00/51] Support i.MX8MM/N Peng Fan
                   ` (42 preceding siblings ...)
  2019-07-08  1:40 ` [U-Boot] [PATCH V2 43/51] imx: cpu: restrict get_boot_device Peng Fan
@ 2019-07-08  1:40 ` Peng Fan
  2019-07-08  1:40 ` [U-Boot] [PATCH V2 45/51] tools: imx8mimage: add ROM VERSION Peng Fan
                   ` (7 subsequent siblings)
  51 siblings, 0 replies; 75+ messages in thread
From: Peng Fan @ 2019-07-08  1:40 UTC (permalink / raw)
  To: u-boot

No ROM INFO structure on iMX8MN, use new ROM API to get boot device
from ROM.

Signed-off-by: Peng Fan <peng.fan@nxp.com>
---
 arch/arm/mach-imx/imx8m/soc.c | 48 +++++++++++++++++++++++++++++++++++++++++++
 1 file changed, 48 insertions(+)

diff --git a/arch/arm/mach-imx/imx8m/soc.c b/arch/arm/mach-imx/imx8m/soc.c
index 98896893c9..23e1de9401 100644
--- a/arch/arm/mach-imx/imx8m/soc.c
+++ b/arch/arm/mach-imx/imx8m/soc.c
@@ -263,6 +263,54 @@ int arch_cpu_init(void)
 	return 0;
 }
 
+#if defined(CONFIG_IMX8MN)
+struct rom_api *g_rom_api = (struct rom_api *)0x980;
+
+enum boot_device get_boot_device(void)
+{
+	volatile gd_t *pgd = gd;
+	int ret;
+	u32 boot;
+	u16 boot_type;
+	u8 boot_instance;
+	enum boot_device boot_dev = SD1_BOOT;
+
+	ret = g_rom_api->query_boot_infor(QUERY_BT_DEV, &boot,
+					  ((uintptr_t)&boot) ^ QUERY_BT_DEV);
+	gd = pgd;
+
+	if (ret != ROM_API_OKAY) {
+		puts("ROMAPI: failure at query_boot_info\n");
+		return -1;
+	}
+
+	boot_type = boot >> 16;
+	boot_instance = (boot >> 8) & 0xff;
+
+	switch (boot_type) {
+	case BT_DEV_TYPE_SD:
+		boot_dev = boot_instance + SD1_BOOT;
+		break;
+	case BT_DEV_TYPE_MMC:
+		boot_dev = boot_instance + MMC1_BOOT;
+		break;
+	case BT_DEV_TYPE_NAND:
+		boot_dev = NAND_BOOT;
+		break;
+	case BT_DEV_TYPE_FLEXSPINOR:
+		boot_dev = QSPI_BOOT;
+		break;
+	case BT_DEV_TYPE_USB:
+		boot_dev = USB_BOOT;
+		break;
+	default:
+		break;
+	}
+
+	return boot_dev;
+}
+#endif
+
 bool is_usb_boot(void)
 {
 	return get_boot_device() == USB_BOOT;
-- 
2.16.4

^ permalink raw reply related	[flat|nested] 75+ messages in thread

* [U-Boot] [PATCH V2 45/51] tools: imx8mimage: add ROM VERSION
  2019-07-08  1:38 [U-Boot] [PATCH V2 00/51] Support i.MX8MM/N Peng Fan
                   ` (43 preceding siblings ...)
  2019-07-08  1:40 ` [U-Boot] [PATCH V2 44/51] imx8mn: add get_boot_device Peng Fan
@ 2019-07-08  1:40 ` Peng Fan
  2019-07-08  1:40 ` [U-Boot] [PATCH V2 46/51] pinctrl: imx8m: support i.MX8MN Peng Fan
                   ` (6 subsequent siblings)
  51 siblings, 0 replies; 75+ messages in thread
From: Peng Fan @ 2019-07-08  1:40 UTC (permalink / raw)
  To: u-boot

The IVT offset is changed on i.MX8MN. Use ROM_VERSION to pass the
v1 or v2 to mkimage.
v1 is for iMX8MQ and iMX8MM
v2 is for iMX8M Nano (iMX8MN)

Signed-off-by: Peng Fan <peng.fan@nxp.com>
---
 include/imximage.h |  1 +
 tools/imx8mimage.c | 24 ++++++++++++++++++++++--
 2 files changed, 23 insertions(+), 2 deletions(-)

diff --git a/include/imximage.h b/include/imximage.h
index 544babb53a..ace5cf8601 100644
--- a/include/imximage.h
+++ b/include/imximage.h
@@ -79,6 +79,7 @@ enum imximage_cmd {
 	CMD_LOADER,
 	CMD_SECOND_LOADER,
 	CMD_DDR_FW,
+	CMD_ROM_VERSION,
 };
 
 enum imximage_fld_types {
diff --git a/tools/imx8mimage.c b/tools/imx8mimage.c
index 6c02337698..2b0d946a7d 100644
--- a/tools/imx8mimage.c
+++ b/tools/imx8mimage.c
@@ -21,6 +21,11 @@ static uint32_t sld_header_off;
 static uint32_t ivt_offset;
 static uint32_t using_fit;
 
+#define ROM_V1 1
+#define ROM_V2 2
+
+static uint32_t rom_version = ROM_V1;
+
 #define CSF_SIZE 0x2000
 #define HDMI_IVT_ID 0
 #define IMAGE_IVT_ID 1
@@ -71,6 +76,7 @@ static table_entry_t imx8mimage_cmds[] = {
 	{CMD_LOADER,            "LOADER",               "loader image",       },
 	{CMD_SECOND_LOADER,     "SECOND_LOADER",        "2nd loader image",   },
 	{CMD_DDR_FW,            "DDR_FW",               "ddr firmware",       },
+	{CMD_ROM_VERSION,       "ROM_VERSION",          "rom version",        },
 	{-1,                    "",                     "",	              },
 };
 
@@ -90,6 +96,9 @@ static void parse_cfg_cmd(int32_t cmd, char *token, char *name, int lineno)
 						token);
 		if (!strncmp(token, "sd", 2))
 			rom_image_offset = 0x8000;
+
+		if (rom_version == ROM_V2)
+			ivt_offset = 0;
 		break;
 	case CMD_LOADER:
 		ap_img = token;
@@ -103,6 +112,15 @@ static void parse_cfg_cmd(int32_t cmd, char *token, char *name, int lineno)
 	case CMD_DDR_FW:
 		/* Do nothing */
 		break;
+	case CMD_ROM_VERSION:
+		if (!strncmp(token, "v2", 2)) {
+			rom_version = ROM_V2;
+			ivt_offset = 0;
+		} else if (!strncmp(token, "v1", 2)) {
+			rom_version = ROM_V1;
+		}
+		break;
+
 	}
 }
 
@@ -491,8 +509,10 @@ void build_image(int ofd)
 			 * Record the second bootloader relative offset in
 			 * image's IVT reserved1
 			 */
-			imx_header[IMAGE_IVT_ID].fhdr.reserved1 =
-				sld_header_off - header_image_off;
+			if (rom_version == ROM_V1) {
+				imx_header[IMAGE_IVT_ID].fhdr.reserved1 =
+					sld_header_off - header_image_off;
+			}
 			sld_fd = open(sld_img, O_RDONLY | O_BINARY);
 			if (sld_fd < 0) {
 				fprintf(stderr, "%s: Can't open: %s\n",
-- 
2.16.4

^ permalink raw reply related	[flat|nested] 75+ messages in thread

* [U-Boot] [PATCH V2 46/51] pinctrl: imx8m: support i.MX8MN
  2019-07-08  1:38 [U-Boot] [PATCH V2 00/51] Support i.MX8MM/N Peng Fan
                   ` (44 preceding siblings ...)
  2019-07-08  1:40 ` [U-Boot] [PATCH V2 45/51] tools: imx8mimage: add ROM VERSION Peng Fan
@ 2019-07-08  1:40 ` Peng Fan
  2019-07-08  1:40 ` [U-Boot] [PATCH V2 47/51] tools: imx8m_image: support ddr4 firmware Peng Fan
                   ` (5 subsequent siblings)
  51 siblings, 0 replies; 75+ messages in thread
From: Peng Fan @ 2019-07-08  1:40 UTC (permalink / raw)
  To: u-boot

Support i.MX8MN in imx8m pinctrl driver

Signed-off-by: Peng Fan <peng.fan@nxp.com>
---
 drivers/pinctrl/nxp/pinctrl-imx8m.c | 1 +
 1 file changed, 1 insertion(+)

diff --git a/drivers/pinctrl/nxp/pinctrl-imx8m.c b/drivers/pinctrl/nxp/pinctrl-imx8m.c
index 8bb03b7a62..b3844314b3 100644
--- a/drivers/pinctrl/nxp/pinctrl-imx8m.c
+++ b/drivers/pinctrl/nxp/pinctrl-imx8m.c
@@ -21,6 +21,7 @@ static int imx8mq_pinctrl_probe(struct udevice *dev)
 static const struct udevice_id imx8m_pinctrl_match[] = {
 	{ .compatible = "fsl,imx8mq-iomuxc", .data = (ulong)&imx8mq_pinctrl_soc_info },
 	{ .compatible = "fsl,imx8mm-iomuxc", .data = (ulong)&imx8mq_pinctrl_soc_info },
+	{ .compatible = "fsl,imx8mn-iomuxc", .data = (ulong)&imx8mq_pinctrl_soc_info },
 	{ /* sentinel */ }
 };
 
-- 
2.16.4

^ permalink raw reply related	[flat|nested] 75+ messages in thread

* [U-Boot] [PATCH V2 47/51] tools: imx8m_image: support ddr4 firmware
  2019-07-08  1:38 [U-Boot] [PATCH V2 00/51] Support i.MX8MM/N Peng Fan
                   ` (45 preceding siblings ...)
  2019-07-08  1:40 ` [U-Boot] [PATCH V2 46/51] pinctrl: imx8m: support i.MX8MN Peng Fan
@ 2019-07-08  1:40 ` Peng Fan
  2019-07-08  1:40 ` [U-Boot] [PATCH V2 48/51] clk: imx: add i.MX8MN clk support Peng Fan
                   ` (4 subsequent siblings)
  51 siblings, 0 replies; 75+ messages in thread
From: Peng Fan @ 2019-07-08  1:40 UTC (permalink / raw)
  To: u-boot

some boards use ddr4, not lpddr4, so we need to check ddr4 firmware.

Signed-off-by: Peng Fan <peng.fan@nxp.com>
---
 tools/imx8m_image.sh | 10 ++++++++++
 1 file changed, 10 insertions(+)

diff --git a/tools/imx8m_image.sh b/tools/imx8m_image.sh
index 08a6a48180..603ba6e8f4 100755
--- a/tools/imx8m_image.sh
+++ b/tools/imx8m_image.sh
@@ -39,6 +39,16 @@ if [ $post_process = 1 ]; then
 		cat spl/u-boot-spl-pad.bin lpddr4_pmu_train_1d_fw.bin lpddr4_pmu_train_2d_fw.bin > spl/u-boot-spl-ddr.bin
 		rm -f lpddr4_pmu_train_1d_fw.bin lpddr4_pmu_train_2d_fw.bin lpddr4_pmu_train_1d_imem_pad.bin lpddr4_pmu_train_1d_dmem_pad.bin lpddr4_pmu_train_2d_imem_pad.bin spl/u-boot-spl-pad.bin
 	fi
+	if [ -f $srctree/ddr4_imem_1d.bin ]; then
+		objcopy -I binary -O binary --pad-to 0x8000 --gap-fill=0x0 $srctree/ddr4_imem_1d.bin ddr4_imem_1d_pad.bin
+		objcopy -I binary -O binary --pad-to 0x4000 --gap-fill=0x0 $srctree/ddr4_dmem_1d.bin ddr4_dmem_1d_pad.bin
+		objcopy -I binary -O binary --pad-to 0x8000 --gap-fill=0x0 $srctree/ddr4_imem_2d.bin ddr4_imem_2d_pad.bin
+		cat ddr4_imem_1d_pad.bin ddr4_dmem_1d_pad.bin > ddr4_1d_fw.bin
+		cat ddr4_imem_2d_pad.bin $srctree/ddr4_dmem_2d.bin > ddr4_2d_fw.bin
+		dd if=spl/u-boot-spl.bin of=spl/u-boot-spl-pad.bin bs=4 conv=sync
+		cat spl/u-boot-spl-pad.bin ddr4_1d_fw.bin ddr4_2d_fw.bin > spl/u-boot-spl-ddr.bin
+		rm -f ddr4_1d_fw.bin ddr4_2d_fw.bin ddr4_imem_1d_pad.bin ddr4_dmem_1d_pad.bin ddr4_imem_2d_pad.bin spl/u-boot-spl-pad.bin
+	fi
 fi
 
 exit 0
-- 
2.16.4

^ permalink raw reply related	[flat|nested] 75+ messages in thread

* [U-Boot] [PATCH V2 48/51] clk: imx: add i.MX8MN clk support
  2019-07-08  1:38 [U-Boot] [PATCH V2 00/51] Support i.MX8MM/N Peng Fan
                   ` (46 preceding siblings ...)
  2019-07-08  1:40 ` [U-Boot] [PATCH V2 47/51] tools: imx8m_image: support ddr4 firmware Peng Fan
@ 2019-07-08  1:40 ` Peng Fan
  2019-07-08  1:40 ` [U-Boot] [PATCH V2 49/51] imx8m: add i.MX8MN ddr4 image cfg file Peng Fan
                   ` (3 subsequent siblings)
  51 siblings, 0 replies; 75+ messages in thread
From: Peng Fan @ 2019-07-08  1:40 UTC (permalink / raw)
  To: u-boot

Reuse i.MX8MM clk driver for i.MX8MN.

Signed-off-by: Peng Fan <peng.fan@nxp.com>
---
 drivers/clk/imx/Kconfig      |  7 +++++++
 drivers/clk/imx/Makefile     |  2 +-
 drivers/clk/imx/clk-imx8mm.c | 15 +++++++++++++++
 3 files changed, 23 insertions(+), 1 deletion(-)

diff --git a/drivers/clk/imx/Kconfig b/drivers/clk/imx/Kconfig
index 07ecad0a72..4beaaf507b 100644
--- a/drivers/clk/imx/Kconfig
+++ b/drivers/clk/imx/Kconfig
@@ -11,3 +11,10 @@ config CLK_IMX8MM
 	select CLK
 	help
 	  This enables support clock driver for i.MX8 platforms.
+
+config CLK_IMX8MN
+	bool "Clock support for i.MX8MM"
+	depends on IMX8MN
+	select CLK
+	help
+	  This enables support clock driver for i.MX8MN platforms.
diff --git a/drivers/clk/imx/Makefile b/drivers/clk/imx/Makefile
index b55566f2e9..1d30c5be6b 100644
--- a/drivers/clk/imx/Makefile
+++ b/drivers/clk/imx/Makefile
@@ -8,4 +8,4 @@ ifdef CONFIG_CLK_IMX8
 obj-$(CONFIG_IMX8QXP) += clk-imx8qxp.o
 obj-$(CONFIG_IMX8QM) += clk-imx8qm.o
 endif
-obj-$(CONFIG_CLK_IMX8MM) += clk-imx8mm.o
+obj-$(CONFIG_CLK_IMX8MM)$(CONFIG_CLK_IMX8MN) += clk-imx8mm.o
diff --git a/drivers/clk/imx/clk-imx8mm.c b/drivers/clk/imx/clk-imx8mm.c
index 1e0669494f..e0b7d0fdc9 100644
--- a/drivers/clk/imx/clk-imx8mm.c
+++ b/drivers/clk/imx/clk-imx8mm.c
@@ -9,6 +9,7 @@
 #include <dm.h>
 #include <asm/arch/clock.h>
 #include <dt-bindings/clock/imx8mm-clock.h>
+#include <dt-bindings/clock/imx8mn-clock.h>
 
 static ulong imx8mm_clk_get_rate(struct clk *clk)
 {
@@ -16,17 +17,24 @@ static ulong imx8mm_clk_get_rate(struct clk *clk)
 
 	switch (clk->id) {
 	case IMX8MM_CLK_USDHC1_ROOT:
+	case IMX8MN_CLK_USDHC1_ROOT:
 		return get_root_clk(USDHC1_CLK_ROOT);
+	case IMX8MN_CLK_USDHC2_ROOT:
 	case IMX8MM_CLK_USDHC2_ROOT:
 		return get_root_clk(USDHC2_CLK_ROOT);
+	case IMX8MN_CLK_USDHC3_ROOT:
 	case IMX8MM_CLK_USDHC3_ROOT:
 		return get_root_clk(USDHC3_CLK_ROOT);
+	case IMX8MN_CLK_I2C1:
 	case IMX8MM_CLK_I2C1:
 		return get_root_clk(I2C1_CLK_ROOT);
+	case IMX8MN_CLK_I2C2:
 	case IMX8MM_CLK_I2C2:
 		return get_root_clk(I2C2_CLK_ROOT);
+	case IMX8MN_CLK_I2C3:
 	case IMX8MM_CLK_I2C3:
 		return get_root_clk(I2C3_CLK_ROOT);
+	case IMX8MN_CLK_I2C4:
 	case IMX8MM_CLK_I2C4:
 		return get_root_clk(I2C4_CLK_ROOT);
 	}
@@ -37,18 +45,25 @@ static ulong imx8mm_clk_get_rate(struct clk *clk)
 static int __imx8mm_clk_enable(struct clk *clk, bool enable)
 {
 	switch (clk->id) {
+	case IMX8MN_CLK_USDHC1_ROOT:
 	case IMX8MM_CLK_USDHC1_ROOT:
 		return clock_enable(CCGR_USDHC1, enable);
+	case IMX8MN_CLK_USDHC2_ROOT:
 	case IMX8MM_CLK_USDHC2_ROOT:
 		return clock_enable(CCGR_USDHC2, enable);
+	case IMX8MN_CLK_USDHC3_ROOT:
 	case IMX8MM_CLK_USDHC3_ROOT:
 		return clock_enable(CCGR_USDHC3, enable);
+	case IMX8MN_CLK_I2C1:
 	case IMX8MM_CLK_I2C1:
 		return clock_enable(CCGR_I2C1, enable);
+	case IMX8MN_CLK_I2C2:
 	case IMX8MM_CLK_I2C2:
 		return clock_enable(CCGR_I2C2, enable);
+	case IMX8MN_CLK_I2C3:
 	case IMX8MM_CLK_I2C3:
 		return clock_enable(CCGR_I2C3, enable);
+	case IMX8MN_CLK_I2C4:
 	case IMX8MM_CLK_I2C4:
 		return clock_enable(CCGR_I2C4, enable);
 	}
-- 
2.16.4

^ permalink raw reply related	[flat|nested] 75+ messages in thread

* [U-Boot] [PATCH V2 49/51] imx8m: add i.MX8MN ddr4 image cfg file
  2019-07-08  1:38 [U-Boot] [PATCH V2 00/51] Support i.MX8MM/N Peng Fan
                   ` (47 preceding siblings ...)
  2019-07-08  1:40 ` [U-Boot] [PATCH V2 48/51] clk: imx: add i.MX8MN clk support Peng Fan
@ 2019-07-08  1:40 ` Peng Fan
  2019-07-08  1:40 ` [U-Boot] [PATCH V2 50/51] imx: add dtsi for i.MX8MN Peng Fan
                   ` (2 subsequent siblings)
  51 siblings, 0 replies; 75+ messages in thread
From: Peng Fan @ 2019-07-08  1:40 UTC (permalink / raw)
  To: u-boot

Add cfg file for i.MX8MN DDR4

Signed-off-by: Peng Fan <peng.fan@nxp.com>
---
 arch/arm/mach-imx/imx8m/imximage-8mn-ddr4.cfg | 17 +++++++++++++++++
 1 file changed, 17 insertions(+)
 create mode 100644 arch/arm/mach-imx/imx8m/imximage-8mn-ddr4.cfg

diff --git a/arch/arm/mach-imx/imx8m/imximage-8mn-ddr4.cfg b/arch/arm/mach-imx/imx8m/imximage-8mn-ddr4.cfg
new file mode 100644
index 0000000000..1405c6560c
--- /dev/null
+++ b/arch/arm/mach-imx/imx8m/imximage-8mn-ddr4.cfg
@@ -0,0 +1,17 @@
+/* SPDX-License-Identifier: GPL-2.0+ */
+/*
+ * Copyright 2019 NXP
+ */
+
+#define __ASSEMBLY__
+
+FIT
+ROM_VERSION	v2
+BOOT_FROM	sd
+LOADER		spl/u-boot-spl-ddr.bin	0x912000
+SECOND_LOADER	u-boot.itb		0x40200000 0x60000
+
+DDR_FW ddr4_imem_1d.bin
+DDR_FW ddr4_dmem_1d.bin
+DDR_FW ddr4_imem_2d.bin
+DDR_FW ddr4_dmem_2d.bin
-- 
2.16.4

^ permalink raw reply related	[flat|nested] 75+ messages in thread

* [U-Boot] [PATCH V2 50/51] imx: add dtsi for i.MX8MN
  2019-07-08  1:38 [U-Boot] [PATCH V2 00/51] Support i.MX8MM/N Peng Fan
                   ` (48 preceding siblings ...)
  2019-07-08  1:40 ` [U-Boot] [PATCH V2 49/51] imx8m: add i.MX8MN ddr4 image cfg file Peng Fan
@ 2019-07-08  1:40 ` Peng Fan
  2019-07-10  8:08   ` Lukasz Majewski
  2019-07-08  1:40 ` [U-Boot] [PATCH V2 51/51] imx: add i.MX8MN DDR4 board support Peng Fan
  2019-07-08  8:47 ` [U-Boot] [PATCH V2 00/51] Support i.MX8MM/N Schrempf Frieder
  51 siblings, 1 reply; 75+ messages in thread
From: Peng Fan @ 2019-07-08  1:40 UTC (permalink / raw)
  To: u-boot

Add dtsi for i.MX8MN

Signed-off-by: Peng Fan <peng.fan@nxp.com>
---
 arch/arm/dts/imx8mn-pinfunc.h            | 646 ++++++++++++++++++++++++++++
 arch/arm/dts/imx8mn.dtsi                 | 712 +++++++++++++++++++++++++++++++
 include/dt-bindings/clock/imx8mn-clock.h | 215 ++++++++++
 3 files changed, 1573 insertions(+)
 create mode 100644 arch/arm/dts/imx8mn-pinfunc.h
 create mode 100644 arch/arm/dts/imx8mn.dtsi
 create mode 100644 include/dt-bindings/clock/imx8mn-clock.h

diff --git a/arch/arm/dts/imx8mn-pinfunc.h b/arch/arm/dts/imx8mn-pinfunc.h
new file mode 100644
index 0000000000..3de8168cf8
--- /dev/null
+++ b/arch/arm/dts/imx8mn-pinfunc.h
@@ -0,0 +1,646 @@
+/* SPDX-License-Identifier: GPL-2.0+ */
+/*
+ * Copyright 2019 NXP
+ *
+ */
+
+#ifndef __DTS_IMX8MN_PINFUNC_H
+#define __DTS_IMX8MN_PINFUNC_H
+
+/*
+ * The pin function ID is a tuple of
+ * <mux_reg conf_reg input_reg mux_mode input_val>
+ */
+#define MX8MN_IOMUXC_BOOT_MODE2_CCMSRCGPCMIX_BOOT_MODE2                        0x0020 0x025C 0x0000 0x0 0x0
+#define MX8MN_IOMUXC_BOOT_MODE2_I2C1_SCL                                       0x0020 0x025C 0x055C 0x1 0x3
+#define MX8MN_IOMUXC_BOOT_MODE3_CCMSRCGPCMIX_BOOT_MODE3                        0x0024 0x0260 0x0000 0x0 0x0
+#define MX8MN_IOMUXC_BOOT_MODE3_I2C1_SDA                                       0x0024 0x0260 0x056C 0x1 0x3
+#define MX8MN_IOMUXC_GPIO1_IO00_GPIO1_IO0                                      0x0028 0x0290 0x0000 0x0 0x0
+#define MX8MN_IOMUXC_GPIO1_IO00_CCMSRCGPCMIX_ENET_PHY_REF_CLK_ROOT             0x0028 0x0290 0x0000 0x1 0x0
+#define MX8MN_IOMUXC_GPIO1_IO00_ANAMIX_REF_CLK_32K                             0x0028 0x0290 0x0000 0x5 0x0
+#define MX8MN_IOMUXC_GPIO1_IO00_CCMSRCGPCMIX_EXT_CLK1                          0x0028 0x0290 0x0000 0x6 0x0
+#define MX8MN_IOMUXC_GPIO1_IO01_GPIO1_IO1                                      0x002C 0x0294 0x0000 0x0 0x0
+#define MX8MN_IOMUXC_GPIO1_IO01_PWM1_OUT                                       0x002C 0x0294 0x0000 0x1 0x0
+#define MX8MN_IOMUXC_GPIO1_IO01_ANAMIX_REF_CLK_24M                             0x002C 0x0294 0x0000 0x5 0x0
+#define MX8MN_IOMUXC_GPIO1_IO01_CCMSRCGPCMIX_EXT_CLK2                          0x002C 0x0294 0x0000 0x6 0x0
+#define MX8MN_IOMUXC_GPIO1_IO02_GPIO1_IO2                                      0x0030 0x0298 0x0000 0x0 0x0
+#define MX8MN_IOMUXC_GPIO1_IO02_WDOG1_WDOG_B                                   0x0030 0x0298 0x0000 0x1 0x0
+#define MX8MN_IOMUXC_GPIO1_IO02_WDOG1_WDOG_ANY                                 0x0030 0x0298 0x0000 0x5 0x0
+#define MX8MN_IOMUXC_GPIO1_IO03_GPIO1_IO3                                      0x0034 0x029C 0x0000 0x0 0x0
+#define MX8MN_IOMUXC_GPIO1_IO03_USDHC1_VSELECT                                 0x0034 0x029C 0x0000 0x1 0x0
+#define MX8MN_IOMUXC_GPIO1_IO03_SDMA1_EXT_EVENT0                               0x0034 0x029C 0x0000 0x5 0x0
+#define MX8MN_IOMUXC_GPIO1_IO03_ANAMIX_XTAL_OK                                 0x0034 0x029C 0x0000 0x6 0x0
+#define MX8MN_IOMUXC_GPIO1_IO04_GPIO1_IO4                                      0x0038 0x02A0 0x0000 0x0 0x0
+#define MX8MN_IOMUXC_GPIO1_IO04_USDHC2_VSELECT                                 0x0038 0x02A0 0x0000 0x1 0x0
+#define MX8MN_IOMUXC_GPIO1_IO04_SDMA1_EXT_EVENT1                               0x0038 0x02A0 0x0000 0x5 0x0
+#define MX8MN_IOMUXC_GPIO1_IO04_ANAMIX_XTAL_OK_LV                              0x0038 0x02A0 0x0000 0x6 0x0
+#define MX8MN_IOMUXC_GPIO1_IO05_GPIO1_IO5                                      0x003C 0x02A4 0x0000 0x0 0x0
+#define MX8MN_IOMUXC_GPIO1_IO05_M4_NMI                                         0x003C 0x02A4 0x0000 0x1 0x0
+#define MX8MN_IOMUXC_GPIO1_IO05_CCMSRCGPCMIX_PMIC_READY                        0x003C 0x02A4 0x04BC 0x5 0x0
+#define MX8MN_IOMUXC_GPIO1_IO05_CCMSRCGPCMIX_INT_BOOT                          0x003C 0x02A4 0x0000 0x6 0x0
+#define MX8MN_IOMUXC_GPIO1_IO06_GPIO1_IO6                                      0x0040 0x02A8 0x0000 0x0 0x0
+#define MX8MN_IOMUXC_GPIO1_IO06_ENET1_MDC                                      0x0040 0x02A8 0x0000 0x1 0x0
+#define MX8MN_IOMUXC_GPIO1_IO06_USDHC1_CD_B                                    0x0040 0x02A8 0x0000 0x5 0x0
+#define MX8MN_IOMUXC_GPIO1_IO06_CCMSRCGPCMIX_EXT_CLK3                          0x0040 0x02A8 0x0000 0x6 0x0
+#define MX8MN_IOMUXC_GPIO1_IO07_GPIO1_IO7                                      0x0044 0x02AC 0x0000 0x0 0x0
+#define MX8MN_IOMUXC_GPIO1_IO07_ENET1_MDIO                                     0x0044 0x02AC 0x04C0 0x1 0x0
+#define MX8MN_IOMUXC_GPIO1_IO07_USDHC1_WP                                      0x0044 0x02AC 0x0000 0x5 0x0
+#define MX8MN_IOMUXC_GPIO1_IO07_CCMSRCGPCMIX_EXT_CLK4                          0x0044 0x02AC 0x0000 0x6 0x0
+#define MX8MN_IOMUXC_GPIO1_IO08_GPIO1_IO8                                      0x0048 0x02B0 0x0000 0x0 0x0
+#define MX8MN_IOMUXC_GPIO1_IO08_ENET1_1588_EVENT0_IN                           0x0048 0x02B0 0x0000 0x1 0x0
+#define MX8MN_IOMUXC_GPIO1_IO08_PWM1_OUT                                       0x0048 0x02B0 0x0000 0x2 0x0
+#define MX8MN_IOMUXC_GPIO1_IO08_USDHC2_RESET_B                                 0x0048 0x02B0 0x0000 0x5 0x0
+#define MX8MN_IOMUXC_GPIO1_IO08_CCMSRCGPCMIX_WAIT                              0x0048 0x02B0 0x0000 0x6 0x0
+#define MX8MN_IOMUXC_GPIO1_IO09_GPIO1_IO9                                      0x004C 0x02B4 0x0000 0x0 0x0
+#define MX8MN_IOMUXC_GPIO1_IO09_ENET1_1588_EVENT0_OUT                          0x004C 0x02B4 0x0000 0x1 0x0
+#define MX8MN_IOMUXC_GPIO1_IO09_PWM2_OUT                                       0x004C 0x02B4 0x0000 0x2 0x0
+#define MX8MN_IOMUXC_GPIO1_IO09_USDHC3_RESET_B                                 0x004C 0x02B4 0x0000 0x4 0x0
+#define MX8MN_IOMUXC_GPIO1_IO09_SDMA2_EXT_EVENT0                               0x004C 0x02B4 0x0000 0x5 0x0
+#define MX8MN_IOMUXC_GPIO1_IO09_CCMSRCGPCMIX_STOP                              0x004C 0x02B4 0x0000 0x6 0x0
+#define MX8MN_IOMUXC_GPIO1_IO10_GPIO1_IO10                                     0x0050 0x02B8 0x0000 0x0 0x0
+#define MX8MN_IOMUXC_GPIO1_IO10_USB1_OTG_ID                                    0x0050 0x02B8 0x0000 0x1 0x0
+#define MX8MN_IOMUXC_GPIO1_IO10_PWM3_OUT                                       0x0050 0x02B8 0x0000 0x2 0x0
+#define MX8MN_IOMUXC_GPIO1_IO11_GPIO1_IO11                                     0x0054 0x02BC 0x0000 0x0 0x0
+#define MX8MN_IOMUXC_GPIO1_IO11_PWM2_OUT                                       0x0054 0x02BC 0x0000 0x1 0x0
+#define MX8MN_IOMUXC_GPIO1_IO11_USDHC3_VSELECT                                 0x0054 0x02BC 0x0000 0x4 0x0
+#define MX8MN_IOMUXC_GPIO1_IO11_CCMSRCGPCMIX_PMIC_READY                        0x0054 0x02BC 0x04BC 0x5 0x1
+#define MX8MN_IOMUXC_GPIO1_IO11_CCMSRCGPCMIX_OUT0                              0x0054 0x02BC 0x0000 0x6 0x0
+#define MX8MN_IOMUXC_GPIO1_IO12_GPIO1_IO12                                     0x0058 0x02C0 0x0000 0x0 0x0
+#define MX8MN_IOMUXC_GPIO1_IO12_USB1_OTG_PWR                                   0x0058 0x02C0 0x0000 0x1 0x0
+#define MX8MN_IOMUXC_GPIO1_IO12_SDMA2_EXT_EVENT1                               0x0058 0x02C0 0x0000 0x5 0x0
+#define MX8MN_IOMUXC_GPIO1_IO12_CCMSRCGPCMIX_OUT1                              0x0058 0x02C0 0x0000 0x6 0x0
+#define MX8MN_IOMUXC_GPIO1_IO13_GPIO1_IO13                                     0x005C 0x02C4 0x0000 0x0 0x0
+#define MX8MN_IOMUXC_GPIO1_IO13_USB1_OTG_OC                                    0x005C 0x02C4 0x0000 0x1 0x0
+#define MX8MN_IOMUXC_GPIO1_IO13_PWM2_OUT                                       0x005C 0x02C4 0x0000 0x5 0x0
+#define MX8MN_IOMUXC_GPIO1_IO13_CCMSRCGPCMIX_OUT2                              0x005C 0x02C4 0x0000 0x6 0x0
+#define MX8MN_IOMUXC_GPIO1_IO14_GPIO1_IO14                                     0x0060 0x02C8 0x0000 0x0 0x0
+#define MX8MN_IOMUXC_GPIO1_IO14_USDHC3_CD_B                                    0x0060 0x02C8 0x0598 0x4 0x2
+#define MX8MN_IOMUXC_GPIO1_IO14_PWM3_OUT                                       0x0060 0x02C8 0x0000 0x5 0x0
+#define MX8MN_IOMUXC_GPIO1_IO14_CCMSRCGPCMIX_CLKO1                             0x0060 0x02C8 0x0000 0x6 0x0
+#define MX8MN_IOMUXC_GPIO1_IO15_GPIO1_IO15                                     0x0064 0x02CC 0x0000 0x0 0x0
+#define MX8MN_IOMUXC_GPIO1_IO15_USDHC3_WP                                      0x0064 0x02CC 0x05B8 0x4 0x2
+#define MX8MN_IOMUXC_GPIO1_IO15_PWM4_OUT                                       0x0064 0x02CC 0x0000 0x5 0x0
+#define MX8MN_IOMUXC_GPIO1_IO15_CCMSRCGPCMIX_CLKO2                             0x0064 0x02CC 0x0000 0x6 0x0
+#define MX8MN_IOMUXC_ENET_MDC_ENET1_MDC                                        0x0068 0x02D0 0x0000 0x0 0x0
+#define MX8MN_IOMUXC_ENET_MDC_SAI6_TX_DATA0                                    0x0068 0x02D0 0x0000 0x2 0x0
+#define MX8MN_IOMUXC_ENET_MDC_PDM_BIT_STREAM3                                  0x0068 0x02D0 0x0540 0x3 0x1
+#define MX8MN_IOMUXC_ENET_MDC_SPDIF1_OUT                                       0x0068 0x02D0 0x0000 0x4 0x0
+#define MX8MN_IOMUXC_ENET_MDC_GPIO1_IO16                                       0x0068 0x02D0 0x0000 0x5 0x0
+#define MX8MN_IOMUXC_ENET_MDC_USDHC3_STROBE                                    0x0068 0x02D0 0x059C 0x6 0x1
+#define MX8MN_IOMUXC_ENET_MDIO_ENET1_MDIO                                      0x006C 0x02D4 0x04C0 0x0 0x1
+#define MX8MN_IOMUXC_ENET_MDIO_SAI6_TX_SYNC                                    0x006C 0x02D4 0x0000 0x2 0x0
+#define MX8MN_IOMUXC_ENET_MDIO_PDM_BIT_STREAM2                                 0x006C 0x02D4 0x053C 0x3 0x1
+#define MX8MN_IOMUXC_ENET_MDIO_SPDIF1_IN                                       0x006C 0x02D4 0x05CC 0x4 0x1
+#define MX8MN_IOMUXC_ENET_MDIO_GPIO1_IO17                                      0x006C 0x02D4 0x0000 0x5 0x0
+#define MX8MN_IOMUXC_ENET_MDIO_USDHC3_DATA5                                    0x006C 0x02D4 0x0550 0x6 0x1
+#define MX8MN_IOMUXC_ENET_TD3_ENET1_RGMII_TD3                                  0x0070 0x02D8 0x0000 0x0 0x0
+#define MX8MN_IOMUXC_ENET_TD3_SAI6_TX_BCLK                                     0x0070 0x02D8 0x0000 0x2 0x0
+#define MX8MN_IOMUXC_ENET_TD3_PDM_BIT_STREAM1                                  0x0070 0x02D8 0x0538 0x3 0x1
+#define MX8MN_IOMUXC_ENET_TD3_SPDIF1_EXT_CLK                                   0x0070 0x02D8 0x0568 0x4 0x1
+#define MX8MN_IOMUXC_ENET_TD3_GPIO1_IO18                                       0x0070 0x02D8 0x0000 0x5 0x0
+#define MX8MN_IOMUXC_ENET_TD3_USDHC3_DATA6                                     0x0070 0x02D8 0x0584 0x6 0x1
+#define MX8MN_IOMUXC_ENET_TD2_ENET1_RGMII_TD2                                  0x0074 0x02DC 0x0000 0x0 0x0
+#define MX8MN_IOMUXC_ENET_TD2_ENET1_TX_CLK                                     0x0074 0x02DC 0x05A4 0x1 0x0
+#define MX8MN_IOMUXC_ENET_TD2_CCMSRCGPCMIX_ENET_REF_CLK_ROOT                   0x0074 0x02DC 0x05A4 0x1 0x0
+#define MX8MN_IOMUXC_ENET_TD2_SAI6_RX_DATA0                                    0x0074 0x02DC 0x0000 0x2 0x0
+#define MX8MN_IOMUXC_ENET_TD2_PDM_BIT_STREAM3                                  0x0074 0x02DC 0x0540 0x3 0x2
+#define MX8MN_IOMUXC_ENET_TD2_GPIO1_IO19                                       0x0074 0x02DC 0x0000 0x5 0x0
+#define MX8MN_IOMUXC_ENET_TD2_USDHC3_DATA7                                     0x0074 0x02DC 0x054C 0x6 0x1
+#define MX8MN_IOMUXC_ENET_TD1_ENET1_RGMII_TD1                                  0x0078 0x02E0 0x0000 0x0 0x0
+#define MX8MN_IOMUXC_ENET_TD1_SAI6_RX_SYNC                                     0x0078 0x02E0 0x0000 0x2 0x0
+#define MX8MN_IOMUXC_ENET_TD1_PDM_BIT_STREAM2                                  0x0078 0x02E0 0x053C 0x3 0x2
+#define MX8MN_IOMUXC_ENET_TD1_GPIO1_IO20                                       0x0078 0x02E0 0x0000 0x5 0x0
+#define MX8MN_IOMUXC_ENET_TD1_USDHC3_CD_B                                      0x0078 0x02E0 0x0598 0x6 0x3
+#define MX8MN_IOMUXC_ENET_TD0_ENET1_RGMII_TD0                                  0x007C 0x02E4 0x0000 0x0 0x0
+#define MX8MN_IOMUXC_ENET_TD0_SAI6_RX_BCLK                                     0x007C 0x02E4 0x0000 0x2 0x0
+#define MX8MN_IOMUXC_ENET_TD0_PDM_BIT_STREAM1                                  0x007C 0x02E4 0x0538 0x3 0x2
+#define MX8MN_IOMUXC_ENET_TD0_GPIO1_IO21                                       0x007C 0x02E4 0x0000 0x5 0x0
+#define MX8MN_IOMUXC_ENET_TD0_USDHC3_WP                                        0x007C 0x02E4 0x05B8 0x6 0x3
+#define MX8MN_IOMUXC_ENET_TX_CTL_ENET1_RGMII_TX_CTL                            0x0080 0x02E8 0x0000 0x0 0x0
+#define MX8MN_IOMUXC_ENET_TX_CTL_SAI6_MCLK                                     0x0080 0x02E8 0x0000 0x2 0x0
+#define MX8MN_IOMUXC_ENET_TX_CTL_GPIO1_IO22                                    0x0080 0x02E8 0x0000 0x5 0x0
+#define MX8MN_IOMUXC_ENET_TX_CTL_USDHC3_DATA0                                  0x0080 0x02E8 0x05B4 0x6 0x1
+#define MX8MN_IOMUXC_ENET_TXC_ENET1_RGMII_TXC                                  0x0084 0x02EC 0x0000 0x0 0x0
+#define MX8MN_IOMUXC_ENET_TXC_ENET1_TX_ER                                      0x0084 0x02EC 0x0000 0x1 0x0
+#define MX8MN_IOMUXC_ENET_TXC_SAI7_TX_DATA0                                    0x0084 0x02EC 0x0000 0x2 0x0
+#define MX8MN_IOMUXC_ENET_TXC_GPIO1_IO23                                       0x0084 0x02EC 0x0000 0x5 0x0
+#define MX8MN_IOMUXC_ENET_TXC_USDHC3_DATA1                                     0x0084 0x02EC 0x05B0 0x6 0x1
+#define MX8MN_IOMUXC_ENET_RX_CTL_ENET1_RGMII_RX_CTL                            0x0088 0x02F0 0x0574 0x0 0x0
+#define MX8MN_IOMUXC_ENET_RX_CTL_SAI7_TX_SYNC                                  0x0088 0x02F0 0x0000 0x2 0x0
+#define MX8MN_IOMUXC_ENET_RX_CTL_PDM_BIT_STREAM3                               0x0088 0x02F0 0x0540 0x3 0x3
+#define MX8MN_IOMUXC_ENET_RX_CTL_GPIO1_IO24                                    0x0088 0x02F0 0x0000 0x5 0x0
+#define MX8MN_IOMUXC_ENET_RX_CTL_USDHC3_DATA2                                  0x0088 0x02F0 0x05E4 0x6 0x1
+#define MX8MN_IOMUXC_ENET_RXC_ENET1_RGMII_RXC                                  0x008C 0x02F4 0x0000 0x0 0x0
+#define MX8MN_IOMUXC_ENET_RXC_ENET1_RX_ER                                      0x008C 0x02F4 0x05C8 0x1 0x0
+#define MX8MN_IOMUXC_ENET_RXC_SAI7_TX_BCLK                                     0x008C 0x02F4 0x0000 0x2 0x0
+#define MX8MN_IOMUXC_ENET_RXC_PDM_BIT_STREAM2                                  0x008C 0x02F4 0x053C 0x3 0x3
+#define MX8MN_IOMUXC_ENET_RXC_GPIO1_IO25                                       0x008C 0x02F4 0x0000 0x5 0x0
+#define MX8MN_IOMUXC_ENET_RXC_USDHC3_DATA3                                     0x008C 0x02F4 0x05E0 0x6 0x1
+#define MX8MN_IOMUXC_ENET_RD0_ENET1_RGMII_RD0                                  0x0090 0x02F8 0x057C 0x0 0x0
+#define MX8MN_IOMUXC_ENET_RD0_SAI7_RX_DATA0                                    0x0090 0x02F8 0x0000 0x2 0x0
+#define MX8MN_IOMUXC_ENET_RD0_PDM_BIT_STREAM1                                  0x0090 0x02F8 0x0538 0x3 0x3
+#define MX8MN_IOMUXC_ENET_RD0_GPIO1_IO26                                       0x0090 0x02F8 0x0000 0x5 0x0
+#define MX8MN_IOMUXC_ENET_RD0_USDHC3_DATA4                                     0x0090 0x02F8 0x0558 0x6 0x1
+#define MX8MN_IOMUXC_ENET_RD1_ENET1_RGMII_RD1                                  0x0094 0x02FC 0x0554 0x0 0x0
+#define MX8MN_IOMUXC_ENET_RD1_SAI7_RX_SYNC                                     0x0094 0x02FC 0x0000 0x2 0x0
+#define MX8MN_IOMUXC_ENET_RD1_PDM_BIT_STREAM0                                  0x0094 0x02FC 0x0534 0x3 0x1
+#define MX8MN_IOMUXC_ENET_RD1_GPIO1_IO27                                       0x0094 0x02FC 0x0000 0x5 0x0
+#define MX8MN_IOMUXC_ENET_RD1_USDHC3_RESET_B                                   0x0094 0x02FC 0x0000 0x6 0x0
+#define MX8MN_IOMUXC_ENET_RD2_ENET1_RGMII_RD2                                  0x0098 0x0300 0x0000 0x0 0x0
+#define MX8MN_IOMUXC_ENET_RD2_SAI7_RX_BCLK                                     0x0098 0x0300 0x0000 0x2 0x0
+#define MX8MN_IOMUXC_ENET_RD2_PDM_CLK                                          0x0098 0x0300 0x0000 0x3 0x0
+#define MX8MN_IOMUXC_ENET_RD2_GPIO1_IO28                                       0x0098 0x0300 0x0000 0x5 0x0
+#define MX8MN_IOMUXC_ENET_RD2_USDHC3_CLK                                       0x0098 0x0300 0x05A0 0x6 0x1
+#define MX8MN_IOMUXC_ENET_RD3_ENET1_RGMII_RD3                                  0x009C 0x0304 0x0000 0x0 0x0
+#define MX8MN_IOMUXC_ENET_RD3_SAI7_MCLK                                        0x009C 0x0304 0x0000 0x2 0x0
+#define MX8MN_IOMUXC_ENET_RD3_SPDIF1_IN                                        0x009C 0x0304 0x05CC 0x3 0x5
+#define MX8MN_IOMUXC_ENET_RD3_GPIO1_IO29                                       0x009C 0x0304 0x0000 0x5 0x0
+#define MX8MN_IOMUXC_ENET_RD3_USDHC3_CMD                                       0x009C 0x0304 0x05DC 0x6 0x1
+#define MX8MN_IOMUXC_SD1_CLK_USDHC1_CLK                                        0x00A0 0x0308 0x0000 0x0 0x0
+#define MX8MN_IOMUXC_SD1_CLK_ENET1_MDC                                         0x00A0 0x0308 0x0000 0x1 0x0
+#define MX8MN_IOMUXC_SD1_CLK_UART1_DCE_TX                                      0x00A0 0x0308 0x0000 0x4 0x0
+#define MX8MN_IOMUXC_SD1_CLK_UART1_DTE_RX                                      0x00A0 0x0308 0x04F4 0x4 0x4
+#define MX8MN_IOMUXC_SD1_CLK_GPIO2_IO0                                         0x00A0 0x0308 0x0000 0x5 0x0
+#define MX8MN_IOMUXC_SD1_CMD_USDHC1_CMD                                        0x00A4 0x030C 0x0000 0x0 0x0
+#define MX8MN_IOMUXC_SD1_CMD_ENET1_MDIO                                        0x00A4 0x030C 0x04C0 0x1 0x3
+#define MX8MN_IOMUXC_SD1_CMD_UART1_DCE_RX                                      0x00A4 0x030C 0x04F4 0x4 0x5
+#define MX8MN_IOMUXC_SD1_CMD_UART1_DTE_TX                                      0x00A4 0x030C 0x0000 0x4 0x0
+#define MX8MN_IOMUXC_SD1_CMD_GPIO2_IO1                                         0x00A4 0x030C 0x0000 0x5 0x0
+#define MX8MN_IOMUXC_SD1_DATA0_USDHC1_DATA0                                    0x00A8 0x0310 0x0000 0x0 0x0
+#define MX8MN_IOMUXC_SD1_DATA0_ENET1_RGMII_TD1                                 0x00A8 0x0310 0x0000 0x1 0x0
+#define MX8MN_IOMUXC_SD1_DATA0_UART1_DCE_RTS_B                                 0x00A8 0x0310 0x04F0 0x4 0x4
+#define MX8MN_IOMUXC_SD1_DATA0_UART1_DTE_CTS_B                                 0x00A8 0x0310 0x0000 0x4 0x0
+#define MX8MN_IOMUXC_SD1_DATA0_GPIO2_IO2                                       0x00A8 0x0310 0x0000 0x5 0x0
+#define MX8MN_IOMUXC_SD1_DATA1_USDHC1_DATA1                                    0x00AC 0x0314 0x0000 0x0 0x0
+#define MX8MN_IOMUXC_SD1_DATA1_ENET1_RGMII_TD0                                 0x00AC 0x0314 0x0000 0x1 0x0
+#define MX8MN_IOMUXC_SD1_DATA1_UART1_DCE_CTS_B                                 0x00AC 0x0314 0x0000 0x4 0x0
+#define MX8MN_IOMUXC_SD1_DATA1_UART1_DTE_RTS_B                                 0x00AC 0x0314 0x04F0 0x4 0x5
+#define MX8MN_IOMUXC_SD1_DATA1_GPIO2_IO3                                       0x00AC 0x0314 0x0000 0x5 0x0
+#define MX8MN_IOMUXC_SD1_DATA2_USDHC1_DATA2                                    0x00B0 0x0318 0x0000 0x0 0x0
+#define MX8MN_IOMUXC_SD1_DATA2_ENET1_RGMII_RD0                                 0x00B0 0x0318 0x057C 0x1 0x1
+#define MX8MN_IOMUXC_SD1_DATA2_UART2_DCE_TX                                    0x00B0 0x0318 0x0000 0x4 0x0
+#define MX8MN_IOMUXC_SD1_DATA2_UART2_DTE_RX                                    0x00B0 0x0318 0x04FC 0x4 0x4
+#define MX8MN_IOMUXC_SD1_DATA2_GPIO2_IO4                                       0x00B0 0x0318 0x0000 0x5 0x0
+#define MX8MN_IOMUXC_SD1_DATA3_USDHC1_DATA3                                    0x00B4 0x031C 0x0000 0x0 0x0
+#define MX8MN_IOMUXC_SD1_DATA3_ENET1_RGMII_RD1                                 0x00B4 0x031C 0x0554 0x1 0x1
+#define MX8MN_IOMUXC_SD1_DATA3_UART2_DCE_RX                                    0x00B4 0x031C 0x04FC 0x4 0x5
+#define MX8MN_IOMUXC_SD1_DATA3_UART2_DTE_TX                                    0x00B4 0x031C 0x0000 0x4 0x0
+#define MX8MN_IOMUXC_SD1_DATA3_GPIO2_IO5                                       0x00B4 0x031C 0x0000 0x5 0x0
+#define MX8MN_IOMUXC_SD1_DATA4_USDHC1_DATA4                                    0x00B8 0x0320 0x0000 0x0 0x0
+#define MX8MN_IOMUXC_SD1_DATA4_ENET1_RGMII_TX_CTL                              0x00B8 0x0320 0x0000 0x1 0x0
+#define MX8MN_IOMUXC_SD1_DATA4_I2C1_SCL                                        0x00B8 0x0320 0x055C 0x3 0x1
+#define MX8MN_IOMUXC_SD1_DATA4_UART2_DCE_RTS_B                                 0x00B8 0x0320 0x04F8 0x4 0x4
+#define MX8MN_IOMUXC_SD1_DATA4_UART2_DTE_CTS_B                                 0x00B8 0x0320 0x0000 0x4 0x0
+#define MX8MN_IOMUXC_SD1_DATA4_GPIO2_IO6                                       0x00B8 0x0320 0x0000 0x5 0x0
+#define MX8MN_IOMUXC_SD1_DATA5_USDHC1_DATA5                                    0x00BC 0x0324 0x0000 0x0 0x0
+#define MX8MN_IOMUXC_SD1_DATA5_ENET1_TX_ER                                     0x00BC 0x0324 0x0000 0x1 0x0
+#define MX8MN_IOMUXC_SD1_DATA5_I2C1_SDA                                        0x00BC 0x0324 0x056C 0x3 0x1
+#define MX8MN_IOMUXC_SD1_DATA5_UART2_DCE_CTS_B                                 0x00BC 0x0324 0x0000 0x4 0x0
+#define MX8MN_IOMUXC_SD1_DATA5_UART2_DTE_RTS_B                                 0x00BC 0x0324 0x04F8 0x4 0x5
+#define MX8MN_IOMUXC_SD1_DATA5_GPIO2_IO7                                       0x00BC 0x0324 0x0000 0x5 0x0
+#define MX8MN_IOMUXC_SD1_DATA6_USDHC1_DATA6                                    0x00C0 0x0328 0x0000 0x0 0x0
+#define MX8MN_IOMUXC_SD1_DATA6_ENET1_RGMII_RX_CTL                              0x00C0 0x0328 0x0574 0x1 0x1
+#define MX8MN_IOMUXC_SD1_DATA6_I2C2_SCL                                        0x00C0 0x0328 0x05D0 0x3 0x1
+#define MX8MN_IOMUXC_SD1_DATA6_UART3_DCE_TX                                    0x00C0 0x0328 0x0000 0x4 0x0
+#define MX8MN_IOMUXC_SD1_DATA6_UART3_DTE_RX                                    0x00C0 0x0328 0x0504 0x4 0x4
+#define MX8MN_IOMUXC_SD1_DATA6_GPIO2_IO8                                       0x00C0 0x0328 0x0000 0x5 0x0
+#define MX8MN_IOMUXC_SD1_DATA7_USDHC1_DATA7                                    0x00C4 0x032C 0x0000 0x0 0x0
+#define MX8MN_IOMUXC_SD1_DATA7_ENET1_RX_ER                                     0x00C4 0x032C 0x05C8 0x1 0x1
+#define MX8MN_IOMUXC_SD1_DATA7_I2C2_SDA                                        0x00C4 0x032C 0x0560 0x3 0x1
+#define MX8MN_IOMUXC_SD1_DATA7_UART3_DCE_RX                                    0x00C4 0x032C 0x0504 0x4 0x5
+#define MX8MN_IOMUXC_SD1_DATA7_UART3_DTE_TX                                    0x00C4 0x032C 0x0000 0x4 0x0
+#define MX8MN_IOMUXC_SD1_DATA7_GPIO2_IO9                                       0x00C4 0x032C 0x0000 0x5 0x0
+#define MX8MN_IOMUXC_SD1_RESET_B_USDHC1_RESET_B                                0x00C8 0x0330 0x0000 0x0 0x0
+#define MX8MN_IOMUXC_SD1_RESET_B_ENET1_TX_CLK                                  0x00C8 0x0330 0x05A4 0x1 0x1
+#define MX8MN_IOMUXC_SD1_RESET_B_CCMSRCGPCMIX_ENET_REF_CLK_ROOT                0x00C8 0x0330 0x05A4 0x1 0x0
+#define MX8MN_IOMUXC_SD1_RESET_B_I2C3_SCL                                      0x00C8 0x0330 0x0588 0x3 0x1
+#define MX8MN_IOMUXC_SD1_RESET_B_UART3_DCE_RTS_B                               0x00C8 0x0330 0x0500 0x4 0x2
+#define MX8MN_IOMUXC_SD1_RESET_B_UART3_DTE_CTS_B                               0x00C8 0x0330 0x0000 0x4 0x0
+#define MX8MN_IOMUXC_SD1_RESET_B_GPIO2_IO10                                    0x00C8 0x0330 0x0000 0x5 0x0
+#define MX8MN_IOMUXC_SD1_STROBE_USDHC1_STROBE                                  0x00CC 0x0334 0x0000 0x0 0x0
+#define MX8MN_IOMUXC_SD1_STROBE_I2C3_SDA                                       0x00CC 0x0334 0x05BC 0x3 0x1
+#define MX8MN_IOMUXC_SD1_STROBE_UART3_DCE_CTS_B                                0x00CC 0x0334 0x0000 0x4 0x0
+#define MX8MN_IOMUXC_SD1_STROBE_UART3_DTE_RTS_B                                0x00CC 0x0334 0x0500 0x4 0x3
+#define MX8MN_IOMUXC_SD1_STROBE_GPIO2_IO11                                     0x00CC 0x0334 0x0000 0x5 0x0
+#define MX8MN_IOMUXC_SD2_CD_B_USDHC2_CD_B                                      0x00D0 0x0338 0x0000 0x0 0x0
+#define MX8MN_IOMUXC_SD2_CD_B_GPIO2_IO12                                       0x00D0 0x0338 0x0000 0x5 0x0
+#define MX8MN_IOMUXC_SD2_CD_B_CCMSRCGPCMIX_TESTER_ACK                          0x00D0 0x0338 0x0000 0x6 0x0
+#define MX8MN_IOMUXC_SD2_CLK_USDHC2_CLK                                        0x00D4 0x033C 0x0000 0x0 0x0
+#define MX8MN_IOMUXC_SD2_CLK_SAI5_RX_SYNC                                      0x00D4 0x033C 0x04E4 0x1 0x1
+#define MX8MN_IOMUXC_SD2_CLK_ECSPI2_SCLK                                       0x00D4 0x033C 0x0580 0x2 0x1
+#define MX8MN_IOMUXC_SD2_CLK_UART4_DCE_RX                                      0x00D4 0x033C 0x050C 0x3 0x4
+#define MX8MN_IOMUXC_SD2_CLK_UART4_DTE_TX                                      0x00D4 0x033C 0x0000 0x3 0x0
+#define MX8MN_IOMUXC_SD2_CLK_SAI5_MCLK                                         0x00D4 0x033C 0x0594 0x4 0x1
+#define MX8MN_IOMUXC_SD2_CLK_GPIO2_IO13                                        0x00D4 0x033C 0x0000 0x5 0x0
+#define MX8MN_IOMUXC_SD2_CLK_CCMSRCGPCMIX_OBSERVE0                             0x00D4 0x033C 0x0000 0x6 0x0
+#define MX8MN_IOMUXC_SD2_CMD_USDHC2_CMD                                        0x00D8 0x0340 0x0000 0x0 0x0
+#define MX8MN_IOMUXC_SD2_CMD_SAI5_RX_BCLK                                      0x00D8 0x0340 0x04D0 0x1 0x1
+#define MX8MN_IOMUXC_SD2_CMD_ECSPI2_MOSI                                       0x00D8 0x0340 0x0590 0x2 0x1
+#define MX8MN_IOMUXC_SD2_CMD_UART4_DCE_TX                                      0x00D8 0x0340 0x0000 0x3 0x0
+#define MX8MN_IOMUXC_SD2_CMD_UART4_DTE_RX                                      0x00D8 0x0340 0x050C 0x3 0x5
+#define MX8MN_IOMUXC_SD2_CMD_PDM_CLK                                           0x00D8 0x0340 0x0000 0x4 0x0
+#define MX8MN_IOMUXC_SD2_CMD_GPIO2_IO14                                        0x00D8 0x0340 0x0000 0x5 0x0
+#define MX8MN_IOMUXC_SD2_CMD_CCMSRCGPCMIX_OBSERVE1                             0x00D8 0x0340 0x0000 0x6 0x0
+#define MX8MN_IOMUXC_SD2_DATA0_USDHC2_DATA0                                    0x00DC 0x0344 0x0000 0x0 0x0
+#define MX8MN_IOMUXC_SD2_DATA0_SAI5_RX_DATA0                                   0x00DC 0x0344 0x04D4 0x1 0x1
+#define MX8MN_IOMUXC_SD2_DATA0_I2C4_SDA                                        0x00DC 0x0344 0x058C 0x2 0x1
+#define MX8MN_IOMUXC_SD2_DATA0_UART2_DCE_RX                                    0x00DC 0x0344 0x04FC 0x3 0x6
+#define MX8MN_IOMUXC_SD2_DATA0_UART2_DTE_TX                                    0x00DC 0x0344 0x0000 0x3 0x0
+#define MX8MN_IOMUXC_SD2_DATA0_PDM_BIT_STREAM0                                 0x00DC 0x0344 0x0534 0x4 0x2
+#define MX8MN_IOMUXC_SD2_DATA0_GPIO2_IO15                                      0x00DC 0x0344 0x0000 0x5 0x0
+#define MX8MN_IOMUXC_SD2_DATA0_CCMSRCGPCMIX_OBSERVE2                           0x00DC 0x0344 0x0000 0x6 0x0
+#define MX8MN_IOMUXC_SD2_DATA1_USDHC2_DATA1                                    0x00E0 0x0348 0x0000 0x0 0x0
+#define MX8MN_IOMUXC_SD2_DATA1_SAI5_TX_SYNC                                    0x00E0 0x0348 0x04EC 0x1 0x1
+#define MX8MN_IOMUXC_SD2_DATA1_I2C4_SCL                                        0x00E0 0x0348 0x05D4 0x2 0x1
+#define MX8MN_IOMUXC_SD2_DATA1_UART2_DCE_TX                                    0x00E0 0x0348 0x0000 0x3 0x0
+#define MX8MN_IOMUXC_SD2_DATA1_UART2_DTE_RX                                    0x00E0 0x0348 0x04FC 0x3 0x7
+#define MX8MN_IOMUXC_SD2_DATA1_PDM_BIT_STREAM1                                 0x00E0 0x0348 0x0538 0x4 0x4
+#define MX8MN_IOMUXC_SD2_DATA1_GPIO2_IO16                                      0x00E0 0x0348 0x0000 0x5 0x0
+#define MX8MN_IOMUXC_SD2_DATA1_CCMSRCGPCMIX_WAIT                               0x00E0 0x0348 0x0000 0x6 0x0
+#define MX8MN_IOMUXC_SD2_DATA2_USDHC2_DATA2                                    0x00E4 0x034C 0x0000 0x0 0x0
+#define MX8MN_IOMUXC_SD2_DATA2_SAI5_TX_BCLK                                    0x00E4 0x034C 0x04E8 0x1 0x1
+#define MX8MN_IOMUXC_SD2_DATA2_ECSPI2_SS0                                      0x00E4 0x034C 0x0570 0x2 0x2
+#define MX8MN_IOMUXC_SD2_DATA2_SPDIF1_OUT                                      0x00E4 0x034C 0x0000 0x3 0x0
+#define MX8MN_IOMUXC_SD2_DATA2_PDM_BIT_STREAM2                                 0x00E4 0x034C 0x053C 0x4 0x4
+#define MX8MN_IOMUXC_SD2_DATA2_GPIO2_IO17                                      0x00E4 0x034C 0x0000 0x5 0x0
+#define MX8MN_IOMUXC_SD2_DATA2_CCMSRCGPCMIX_STOP                               0x00E4 0x034C 0x0000 0x6 0x0
+#define MX8MN_IOMUXC_SD2_DATA3_USDHC2_DATA3                                    0x00E8 0x0350 0x0000 0x0 0x0
+#define MX8MN_IOMUXC_SD2_DATA3_SAI5_TX_DATA0                                   0x00E8 0x0350 0x0000 0x1 0x0
+#define MX8MN_IOMUXC_SD2_DATA3_ECSPI2_MISO                                     0x00E8 0x0350 0x0578 0x2 0x1
+#define MX8MN_IOMUXC_SD2_DATA3_SPDIF1_IN                                       0x00E8 0x0350 0x05CC 0x3 0x2
+#define MX8MN_IOMUXC_SD2_DATA3_PDM_BIT_STREAM3                                 0x00E8 0x0350 0x0540 0x4 0x4
+#define MX8MN_IOMUXC_SD2_DATA3_GPIO2_IO18                                      0x00E8 0x0350 0x0000 0x5 0x0
+#define MX8MN_IOMUXC_SD2_DATA3_CCMSRCGPCMIX_EARLY_RESET                        0x00E8 0x0350 0x0000 0x6 0x0
+#define MX8MN_IOMUXC_SD2_RESET_B_USDHC2_RESET_B                                0x00EC 0x0354 0x0000 0x0 0x0
+#define MX8MN_IOMUXC_SD2_RESET_B_GPIO2_IO19                                    0x00EC 0x0354 0x0000 0x5 0x0
+#define MX8MN_IOMUXC_SD2_RESET_B_CCMSRCGPCMIX_SYSTEM_RESET                     0x00EC 0x0354 0x0000 0x6 0x0
+#define MX8MN_IOMUXC_SD2_WP_USDHC2_WP                                          0x00F0 0x0358 0x0000 0x0 0x0
+#define MX8MN_IOMUXC_SD2_WP_GPIO2_IO20                                         0x00F0 0x0358 0x0000 0x5 0x0
+#define MX8MN_IOMUXC_SD2_WP_CORESIGHT_EVENTI                                   0x00F0 0x0358 0x0000 0x6 0x0
+#define MX8MN_IOMUXC_NAND_ALE_RAWNAND_ALE                                      0x00F4 0x035C 0x0000 0x0 0x0
+#define MX8MN_IOMUXC_NAND_ALE_QSPI_A_SCLK                                      0x00F4 0x035C 0x0000 0x1 0x0
+#define MX8MN_IOMUXC_NAND_ALE_PDM_BIT_STREAM0                                  0x00F4 0x035C 0x0534 0x3 0x3
+#define MX8MN_IOMUXC_NAND_ALE_UART3_DCE_RX                                     0x00F4 0x035C 0x0504 0x4 0x6
+#define MX8MN_IOMUXC_NAND_ALE_UART3_DTE_TX                                     0x00F4 0x035C 0x0000 0x4 0x0
+#define MX8MN_IOMUXC_NAND_ALE_GPIO3_IO0                                        0x00F4 0x035C 0x0000 0x5 0x0
+#define MX8MN_IOMUXC_NAND_ALE_CORESIGHT_TRACE_CLK                              0x00F4 0x035C 0x0000 0x6 0x0
+#define MX8MN_IOMUXC_NAND_CE0_B_RAWNAND_CE0_B                                  0x00F8 0x0360 0x0000 0x0 0x0
+#define MX8MN_IOMUXC_NAND_CE0_B_QSPI_A_SS0_B                                   0x00F8 0x0360 0x0000 0x1 0x0
+#define MX8MN_IOMUXC_NAND_CE0_B_PDM_BIT_STREAM1                                0x00F8 0x0360 0x0538 0x3 0x5
+#define MX8MN_IOMUXC_NAND_CE0_B_UART3_DCE_TX                                   0x00F8 0x0360 0x0000 0x4 0x0
+#define MX8MN_IOMUXC_NAND_CE0_B_UART3_DTE_RX                                   0x00F8 0x0360 0x0504 0x4 0x7
+#define MX8MN_IOMUXC_NAND_CE0_B_GPIO3_IO1                                      0x00F8 0x0360 0x0000 0x5 0x0
+#define MX8MN_IOMUXC_NAND_CE0_B_CORESIGHT_TRACE_CTL                            0x00F8 0x0360 0x0000 0x6 0x0
+#define MX8MN_IOMUXC_NAND_CE1_B_RAWNAND_CE1_B                                  0x00FC 0x0364 0x0000 0x0 0x0
+#define MX8MN_IOMUXC_NAND_CE1_B_QSPI_A_SS1_B                                   0x00FC 0x0364 0x0000 0x1 0x0
+#define MX8MN_IOMUXC_NAND_CE1_B_USDHC3_STROBE                                  0x00FC 0x0364 0x059C 0x2 0x0
+#define MX8MN_IOMUXC_NAND_CE1_B_PDM_BIT_STREAM0                                0x00FC 0x0364 0x0534 0x3 0x4
+#define MX8MN_IOMUXC_NAND_CE1_B_I2C4_SCL                                       0x00FC 0x0364 0x05D4 0x4 0x2
+#define MX8MN_IOMUXC_NAND_CE1_B_GPIO3_IO2                                      0x00FC 0x0364 0x0000 0x5 0x0
+#define MX8MN_IOMUXC_NAND_CE1_B_CORESIGHT_TRACE0                               0x00FC 0x0364 0x0000 0x6 0x0
+#define MX8MN_IOMUXC_NAND_CE2_B_RAWNAND_CE2_B                                  0x0100 0x0368 0x0000 0x0 0x0
+#define MX8MN_IOMUXC_NAND_CE2_B_QSPI_B_SS0_B                                   0x0100 0x0368 0x0000 0x1 0x0
+#define MX8MN_IOMUXC_NAND_CE2_B_USDHC3_DATA5                                   0x0100 0x0368 0x0550 0x2 0x0
+#define MX8MN_IOMUXC_NAND_CE2_B_PDM_BIT_STREAM1                                0x0100 0x0368 0x0538 0x3 0x6
+#define MX8MN_IOMUXC_NAND_CE2_B_I2C4_SDA                                       0x0100 0x0368 0x058C 0x4 0x2
+#define MX8MN_IOMUXC_NAND_CE2_B_GPIO3_IO3                                      0x0100 0x0368 0x0000 0x5 0x0
+#define MX8MN_IOMUXC_NAND_CE2_B_CORESIGHT_TRACE1                               0x0100 0x0368 0x0000 0x6 0x0
+#define MX8MN_IOMUXC_NAND_CE3_B_RAWNAND_CE3_B                                  0x0104 0x036C 0x0000 0x0 0x0
+#define MX8MN_IOMUXC_NAND_CE3_B_QSPI_B_SS1_B                                   0x0104 0x036C 0x0000 0x1 0x0
+#define MX8MN_IOMUXC_NAND_CE3_B_USDHC3_DATA6                                   0x0104 0x036C 0x0584 0x2 0x0
+#define MX8MN_IOMUXC_NAND_CE3_B_PDM_BIT_STREAM2                                0x0104 0x036C 0x053C 0x3 0x5
+#define MX8MN_IOMUXC_NAND_CE3_B_I2C3_SDA                                       0x0104 0x036C 0x05BC 0x4 0x2
+#define MX8MN_IOMUXC_NAND_CE3_B_GPIO3_IO4                                      0x0104 0x036C 0x0000 0x5 0x0
+#define MX8MN_IOMUXC_NAND_CE3_B_CORESIGHT_TRACE2                               0x0104 0x036C 0x0000 0x6 0x0
+#define MX8MN_IOMUXC_NAND_CLE_RAWNAND_CLE                                      0x0108 0x0370 0x0000 0x0 0x0
+#define MX8MN_IOMUXC_NAND_CLE_QSPI_B_SCLK                                      0x0108 0x0370 0x0000 0x1 0x0
+#define MX8MN_IOMUXC_NAND_CLE_USDHC3_DATA7                                     0x0108 0x0370 0x054C 0x2 0x0
+#define MX8MN_IOMUXC_NAND_CLE_GPIO3_IO5                                        0x0108 0x0370 0x0000 0x5 0x0
+#define MX8MN_IOMUXC_NAND_CLE_CORESIGHT_TRACE3                                 0x0108 0x0370 0x0000 0x6 0x0
+#define MX8MN_IOMUXC_NAND_DATA00_RAWNAND_DATA00                                0x010C 0x0374 0x0000 0x0 0x0
+#define MX8MN_IOMUXC_NAND_DATA00_QSPI_A_DATA0                                  0x010C 0x0374 0x0000 0x1 0x0
+#define MX8MN_IOMUXC_NAND_DATA00_PDM_BIT_STREAM2                               0x010C 0x0374 0x053C 0x3 0x6
+#define MX8MN_IOMUXC_NAND_DATA00_UART4_DCE_RX                                  0x010C 0x0374 0x050C 0x4 0x6
+#define MX8MN_IOMUXC_NAND_DATA00_UART4_DTE_TX                                  0x010C 0x0374 0x0000 0x4 0x0
+#define MX8MN_IOMUXC_NAND_DATA00_GPIO3_IO6                                     0x010C 0x0374 0x0000 0x5 0x0
+#define MX8MN_IOMUXC_NAND_DATA00_CORESIGHT_TRACE4                              0x010C 0x0374 0x0000 0x6 0x0
+#define MX8MN_IOMUXC_NAND_DATA01_RAWNAND_DATA01                                0x0110 0x0378 0x0000 0x0 0x0
+#define MX8MN_IOMUXC_NAND_DATA01_QSPI_A_DATA1                                  0x0110 0x0378 0x0000 0x1 0x0
+#define MX8MN_IOMUXC_NAND_DATA01_PDM_BIT_STREAM3                               0x0110 0x0378 0x0540 0x3 0x5
+#define MX8MN_IOMUXC_NAND_DATA01_UART4_DCE_TX                                  0x0110 0x0378 0x0000 0x4 0x0
+#define MX8MN_IOMUXC_NAND_DATA01_UART4_DTE_RX                                  0x0110 0x0378 0x050C 0x4 0x7
+#define MX8MN_IOMUXC_NAND_DATA01_GPIO3_IO7                                     0x0110 0x0378 0x0000 0x5 0x0
+#define MX8MN_IOMUXC_NAND_DATA01_CORESIGHT_TRACE5                              0x0110 0x0378 0x0000 0x6 0x0
+#define MX8MN_IOMUXC_NAND_DATA02_RAWNAND_DATA02                                0x0114 0x037C 0x0000 0x0 0x0
+#define MX8MN_IOMUXC_NAND_DATA02_QSPI_A_DATA2                                  0x0114 0x037C 0x0000 0x1 0x0
+#define MX8MN_IOMUXC_NAND_DATA02_USDHC3_CD_B                                   0x0114 0x037C 0x0598 0x2 0x0
+#define MX8MN_IOMUXC_NAND_DATA02_I2C4_SDA                                      0x0114 0x037C 0x058C 0x4 0x3
+#define MX8MN_IOMUXC_NAND_DATA02_GPIO3_IO8                                     0x0114 0x037C 0x0000 0x5 0x0
+#define MX8MN_IOMUXC_NAND_DATA02_CORESIGHT_TRACE6                              0x0114 0x037C 0x0000 0x6 0x0
+#define MX8MN_IOMUXC_NAND_DATA03_RAWNAND_DATA03                                0x0118 0x0380 0x0000 0x0 0x0
+#define MX8MN_IOMUXC_NAND_DATA03_QSPI_A_DATA3                                  0x0118 0x0380 0x0000 0x1 0x0
+#define MX8MN_IOMUXC_NAND_DATA03_USDHC3_WP                                     0x0118 0x0380 0x05B8 0x2 0x0
+#define MX8MN_IOMUXC_NAND_DATA03_GPIO3_IO9                                     0x0118 0x0380 0x0000 0x5 0x0
+#define MX8MN_IOMUXC_NAND_DATA03_CORESIGHT_TRACE7                              0x0118 0x0380 0x0000 0x6 0x0
+#define MX8MN_IOMUXC_NAND_DATA04_RAWNAND_DATA04                                0x011C 0x0384 0x0000 0x0 0x0
+#define MX8MN_IOMUXC_NAND_DATA04_QSPI_B_DATA0                                  0x011C 0x0384 0x0000 0x1 0x0
+#define MX8MN_IOMUXC_NAND_DATA04_USDHC3_DATA0                                  0x011C 0x0384 0x05B4 0x2 0x0
+#define MX8MN_IOMUXC_NAND_DATA04_GPIO3_IO10                                    0x011C 0x0384 0x0000 0x5 0x0
+#define MX8MN_IOMUXC_NAND_DATA04_CORESIGHT_TRACE8                              0x011C 0x0384 0x0000 0x6 0x0
+#define MX8MN_IOMUXC_NAND_DATA05_RAWNAND_DATA05                                0x0120 0x0388 0x0000 0x0 0x0
+#define MX8MN_IOMUXC_NAND_DATA05_QSPI_B_DATA1                                  0x0120 0x0388 0x0000 0x1 0x0
+#define MX8MN_IOMUXC_NAND_DATA05_USDHC3_DATA1                                  0x0120 0x0388 0x05B0 0x2 0x0
+#define MX8MN_IOMUXC_NAND_DATA05_GPIO3_IO11                                    0x0120 0x0388 0x0000 0x5 0x0
+#define MX8MN_IOMUXC_NAND_DATA05_CORESIGHT_TRACE9                              0x0120 0x0388 0x0000 0x6 0x0
+#define MX8MN_IOMUXC_NAND_DATA06_RAWNAND_DATA06                                0x0124 0x038C 0x0000 0x0 0x0
+#define MX8MN_IOMUXC_NAND_DATA06_QSPI_B_DATA2                                  0x0124 0x038C 0x0000 0x1 0x0
+#define MX8MN_IOMUXC_NAND_DATA06_USDHC3_DATA2                                  0x0124 0x038C 0x05E4 0x2 0x0
+#define MX8MN_IOMUXC_NAND_DATA06_GPIO3_IO12                                    0x0124 0x038C 0x0000 0x5 0x0
+#define MX8MN_IOMUXC_NAND_DATA06_CORESIGHT_TRACE10                             0x0124 0x038C 0x0000 0x6 0x0
+#define MX8MN_IOMUXC_NAND_DATA07_RAWNAND_DATA07                                0x0128 0x0390 0x0000 0x0 0x0
+#define MX8MN_IOMUXC_NAND_DATA07_QSPI_B_DATA3                                  0x0128 0x0390 0x0000 0x1 0x0
+#define MX8MN_IOMUXC_NAND_DATA07_USDHC3_DATA3                                  0x0128 0x0390 0x05E0 0x2 0x0
+#define MX8MN_IOMUXC_NAND_DATA07_GPIO3_IO13                                    0x0128 0x0390 0x0000 0x5 0x0
+#define MX8MN_IOMUXC_NAND_DATA07_CORESIGHT_TRACE11                             0x0128 0x0390 0x0000 0x6 0x0
+#define MX8MN_IOMUXC_NAND_DQS_RAWNAND_DQS                                      0x012C 0x0394 0x0000 0x0 0x0
+#define MX8MN_IOMUXC_NAND_DQS_QSPI_A_DQS                                       0x012C 0x0394 0x0000 0x1 0x0
+#define MX8MN_IOMUXC_NAND_DQS_PDM_CLK                                          0x012C 0x0394 0x0000 0x3 0x0
+#define MX8MN_IOMUXC_NAND_DQS_I2C3_SCL                                         0x012C 0x0394 0x0588 0x4 0x2
+#define MX8MN_IOMUXC_NAND_DQS_GPIO3_IO14                                       0x012C 0x0394 0x0000 0x5 0x0
+#define MX8MN_IOMUXC_NAND_DQS_CORESIGHT_TRACE12                                0x012C 0x0394 0x0000 0x6 0x0
+#define MX8MN_IOMUXC_NAND_RE_B_RAWNAND_RE_B                                    0x0130 0x0398 0x0000 0x0 0x0
+#define MX8MN_IOMUXC_NAND_RE_B_QSPI_B_DQS                                      0x0130 0x0398 0x0000 0x1 0x0
+#define MX8MN_IOMUXC_NAND_RE_B_USDHC3_DATA4                                    0x0130 0x0398 0x0558 0x2 0x0
+#define MX8MN_IOMUXC_NAND_RE_B_PDM_BIT_STREAM1                                 0x0130 0x0398 0x0538 0x3 0x7
+#define MX8MN_IOMUXC_NAND_RE_B_GPIO3_IO15                                      0x0130 0x0398 0x0000 0x5 0x0
+#define MX8MN_IOMUXC_NAND_RE_B_CORESIGHT_TRACE13                               0x0130 0x0398 0x0000 0x6 0x0
+#define MX8MN_IOMUXC_NAND_READY_B_RAWNAND_READY_B                              0x0134 0x039C 0x0000 0x0 0x0
+#define MX8MN_IOMUXC_NAND_READY_B_USDHC3_RESET_B                               0x0134 0x039C 0x0000 0x2 0x0
+#define MX8MN_IOMUXC_NAND_READY_B_PDM_BIT_STREAM3                              0x0134 0x039C 0x0540 0x3 0x6
+#define MX8MN_IOMUXC_NAND_READY_B_I2C3_SCL                                     0x0134 0x039C 0x0588 0x4 0x3
+#define MX8MN_IOMUXC_NAND_READY_B_GPIO3_IO16                                   0x0134 0x039C 0x0000 0x5 0x0
+#define MX8MN_IOMUXC_NAND_READY_B_CORESIGHT_TRACE14                            0x0134 0x039C 0x0000 0x6 0x0
+#define MX8MN_IOMUXC_NAND_WE_B_RAWNAND_WE_B                                    0x0138 0x03A0 0x0000 0x0 0x0
+#define MX8MN_IOMUXC_NAND_WE_B_USDHC3_CLK                                      0x0138 0x03A0 0x05A0 0x2 0x0
+#define MX8MN_IOMUXC_NAND_WE_B_I2C3_SDA                                        0x0138 0x03A0 0x05BC 0x4 0x3
+#define MX8MN_IOMUXC_NAND_WE_B_GPIO3_IO17                                      0x0138 0x03A0 0x0000 0x5 0x0
+#define MX8MN_IOMUXC_NAND_WE_B_CORESIGHT_TRACE15                               0x0138 0x03A0 0x0000 0x6 0x0
+#define MX8MN_IOMUXC_NAND_WP_B_RAWNAND_WP_B                                    0x013C 0x03A4 0x0000 0x0 0x0
+#define MX8MN_IOMUXC_NAND_WP_B_USDHC3_CMD                                      0x013C 0x03A4 0x05DC 0x2 0x0
+#define MX8MN_IOMUXC_NAND_WP_B_I2C4_SDA                                        0x013C 0x03A4 0x058C 0x4 0x4
+#define MX8MN_IOMUXC_NAND_WP_B_GPIO3_IO18                                      0x013C 0x03A4 0x0000 0x5 0x0
+#define MX8MN_IOMUXC_NAND_WP_B_CORESIGHT_EVENTO                                0x013C 0x03A4 0x0000 0x6 0x0
+#define MX8MN_IOMUXC_SAI5_RXFS_SAI5_RX_SYNC                                    0x0140 0x03A8 0x04E4 0x0 0x0
+#define MX8MN_IOMUXC_SAI5_RXFS_GPIO3_IO19                                      0x0140 0x03A8 0x0000 0x5 0x0
+#define MX8MN_IOMUXC_SAI5_RXC_SAI5_RX_BCLK                                     0x0144 0x03AC 0x04D0 0x0 0x0
+#define MX8MN_IOMUXC_SAI5_RXC_PDM_CLK                                          0x0144 0x03AC 0x0000 0x4 0x0
+#define MX8MN_IOMUXC_SAI5_RXC_GPIO3_IO20                                       0x0144 0x03AC 0x0000 0x5 0x0
+#define MX8MN_IOMUXC_SAI5_RXD0_SAI5_RX_DATA0                                   0x0148 0x03B0 0x04D4 0x0 0x0
+#define MX8MN_IOMUXC_SAI5_RXD0_PDM_BIT_STREAM0                                 0x0148 0x03B0 0x0534 0x4 0x0
+#define MX8MN_IOMUXC_SAI5_RXD0_GPIO3_IO21                                      0x0148 0x03B0 0x0000 0x5 0x0
+#define MX8MN_IOMUXC_SAI5_RXD1_SAI5_RX_DATA1                                   0x014C 0x03B4 0x04D8 0x0 0x0
+#define MX8MN_IOMUXC_SAI5_RXD1_SAI5_TX_SYNC                                    0x014C 0x03B4 0x04EC 0x3 0x0
+#define MX8MN_IOMUXC_SAI5_RXD1_PDM_BIT_STREAM1                                 0x014C 0x03B4 0x0538 0x4 0x0
+#define MX8MN_IOMUXC_SAI5_RXD1_GPIO3_IO22                                      0x014C 0x03B4 0x0000 0x5 0x0
+#define MX8MN_IOMUXC_SAI5_RXD2_SAI5_RX_DATA2                                   0x0150 0x03B8 0x04DC 0x0 0x0
+#define MX8MN_IOMUXC_SAI5_RXD2_SAI5_TX_BCLK                                    0x0150 0x03B8 0x04E8 0x3 0x0
+#define MX8MN_IOMUXC_SAI5_RXD2_PDM_BIT_STREAM2                                 0x0150 0x03B8 0x053C 0x4 0x0
+#define MX8MN_IOMUXC_SAI5_RXD2_GPIO3_IO23                                      0x0150 0x03B8 0x0000 0x5 0x0
+#define MX8MN_IOMUXC_SAI5_RXD3_SAI5_RX_DATA3                                   0x0154 0x03BC 0x04E0 0x0 0x0
+#define MX8MN_IOMUXC_SAI5_RXD3_SAI5_TX_DATA0                                   0x0154 0x03BC 0x0000 0x3 0x0
+#define MX8MN_IOMUXC_SAI5_RXD3_PDM_BIT_STREAM3                                 0x0154 0x03BC 0x0540 0x4 0x0
+#define MX8MN_IOMUXC_SAI5_RXD3_GPIO3_IO24                                      0x0154 0x03BC 0x0000 0x5 0x0
+#define MX8MN_IOMUXC_SAI5_MCLK_SAI5_MCLK                                       0x0158 0x03C0 0x0594 0x0 0x0
+#define MX8MN_IOMUXC_SAI5_MCLK_GPIO3_IO25                                      0x0158 0x03C0 0x0000 0x5 0x0
+#define MX8MN_IOMUXC_SAI2_RXFS_SAI2_RX_SYNC                                    0x01B0 0x0418 0x0000 0x0 0x0
+#define MX8MN_IOMUXC_SAI2_RXFS_SAI5_TX_SYNC                                    0x01B0 0x0418 0x04EC 0x1 0x2
+#define MX8MN_IOMUXC_SAI2_RXFS_SAI5_TX_DATA1                                   0x01B0 0x0418 0x0000 0x2 0x0
+#define MX8MN_IOMUXC_SAI2_RXFS_SAI2_RX_DATA1                                   0x01B0 0x0418 0x05AC 0x3 0x0
+#define MX8MN_IOMUXC_SAI2_RXFS_UART1_DCE_TX                                    0x01B0 0x0418 0x0000 0x4 0x0
+#define MX8MN_IOMUXC_SAI2_RXFS_UART1_DTE_RX                                    0x01B0 0x0418 0x04F4 0x4 0x2
+#define MX8MN_IOMUXC_SAI2_RXFS_GPIO4_IO21                                      0x01B0 0x0418 0x0000 0x5 0x0
+#define MX8MN_IOMUXC_SAI2_RXFS_PDM_BIT_STREAM2                                 0x01B0 0x0418 0x053C 0x6 0x7
+#define MX8MN_IOMUXC_SAI2_RXC_SAI2_RX_BCLK                                     0x01B4 0x041C 0x0000 0x0 0x0
+#define MX8MN_IOMUXC_SAI2_RXC_SAI5_TX_BCLK                                     0x01B4 0x041C 0x04E8 0x1 0x2
+#define MX8MN_IOMUXC_SAI2_RXC_UART1_DCE_RX                                     0x01B4 0x041C 0x04F4 0x4 0x3
+#define MX8MN_IOMUXC_SAI2_RXC_UART1_DTE_TX                                     0x01B4 0x041C 0x0000 0x4 0x0
+#define MX8MN_IOMUXC_SAI2_RXC_GPIO4_IO22                                       0x01B4 0x041C 0x0000 0x5 0x0
+#define MX8MN_IOMUXC_SAI2_RXC_PDM_BIT_STREAM1                                  0x01B4 0x041C 0x0538 0x6 0x8
+#define MX8MN_IOMUXC_SAI2_RXD0_SAI2_RX_DATA0                                   0x01B8 0x0420 0x0000 0x0 0x0
+#define MX8MN_IOMUXC_SAI2_RXD0_SAI5_TX_DATA0                                   0x01B8 0x0420 0x0000 0x1 0x0
+#define MX8MN_IOMUXC_SAI2_RXD0_SAI2_TX_DATA1                                   0x01B8 0x0420 0x0000 0x3 0x0
+#define MX8MN_IOMUXC_SAI2_RXD0_UART1_DCE_RTS_B                                 0x01B8 0x0420 0x04F0 0x4 0x2
+#define MX8MN_IOMUXC_SAI2_RXD0_UART1_DTE_CTS_B                                 0x01B8 0x0420 0x0000 0x4 0x0
+#define MX8MN_IOMUXC_SAI2_RXD0_GPIO4_IO23                                      0x01B8 0x0420 0x0000 0x5 0x0
+#define MX8MN_IOMUXC_SAI2_RXD0_PDM_BIT_STREAM3                                 0x01B8 0x0420 0x0540 0x6 0x7
+#define MX8MN_IOMUXC_SAI2_TXFS_SAI2_TX_SYNC                                    0x01BC 0x0424 0x0000 0x0 0x0
+#define MX8MN_IOMUXC_SAI2_TXFS_SAI5_TX_DATA1                                   0x01BC 0x0424 0x0000 0x1 0x0
+#define MX8MN_IOMUXC_SAI2_TXFS_SAI2_TX_DATA1                                   0x01BC 0x0424 0x0000 0x3 0x0
+#define MX8MN_IOMUXC_SAI2_TXFS_UART1_DCE_CTS_B                                 0x01BC 0x0424 0x0000 0x4 0x0
+#define MX8MN_IOMUXC_SAI2_TXFS_UART1_DTE_RTS_B                                 0x01BC 0x0424 0x04F0 0x4 0x3
+#define MX8MN_IOMUXC_SAI2_TXFS_GPIO4_IO24                                      0x01BC 0x0424 0x0000 0x5 0x0
+#define MX8MN_IOMUXC_SAI2_TXFS_PDM_BIT_STREAM2                                 0x01BC 0x0424 0x053C 0x6 0x8
+#define MX8MN_IOMUXC_SAI2_TXC_SAI2_TX_BCLK                                     0x01C0 0x0428 0x0000 0x0 0x0
+#define MX8MN_IOMUXC_SAI2_TXC_SAI5_TX_DATA2                                    0x01C0 0x0428 0x0000 0x1 0x0
+#define MX8MN_IOMUXC_SAI2_TXC_GPIO4_IO25                                       0x01C0 0x0428 0x0000 0x5 0x0
+#define MX8MN_IOMUXC_SAI2_TXC_PDM_BIT_STREAM1                                  0x01C0 0x0428 0x0538 0x6 0x9
+#define MX8MN_IOMUXC_SAI2_TXD0_SAI2_TX_DATA0                                   0x01C4 0x042C 0x0000 0x0 0x0
+#define MX8MN_IOMUXC_SAI2_TXD0_SAI5_TX_DATA3                                   0x01C4 0x042C 0x0000 0x1 0x0
+#define MX8MN_IOMUXC_SAI2_TXD0_GPIO4_IO26                                      0x01C4 0x042C 0x0000 0x5 0x0
+#define MX8MN_IOMUXC_SAI2_TXD0_CCMSRCGPCMIX_BOOT_MODE4                         0x01C4 0x042C 0x0540 0x6 0x8
+#define MX8MN_IOMUXC_SAI2_MCLK_SAI2_MCLK                                       0x01C8 0x0430 0x0000 0x0 0x0
+#define MX8MN_IOMUXC_SAI2_MCLK_SAI5_MCLK                                       0x01C8 0x0430 0x0594 0x1 0x2
+#define MX8MN_IOMUXC_SAI2_MCLK_GPIO4_IO27                                      0x01C8 0x0430 0x0000 0x5 0x0
+#define MX8MN_IOMUXC_SAI2_MCLK_SAI3_MCLK                                       0x01C8 0x0430 0x05C0 0x6 0x1
+#define MX8MN_IOMUXC_SAI3_RXFS_SAI3_RX_SYNC                                    0x01CC 0x0434 0x0000 0x0 0x0
+#define MX8MN_IOMUXC_SAI3_RXFS_GPT1_CAPTURE1                                   0x01CC 0x0434 0x05F0 0x1 0x0
+#define MX8MN_IOMUXC_SAI3_RXFS_SAI5_RX_SYNC                                    0x01CC 0x0434 0x04E4 0x2 0x2
+#define MX8MN_IOMUXC_SAI3_RXFS_SAI3_RX_DATA1                                   0x01CC 0x0434 0x0000 0x3 0x0
+#define MX8MN_IOMUXC_SAI3_RXFS_SPDIF1_IN                                       0x01CC 0x0434 0x05CC 0x4 0x3
+#define MX8MN_IOMUXC_SAI3_RXFS_GPIO4_IO28                                      0x01CC 0x0434 0x0000 0x5 0x0
+#define MX8MN_IOMUXC_SAI3_RXFS_PDM_BIT_STREAM0                                 0x01CC 0x0434 0x0534 0x6 0x5
+#define MX8MN_IOMUXC_SAI3_RXC_SAI3_RX_BCLK                                     0x01D0 0x0438 0x0000 0x0 0x0
+#define MX8MN_IOMUXC_SAI3_RXC_GPT1_CLK                                         0x01D0 0x0438 0x05E8 0x1 0x0
+#define MX8MN_IOMUXC_SAI3_RXC_SAI5_RX_BCLK                                     0x01D0 0x0438 0x04D0 0x2 0x2
+#define MX8MN_IOMUXC_SAI3_RXC_SAI2_RX_DATA1                                    0x01D0 0x0438 0x05AC 0x3 0x2
+#define MX8MN_IOMUXC_SAI3_RXC_UART2_DCE_CTS_B                                  0x01D0 0x0438 0x0000 0x4 0x0
+#define MX8MN_IOMUXC_SAI3_RXC_UART2_DTE_RTS_B                                  0x01D0 0x0438 0x04F8 0x4 0x2
+#define MX8MN_IOMUXC_SAI3_RXC_GPIO4_IO29                                       0x01D0 0x0438 0x0000 0x5 0x0
+#define MX8MN_IOMUXC_SAI3_RXC_PDM_CLK                                          0x01D0 0x0438 0x0000 0x6 0x0
+#define MX8MN_IOMUXC_SAI3_RXD_SAI3_RX_DATA0                                    0x01D4 0x043C 0x0000 0x0 0x0
+#define MX8MN_IOMUXC_SAI3_RXD_GPT1_COMPARE1                                    0x01D4 0x043C 0x0000 0x1 0x0
+#define MX8MN_IOMUXC_SAI3_RXD_SAI5_RX_DATA0                                    0x01D4 0x043C 0x04D4 0x2 0x2
+#define MX8MN_IOMUXC_SAI3_RXD_SAI3_TX_DATA1                                    0x01D4 0x043C 0x0000 0x3 0x0
+#define MX8MN_IOMUXC_SAI3_RXD_UART2_DCE_RTS_B                                  0x01D4 0x043C 0x04F8 0x4 0x3
+#define MX8MN_IOMUXC_SAI3_RXD_UART2_DTE_CTS_B                                  0x01D4 0x043C 0x0000 0x4 0x0
+#define MX8MN_IOMUXC_SAI3_RXD_GPIO4_IO30                                       0x01D4 0x043C 0x0000 0x5 0x0
+#define MX8MN_IOMUXC_SAI3_RXD_PDM_BIT_STREAM1                                  0x01D4 0x043C 0x0538 0x6 0x10
+#define MX8MN_IOMUXC_SAI3_TXFS_SAI3_TX_SYNC                                    0x01D8 0x0440 0x0000 0x0 0x0
+#define MX8MN_IOMUXC_SAI3_TXFS_GPT1_CAPTURE2                                   0x01D8 0x0440 0x05EC 0x1 0x0
+#define MX8MN_IOMUXC_SAI3_TXFS_SAI5_RX_DATA1                                   0x01D8 0x0440 0x04D8 0x2 0x1
+#define MX8MN_IOMUXC_SAI3_TXFS_SAI3_TX_DATA1                                   0x01D8 0x0440 0x0000 0x3 0x0
+#define MX8MN_IOMUXC_SAI3_TXFS_UART2_DCE_RX                                    0x01D8 0x0440 0x04FC 0x4 0x2
+#define MX8MN_IOMUXC_SAI3_TXFS_UART2_DTE_TX                                    0x01D8 0x0440 0x0000 0x4 0x0
+#define MX8MN_IOMUXC_SAI3_TXFS_GPIO4_IO31                                      0x01D8 0x0440 0x0000 0x5 0x0
+#define MX8MN_IOMUXC_SAI3_TXFS_PDM_BIT_STREAM3                                 0x01D8 0x0440 0x0540 0x6 0x9
+#define MX8MN_IOMUXC_SAI3_TXC_SAI3_TX_BCLK                                     0x01DC 0x0444 0x0000 0x0 0x0
+#define MX8MN_IOMUXC_SAI3_TXC_GPT1_COMPARE2                                    0x01DC 0x0444 0x0000 0x1 0x0
+#define MX8MN_IOMUXC_SAI3_TXC_SAI5_RX_DATA2                                    0x01DC 0x0444 0x04DC 0x2 0x1
+#define MX8MN_IOMUXC_SAI3_TXC_SAI2_TX_DATA1                                    0x01DC 0x0444 0x0000 0x3 0x0
+#define MX8MN_IOMUXC_SAI3_TXC_UART2_DCE_TX                                     0x01DC 0x0444 0x0000 0x4 0x0
+#define MX8MN_IOMUXC_SAI3_TXC_UART2_DTE_RX                                     0x01DC 0x0444 0x04FC 0x4 0x3
+#define MX8MN_IOMUXC_SAI3_TXC_GPIO5_IO0                                        0x01DC 0x0444 0x0000 0x5 0x0
+#define MX8MN_IOMUXC_SAI3_TXC_PDM_BIT_STREAM2                                  0x01DC 0x0444 0x053C 0x6 0x9
+#define MX8MN_IOMUXC_SAI3_TXD_SAI3_TX_DATA0                                    0x01E0 0x0448 0x0000 0x0 0x0
+#define MX8MN_IOMUXC_SAI3_TXD_GPT1_COMPARE3                                    0x01E0 0x0448 0x0000 0x1 0x0
+#define MX8MN_IOMUXC_SAI3_TXD_SAI5_RX_DATA3                                    0x01E0 0x0448 0x04E0 0x2 0x1
+#define MX8MN_IOMUXC_SAI3_TXD_SPDIF1_EXT_CLK                                   0x01E0 0x0448 0x0568 0x4 0x2
+#define MX8MN_IOMUXC_SAI3_TXD_GPIO5_IO1                                        0x01E0 0x0448 0x0000 0x5 0x0
+#define MX8MN_IOMUXC_SAI3_TXD_CCMSRCGPCMIX_BOOT_MODE5                          0x01E0 0x0448 0x0000 0x6 0x0
+#define MX8MN_IOMUXC_SAI3_MCLK_SAI3_MCLK                                       0x01E4 0x044C 0x05C0 0x0 0x0
+#define MX8MN_IOMUXC_SAI3_MCLK_PWM4_OUT                                        0x01E4 0x044C 0x0000 0x1 0x0
+#define MX8MN_IOMUXC_SAI3_MCLK_SAI5_MCLK                                       0x01E4 0x044C 0x0594 0x2 0x3
+#define MX8MN_IOMUXC_SAI3_MCLK_SPDIF1_OUT                                      0x01E4 0x044C 0x0000 0x4 0x0
+#define MX8MN_IOMUXC_SAI3_MCLK_GPIO5_IO2                                       0x01E4 0x044C 0x0000 0x5 0x0
+#define MX8MN_IOMUXC_SAI3_MCLK_SPDIF1_IN                                       0x01E4 0x044C 0x05CC 0x6 0x4
+#define MX8MN_IOMUXC_SPDIF_TX_SPDIF1_OUT                                       0x01E8 0x0450 0x0000 0x0 0x0
+#define MX8MN_IOMUXC_SPDIF_TX_PWM3_OUT                                         0x01E8 0x0450 0x0000 0x1 0x0
+#define MX8MN_IOMUXC_SPDIF_TX_GPIO5_IO3                                        0x01E8 0x0450 0x0000 0x5 0x0
+#define MX8MN_IOMUXC_SPDIF_RX_SPDIF1_IN                                        0x01EC 0x0454 0x05CC 0x0 0x0
+#define MX8MN_IOMUXC_SPDIF_RX_PWM2_OUT                                         0x01EC 0x0454 0x0000 0x1 0x0
+#define MX8MN_IOMUXC_SPDIF_RX_GPIO5_IO4                                        0x01EC 0x0454 0x0000 0x5 0x0
+#define MX8MN_IOMUXC_SPDIF_EXT_CLK_SPDIF1_EXT_CLK                              0x01F0 0x0458 0x0568 0x0 0x0
+#define MX8MN_IOMUXC_SPDIF_EXT_CLK_PWM1_OUT                                    0x01F0 0x0458 0x0000 0x1 0x0
+#define MX8MN_IOMUXC_SPDIF_EXT_CLK_GPIO5_IO5                                   0x01F0 0x0458 0x0000 0x5 0x0
+#define MX8MN_IOMUXC_ECSPI1_SCLK_ECSPI1_SCLK                                   0x01F4 0x045C 0x05D8 0x0 0x0
+#define MX8MN_IOMUXC_ECSPI1_SCLK_UART3_DCE_RX                                  0x01F4 0x045C 0x0504 0x1 0x0
+#define MX8MN_IOMUXC_ECSPI1_SCLK_UART3_DTE_TX                                  0x01F4 0x045C 0x0000 0x1 0x0
+#define MX8MN_IOMUXC_ECSPI1_SCLK_I2C1_SCL                                      0x01F4 0x045C 0x055C 0x2 0x2
+#define MX8MN_IOMUXC_ECSPI1_SCLK_SAI5_RX_SYNC                                  0x01F4 0x045C 0x04DC 0x3 0x2
+#define MX8MN_IOMUXC_ECSPI1_SCLK_GPIO5_IO6                                     0x01F4 0x045C 0x0000 0x5 0x0
+#define MX8MN_IOMUXC_ECSPI1_MOSI_ECSPI1_MOSI                                   0x01F8 0x0460 0x05A8 0x0 0x0
+#define MX8MN_IOMUXC_ECSPI1_MOSI_UART3_DCE_TX                                  0x01F8 0x0460 0x0000 0x1 0x0
+#define MX8MN_IOMUXC_ECSPI1_MOSI_UART3_DTE_RX                                  0x01F8 0x0460 0x0504 0x1 0x1
+#define MX8MN_IOMUXC_ECSPI1_MOSI_I2C1_SDA                                      0x01F8 0x0460 0x056C 0x2 0x2
+#define MX8MN_IOMUXC_ECSPI1_MOSI_SAI5_RX_BCLK                                  0x01F8 0x0460 0x04D0 0x3 0x3
+#define MX8MN_IOMUXC_ECSPI1_MOSI_GPIO5_IO7                                     0x01F8 0x0460 0x0000 0x5 0x0
+#define MX8MN_IOMUXC_ECSPI1_MISO_ECSPI1_MISO                                   0x01FC 0x0464 0x05C4 0x0 0x0
+#define MX8MN_IOMUXC_ECSPI1_MISO_UART3_DCE_CTS_B                               0x01FC 0x0464 0x0000 0x1 0x0
+#define MX8MN_IOMUXC_ECSPI1_MISO_UART3_DTE_RTS_B                               0x01FC 0x0464 0x0500 0x1 0x0
+#define MX8MN_IOMUXC_ECSPI1_MISO_I2C2_SCL                                      0x01FC 0x0464 0x05D0 0x2 0x2
+#define MX8MN_IOMUXC_ECSPI1_MISO_SAI5_RX_DATA0                                 0x01FC 0x0464 0x04D4 0x3 0x3
+#define MX8MN_IOMUXC_ECSPI1_MISO_GPIO5_IO8                                     0x01FC 0x0464 0x0000 0x5 0x0
+#define MX8MN_IOMUXC_ECSPI1_SS0_ECSPI1_SS0                                     0x0200 0x0468 0x0564 0x0 0x0
+#define MX8MN_IOMUXC_ECSPI1_SS0_UART3_DCE_RTS_B                                0x0200 0x0468 0x0500 0x1 0x1
+#define MX8MN_IOMUXC_ECSPI1_SS0_UART3_DTE_CTS_B                                0x0200 0x0468 0x0000 0x1 0x0
+#define MX8MN_IOMUXC_ECSPI1_SS0_I2C2_SDA                                       0x0200 0x0468 0x0560 0x2 0x2
+#define MX8MN_IOMUXC_ECSPI1_SS0_SAI5_RX_DATA1                                  0x0200 0x0468 0x04D8 0x3 0x2
+#define MX8MN_IOMUXC_ECSPI1_SS0_SAI5_TX_SYNC                                   0x0200 0x0468 0x04EC 0x4 0x3
+#define MX8MN_IOMUXC_ECSPI1_SS0_GPIO5_IO9                                      0x0200 0x0468 0x0000 0x5 0x0
+#define MX8MN_IOMUXC_ECSPI2_SCLK_ECSPI2_SCLK                                   0x0204 0x046C 0x0580 0x0 0x0
+#define MX8MN_IOMUXC_ECSPI2_SCLK_UART4_DCE_RX                                  0x0204 0x046C 0x050C 0x1 0x0
+#define MX8MN_IOMUXC_ECSPI2_SCLK_UART4_DTE_TX                                  0x0204 0x046C 0x0000 0x1 0x0
+#define MX8MN_IOMUXC_ECSPI2_SCLK_I2C3_SCL                                      0x0204 0x046C 0x0588 0x2 0x4
+#define MX8MN_IOMUXC_ECSPI2_SCLK_SAI5_RX_DATA2                                 0x0204 0x046C 0x0000 0x3 0x0
+#define MX8MN_IOMUXC_ECSPI2_SCLK_SAI5_TX_BCLK                                  0x0204 0x046C 0x04E8 0x4 0x3
+#define MX8MN_IOMUXC_ECSPI2_SCLK_GPIO5_IO10                                    0x0204 0x046C 0x0000 0x5 0x0
+#define MX8MN_IOMUXC_ECSPI2_MOSI_ECSPI2_MOSI                                   0x0208 0x0470 0x0590 0x0 0x0
+#define MX8MN_IOMUXC_ECSPI2_MOSI_UART4_DCE_TX                                  0x0208 0x0470 0x0000 0x1 0x0
+#define MX8MN_IOMUXC_ECSPI2_MOSI_UART4_DTE_RX                                  0x0208 0x0470 0x050C 0x1 0x1
+#define MX8MN_IOMUXC_ECSPI2_MOSI_I2C3_SDA                                      0x0208 0x0470 0x05BC 0x2 0x4
+#define MX8MN_IOMUXC_ECSPI2_MOSI_SAI5_RX_DATA3                                 0x0208 0x0470 0x04E0 0x3 0x2
+#define MX8MN_IOMUXC_ECSPI2_MOSI_SAI5_TX_DATA0                                 0x0208 0x0470 0x0000 0x4 0x0
+#define MX8MN_IOMUXC_ECSPI2_MOSI_GPIO5_IO11                                    0x0208 0x0470 0x0000 0x5 0x0
+#define MX8MN_IOMUXC_ECSPI2_MISO_ECSPI2_MISO                                   0x020C 0x0474 0x0578 0x0 0x0
+#define MX8MN_IOMUXC_ECSPI2_MISO_UART4_DCE_CTS_B                               0x020C 0x0474 0x0000 0x1 0x0
+#define MX8MN_IOMUXC_ECSPI2_MISO_UART4_DTE_RTS_B                               0x020C 0x0474 0x0508 0x1 0x0
+#define MX8MN_IOMUXC_ECSPI2_MISO_I2C4_SCL                                      0x020C 0x0474 0x05D4 0x2 0x3
+#define MX8MN_IOMUXC_ECSPI2_MISO_SAI5_MCLK                                     0x020C 0x0474 0x0594 0x3 0x4
+#define MX8MN_IOMUXC_ECSPI2_MISO_GPIO5_IO12                                    0x020C 0x0474 0x0000 0x5 0x0
+#define MX8MN_IOMUXC_ECSPI2_SS0_ECSPI2_SS0                                     0x0210 0x0478 0x0570 0x0 0x0
+#define MX8MN_IOMUXC_ECSPI2_SS0_UART4_DCE_RTS_B                                0x0210 0x0478 0x0508 0x1 0x1
+#define MX8MN_IOMUXC_ECSPI2_SS0_UART4_DTE_CTS_B                                0x0210 0x0478 0x0000 0x1 0x0
+#define MX8MN_IOMUXC_ECSPI2_SS0_I2C4_SDA                                       0x0210 0x0478 0x058C 0x2 0x5
+#define MX8MN_IOMUXC_ECSPI2_SS0_GPIO5_IO13                                     0x0210 0x0478 0x0000 0x5 0x0
+#define MX8MN_IOMUXC_I2C1_SCL_I2C1_SCL                                         0x0214 0x047C 0x055C 0x0 0x0
+#define MX8MN_IOMUXC_I2C1_SCL_ENET1_MDC                                        0x0214 0x047C 0x0000 0x1 0x0
+#define MX8MN_IOMUXC_I2C1_SCL_ECSPI1_SCLK                                      0x0214 0x047C 0x05D8 0x3 0x1
+#define MX8MN_IOMUXC_I2C1_SCL_GPIO5_IO14                                       0x0214 0x047C 0x0000 0x5 0x0
+#define MX8MN_IOMUXC_I2C1_SDA_I2C1_SDA                                         0x0218 0x0480 0x056C 0x0 0x0
+#define MX8MN_IOMUXC_I2C1_SDA_ENET1_MDIO                                       0x0218 0x0480 0x04C0 0x1 0x2
+#define MX8MN_IOMUXC_I2C1_SDA_ECSPI1_MOSI                                      0x0218 0x0480 0x05A8 0x3 0x1
+#define MX8MN_IOMUXC_I2C1_SDA_GPIO5_IO15                                       0x0218 0x0480 0x0000 0x5 0x0
+#define MX8MN_IOMUXC_I2C2_SCL_I2C2_SCL                                         0x021C 0x0484 0x05D0 0x0 0x0
+#define MX8MN_IOMUXC_I2C2_SCL_ENET1_1588_EVENT1_IN                             0x021C 0x0484 0x0000 0x1 0x0
+#define MX8MN_IOMUXC_I2C2_SCL_USDHC3_CD_B                                      0x021C 0x0484 0x0598 0x2 0x1
+#define MX8MN_IOMUXC_I2C2_SCL_ECSPI1_MISO                                      0x021C 0x0484 0x05C4 0x3 0x1
+#define MX8MN_IOMUXC_I2C2_SCL_GPIO5_IO16                                       0x021C 0x0484 0x0000 0x5 0x0
+#define MX8MN_IOMUXC_I2C2_SDA_I2C2_SDA                                         0x0220 0x0488 0x0560 0x0 0x0
+#define MX8MN_IOMUXC_I2C2_SDA_ENET1_1588_EVENT1_OUT                            0x0220 0x0488 0x0000 0x1 0x0
+#define MX8MN_IOMUXC_I2C2_SDA_USDHC3_WP                                        0x0220 0x0488 0x05B8 0x2 0x1
+#define MX8MN_IOMUXC_I2C2_SDA_ECSPI1_SS0                                       0x0220 0x0488 0x0564 0x3 0x1
+#define MX8MN_IOMUXC_I2C2_SDA_GPIO5_IO17                                       0x0220 0x0488 0x0000 0x5 0x0
+#define MX8MN_IOMUXC_I2C3_SCL_I2C3_SCL                                         0x0224 0x048C 0x0588 0x0 0x0
+#define MX8MN_IOMUXC_I2C3_SCL_PWM4_OUT                                         0x0224 0x048C 0x0000 0x1 0x0
+#define MX8MN_IOMUXC_I2C3_SCL_GPT2_CLK                                         0x0224 0x048C 0x0000 0x2 0x0
+#define MX8MN_IOMUXC_I2C3_SCL_ECSPI2_SCLK                                      0x0224 0x048C 0x0580 0x3 0x2
+#define MX8MN_IOMUXC_I2C3_SCL_GPIO5_IO18                                       0x0224 0x048C 0x0000 0x5 0x0
+#define MX8MN_IOMUXC_I2C3_SDA_I2C3_SDA                                         0x0228 0x0490 0x05BC 0x0 0x0
+#define MX8MN_IOMUXC_I2C3_SDA_PWM3_OUT                                         0x0228 0x0490 0x0000 0x1 0x0
+#define MX8MN_IOMUXC_I2C3_SDA_GPT3_CLK                                         0x0228 0x0490 0x0000 0x2 0x0
+#define MX8MN_IOMUXC_I2C3_SDA_ECSPI2_MOSI                                      0x0228 0x0490 0x0590 0x3 0x2
+#define MX8MN_IOMUXC_I2C3_SDA_GPIO5_IO19                                       0x0228 0x0490 0x0000 0x5 0x0
+#define MX8MN_IOMUXC_I2C4_SCL_I2C4_SCL                                         0x022C 0x0494 0x05D4 0x0 0x0
+#define MX8MN_IOMUXC_I2C4_SCL_PWM2_OUT                                         0x022C 0x0494 0x0000 0x1 0x0
+#define MX8MN_IOMUXC_I2C4_SCL_ECSPI2_MISO                                      0x022C 0x0494 0x0578 0x3 0x2
+#define MX8MN_IOMUXC_I2C4_SCL_GPIO5_IO20                                       0x022C 0x0494 0x0000 0x5 0x0
+#define MX8MN_IOMUXC_I2C4_SDA_I2C4_SDA                                         0x0230 0x0498 0x058C 0x0 0x0
+#define MX8MN_IOMUXC_I2C4_SDA_PWM1_OUT                                         0x0230 0x0498 0x0000 0x1 0x0
+#define MX8MN_IOMUXC_I2C4_SDA_ECSPI2_SS0                                       0x0230 0x0498 0x0570 0x3 0x1
+#define MX8MN_IOMUXC_I2C4_SDA_GPIO5_IO21                                       0x0230 0x0498 0x0000 0x5 0x0
+#define MX8MN_IOMUXC_UART1_RXD_UART1_DCE_RX                                    0x0234 0x049C 0x04F4 0x0 0x0
+#define MX8MN_IOMUXC_UART1_RXD_UART1_DTE_TX                                    0x0234 0x049C 0x0000 0x0 0x0
+#define MX8MN_IOMUXC_UART1_RXD_ECSPI3_SCLK                                     0x0234 0x049C 0x0000 0x1 0x0
+#define MX8MN_IOMUXC_UART1_RXD_GPIO5_IO22                                      0x0234 0x049C 0x0000 0x5 0x0
+#define MX8MN_IOMUXC_UART1_TXD_UART1_DCE_TX                                    0x0238 0x04A0 0x0000 0x0 0x0
+#define MX8MN_IOMUXC_UART1_TXD_UART1_DTE_RX                                    0x0238 0x04A0 0x04F4 0x0 0x1
+#define MX8MN_IOMUXC_UART1_TXD_ECSPI3_MOSI                                     0x0238 0x04A0 0x0000 0x1 0x0
+#define MX8MN_IOMUXC_UART1_TXD_GPIO5_IO23                                      0x0238 0x04A0 0x0000 0x5 0x0
+#define MX8MN_IOMUXC_UART2_RXD_UART2_DCE_RX                                    0x023C 0x04A4 0x04FC 0x0 0x0
+#define MX8MN_IOMUXC_UART2_RXD_UART2_DTE_TX                                    0x023C 0x04A4 0x0000 0x0 0x0
+#define MX8MN_IOMUXC_UART2_RXD_ECSPI3_MISO                                     0x023C 0x04A4 0x0000 0x1 0x0
+#define MX8MN_IOMUXC_UART2_RXD_GPT1_COMPARE3                                   0x023C 0x04A4 0x0000 0x3 0x0
+#define MX8MN_IOMUXC_UART2_RXD_GPIO5_IO24                                      0x023C 0x04A4 0x0000 0x5 0x0
+#define MX8MN_IOMUXC_UART2_TXD_UART2_DCE_TX                                    0x0240 0x04A8 0x0000 0x0 0x0
+#define MX8MN_IOMUXC_UART2_TXD_UART2_DTE_RX                                    0x0240 0x04A8 0x04FC 0x0 0x1
+#define MX8MN_IOMUXC_UART2_TXD_ECSPI3_SS0                                      0x0240 0x04A8 0x0000 0x1 0x0
+#define MX8MN_IOMUXC_UART2_TXD_GPT1_COMPARE2                                   0x0240 0x04A8 0x0000 0x3 0x0
+#define MX8MN_IOMUXC_UART2_TXD_GPIO5_IO25                                      0x0240 0x04A8 0x0000 0x5 0x0
+#define MX8MN_IOMUXC_UART3_RXD_UART3_DCE_RX                                    0x0244 0x04AC 0x0504 0x0 0x2
+#define MX8MN_IOMUXC_UART3_RXD_UART3_DTE_TX                                    0x0244 0x04AC 0x0000 0x0 0x0
+#define MX8MN_IOMUXC_UART3_RXD_UART1_DCE_CTS_B                                 0x0244 0x04AC 0x0000 0x1 0x0
+#define MX8MN_IOMUXC_UART3_RXD_UART1_DTE_RTS_B                                 0x0244 0x04AC 0x04F0 0x1 0x0
+#define MX8MN_IOMUXC_UART3_RXD_USDHC3_RESET_B                                  0x0244 0x04AC 0x0000 0x2 0x0
+#define MX8MN_IOMUXC_UART3_RXD_GPT1_CAPTURE2                                   0x0244 0x04AC 0x05EC 0x3 0x1
+#define MX8MN_IOMUXC_UART3_RXD_GPIO5_IO26                                      0x0244 0x04AC 0x0000 0x5 0x0
+#define MX8MN_IOMUXC_UART3_TXD_UART3_DCE_TX                                    0x0248 0x04B0 0x0000 0x0 0x0
+#define MX8MN_IOMUXC_UART3_TXD_UART3_DTE_RX                                    0x0248 0x04B0 0x0504 0x0 0x3
+#define MX8MN_IOMUXC_UART3_TXD_UART1_DCE_RTS_B                                 0x0248 0x04B0 0x04F0 0x1 0x1
+#define MX8MN_IOMUXC_UART3_TXD_UART1_DTE_CTS_B                                 0x0248 0x04B0 0x0000 0x1 0x0
+#define MX8MN_IOMUXC_UART3_TXD_USDHC3_VSELECT                                  0x0248 0x04B0 0x0000 0x2 0x0
+#define MX8MN_IOMUXC_UART3_TXD_GPT1_CLK                                        0x0248 0x04B0 0x05E8 0x3 0x1
+#define MX8MN_IOMUXC_UART3_TXD_GPIO5_IO27                                      0x0248 0x04B0 0x0000 0x5 0x0
+#define MX8MN_IOMUXC_UART4_RXD_UART4_DCE_RX                                    0x024C 0x04B4 0x050C 0x0 0x2
+#define MX8MN_IOMUXC_UART4_RXD_UART4_DTE_TX                                    0x024C 0x04B4 0x0000 0x0 0x0
+#define MX8MN_IOMUXC_UART4_RXD_UART2_DCE_CTS_B                                 0x024C 0x04B4 0x0000 0x1 0x0
+#define MX8MN_IOMUXC_UART4_RXD_UART2_DTE_RTS_B                                 0x024C 0x04B4 0x04F8 0x1 0x0
+#define MX8MN_IOMUXC_UART4_RXD_GPT1_COMPARE1                                   0x024C 0x04B4 0x0000 0x3 0x0
+#define MX8MN_IOMUXC_UART4_RXD_GPIO5_IO28                                      0x024C 0x04B4 0x0000 0x5 0x0
+#define MX8MN_IOMUXC_UART4_TXD_UART4_DCE_TX                                    0x0250 0x04B8 0x0000 0x0 0x0
+#define MX8MN_IOMUXC_UART4_TXD_UART4_DTE_RX                                    0x0250 0x04B8 0x050C 0x0 0x3
+#define MX8MN_IOMUXC_UART4_TXD_UART2_DCE_RTS_B                                 0x0250 0x04B8 0x04F8 0x1 0x1
+#define MX8MN_IOMUXC_UART4_TXD_UART2_DTE_CTS_B                                 0x0250 0x04B8 0x0000 0x1 0x0
+#define MX8MN_IOMUXC_UART4_TXD_GPT1_CAPTURE1                                   0x0250 0x04B8 0x05F0 0x3 0x1
+#define MX8MN_IOMUXC_UART4_TXD_GPIO5_IO29                                      0x0250 0x04B8 0x0000 0x5 0x0
+
+#endif /* __DTS_IMX8MN_PINFUNC_H */
diff --git a/arch/arm/dts/imx8mn.dtsi b/arch/arm/dts/imx8mn.dtsi
new file mode 100644
index 0000000000..f5eff35986
--- /dev/null
+++ b/arch/arm/dts/imx8mn.dtsi
@@ -0,0 +1,712 @@
+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
+/*
+ * Copyright 2019 NXP
+ */
+
+#include <dt-bindings/clock/imx8mn-clock.h>
+#include <dt-bindings/gpio/gpio.h>
+#include <dt-bindings/input/input.h>
+#include <dt-bindings/interrupt-controller/arm-gic.h>
+
+#include "imx8mn-pinfunc.h"
+
+/ {
+	compatible = "fsl,imx8mn";
+	interrupt-parent = <&gic>;
+	#address-cells = <2>;
+	#size-cells = <2>;
+
+	aliases {
+		ethernet0 = &fec1;
+		gpio0 = &gpio1;
+		gpio1 = &gpio2;
+		gpio2 = &gpio3;
+		gpio3 = &gpio4;
+		gpio4 = &gpio5;
+		i2c0 = &i2c1;
+		i2c1 = &i2c2;
+		i2c2 = &i2c3;
+		i2c3 = &i2c4;
+		mmc0 = &usdhc1;
+		mmc1 = &usdhc2;
+		mmc2 = &usdhc3;
+		serial0 = &uart1;
+		serial1 = &uart2;
+		serial2 = &uart3;
+		serial3 = &uart4;
+		spi0 = &ecspi1;
+		spi1 = &ecspi2;
+		spi2 = &ecspi3;
+	};
+
+	cpus {
+		#address-cells = <1>;
+		#size-cells = <0>;
+
+		A53_0: cpu at 0 {
+			device_type = "cpu";
+			compatible = "arm,cortex-a53";
+			reg = <0x0>;
+			clock-latency = <61036>;
+			clocks = <&clk IMX8MN_CLK_ARM>;
+			enable-method = "psci";
+			next-level-cache = <&A53_L2>;
+		};
+
+		A53_1: cpu at 1 {
+			device_type = "cpu";
+			compatible = "arm,cortex-a53";
+			reg = <0x1>;
+			clock-latency = <61036>;
+			clocks = <&clk IMX8MN_CLK_ARM>;
+			enable-method = "psci";
+			next-level-cache = <&A53_L2>;
+		};
+
+		A53_2: cpu at 2 {
+			device_type = "cpu";
+			compatible = "arm,cortex-a53";
+			reg = <0x2>;
+			clock-latency = <61036>;
+			clocks = <&clk IMX8MN_CLK_ARM>;
+			enable-method = "psci";
+			next-level-cache = <&A53_L2>;
+		};
+
+		A53_3: cpu at 3 {
+			device_type = "cpu";
+			compatible = "arm,cortex-a53";
+			reg = <0x3>;
+			clock-latency = <61036>;
+			clocks = <&clk IMX8MN_CLK_ARM>;
+			enable-method = "psci";
+			next-level-cache = <&A53_L2>;
+		};
+
+		A53_L2: l2-cache0 {
+			compatible = "cache";
+		};
+	};
+
+	memory at 40000000 {
+		device_type = "memory";
+		reg = <0x0 0x40000000 0 0x80000000>;
+	};
+
+	osc_32k: clock-osc-32k {
+		compatible = "fixed-clock";
+		#clock-cells = <0>;
+		clock-frequency = <32768>;
+		clock-output-names = "osc_32k";
+	};
+
+	osc_24m: clock-osc-24m {
+		compatible = "fixed-clock";
+		#clock-cells = <0>;
+		clock-frequency = <24000000>;
+		clock-output-names = "osc_24m";
+	};
+
+	clk_ext1: clock-ext1 {
+		compatible = "fixed-clock";
+		#clock-cells = <0>;
+		clock-frequency = <133000000>;
+		clock-output-names = "clk_ext1";
+	};
+
+	clk_ext2: clock-ext2 {
+		compatible = "fixed-clock";
+		#clock-cells = <0>;
+		clock-frequency = <133000000>;
+		clock-output-names = "clk_ext2";
+	};
+
+	clk_ext3: clock-ext3 {
+		compatible = "fixed-clock";
+		#clock-cells = <0>;
+		clock-frequency = <133000000>;
+		clock-output-names = "clk_ext3";
+	};
+
+	clk_ext4: clock-ext4 {
+		compatible = "fixed-clock";
+		#clock-cells = <0>;
+		clock-frequency= <133000000>;
+		clock-output-names = "clk_ext4";
+	};
+
+	psci {
+		compatible = "arm,psci-1.0";
+		method = "smc";
+	};
+
+	timer {
+		compatible = "arm,armv8-timer";
+		interrupts = <GIC_PPI 13 (GIC_CPU_MASK_SIMPLE(6) | IRQ_TYPE_LEVEL_LOW)>,
+			     <GIC_PPI 14 (GIC_CPU_MASK_SIMPLE(6) | IRQ_TYPE_LEVEL_LOW)>,
+			     <GIC_PPI 11 (GIC_CPU_MASK_SIMPLE(6) | IRQ_TYPE_LEVEL_LOW)>,
+			     <GIC_PPI 10 (GIC_CPU_MASK_SIMPLE(6) | IRQ_TYPE_LEVEL_LOW)>;
+		clock-frequency = <8000000>;
+		arm,no-tick-in-suspend;
+	};
+
+	soc at 0 {
+		compatible = "simple-bus";
+		#address-cells = <1>;
+		#size-cells = <1>;
+		ranges = <0x0 0x0 0x0 0x3e000000>;
+
+		aips1: bus at 30000000 {
+			compatible = "fsl,aips-bus", "simple-bus";
+			reg = <0x30000000 0x400000>;
+			#address-cells = <1>;
+			#size-cells = <1>;
+			ranges;
+
+			gpio1: gpio at 30200000 {
+				compatible = "fsl,imx8mn-gpio", "fsl,imx35-gpio";
+				reg = <0x30200000 0x10000>;
+				interrupts = <GIC_SPI 64 IRQ_TYPE_LEVEL_HIGH>,
+					     <GIC_SPI 65 IRQ_TYPE_LEVEL_HIGH>;
+				clocks = <&clk IMX8MN_CLK_GPIO1_ROOT>;
+				gpio-controller;
+				#gpio-cells = <2>;
+				interrupt-controller;
+				#interrupt-cells = <2>;
+			};
+
+			gpio2: gpio at 30210000 {
+				compatible = "fsl,imx8mn-gpio", "fsl,imx35-gpio";
+				reg = <0x30210000 0x10000>;
+				interrupts = <GIC_SPI 66 IRQ_TYPE_LEVEL_HIGH>,
+					     <GIC_SPI 67 IRQ_TYPE_LEVEL_HIGH>;
+				clocks = <&clk IMX8MN_CLK_GPIO2_ROOT>;
+				gpio-controller;
+				#gpio-cells = <2>;
+				interrupt-controller;
+				#interrupt-cells = <2>;
+			};
+
+			gpio3: gpio at 30220000 {
+				compatible = "fsl,imx8mn-gpio", "fsl,imx35-gpio";
+				reg = <0x30220000 0x10000>;
+				interrupts = <GIC_SPI 68 IRQ_TYPE_LEVEL_HIGH>,
+					     <GIC_SPI 69 IRQ_TYPE_LEVEL_HIGH>;
+				clocks = <&clk IMX8MN_CLK_GPIO3_ROOT>;
+				gpio-controller;
+				#gpio-cells = <2>;
+				interrupt-controller;
+				#interrupt-cells = <2>;
+			};
+
+			gpio4: gpio at 30230000 {
+				compatible = "fsl,imx8mn-gpio", "fsl,imx35-gpio";
+				reg = <0x30230000 0x10000>;
+				interrupts = <GIC_SPI 70 IRQ_TYPE_LEVEL_HIGH>,
+					     <GIC_SPI 71 IRQ_TYPE_LEVEL_HIGH>;
+				clocks = <&clk IMX8MN_CLK_GPIO4_ROOT>;
+				gpio-controller;
+				#gpio-cells = <2>;
+				interrupt-controller;
+				#interrupt-cells = <2>;
+			};
+
+			gpio5: gpio at 30240000 {
+				compatible = "fsl,imx8mn-gpio", "fsl,imx35-gpio";
+				reg = <0x30240000 0x10000>;
+				interrupts = <GIC_SPI 72 IRQ_TYPE_LEVEL_HIGH>,
+					     <GIC_SPI 73 IRQ_TYPE_LEVEL_HIGH>;
+				clocks = <&clk IMX8MN_CLK_GPIO5_ROOT>;
+				gpio-controller;
+				#gpio-cells = <2>;
+				interrupt-controller;
+				#interrupt-cells = <2>;
+			};
+
+			wdog1: watchdog at 30280000 {
+				compatible = "fsl,imx8mn-wdt", "fsl,imx21-wdt";
+				reg = <0x30280000 0x10000>;
+				interrupts = <GIC_SPI 78 IRQ_TYPE_LEVEL_HIGH>;
+				clocks = <&clk IMX8MN_CLK_WDOG1_ROOT>;
+				status = "disabled";
+			};
+
+			wdog2: watchdog at 30290000 {
+				compatible = "fsl,imx8mn-wdt", "fsl,imx21-wdt";
+				reg = <0x30290000 0x10000>;
+				interrupts = <GIC_SPI 79 IRQ_TYPE_LEVEL_HIGH>;
+				clocks = <&clk IMX8MN_CLK_WDOG2_ROOT>;
+				status = "disabled";
+			};
+
+			wdog3: watchdog at 302a0000 {
+				compatible = "fsl,imx8mn-wdt", "fsl,imx21-wdt";
+				reg = <0x302a0000 0x10000>;
+				interrupts = <GIC_SPI 10 IRQ_TYPE_LEVEL_HIGH>;
+				clocks = <&clk IMX8MN_CLK_WDOG3_ROOT>;
+				status = "disabled";
+			};
+
+			sdma3: dma-controller at 302b0000 {
+				compatible = "fsl,imx8mn-sdma", "fsl,imx7d-sdma";
+				reg = <0x302b0000 0x10000>;
+				interrupts = <GIC_SPI 34 IRQ_TYPE_LEVEL_HIGH>;
+				clocks = <&clk IMX8MN_CLK_SDMA3_ROOT>,
+				 <&clk IMX8MN_CLK_SDMA3_ROOT>;
+				clock-names = "ipg", "ahb";
+				#dma-cells = <3>;
+				fsl,sdma-ram-script-name = "imx/sdma/sdma-imx7d.bin";
+			};
+
+			sdma2: dma-controller at 302c0000 {
+				compatible = "fsl,imx8mn-sdma", "fsl,imx7d-sdma";
+				reg = <0x302c0000 0x10000>;
+				interrupts = <GIC_SPI 103 IRQ_TYPE_LEVEL_HIGH>;
+				clocks = <&clk IMX8MN_CLK_SDMA2_ROOT>,
+					 <&clk IMX8MN_CLK_SDMA2_ROOT>;
+				clock-names = "ipg", "ahb";
+				#dma-cells = <3>;
+				fsl,sdma-ram-script-name = "imx/sdma/sdma-imx7d.bin";
+			};
+
+			iomuxc: pinctrl at 30330000 {
+				compatible = "fsl,imx8mn-iomuxc";
+				reg = <0x30330000 0x10000>;
+			};
+
+			gpr: iomuxc-gpr at 30340000 {
+				compatible = "fsl,imx8mn-iomuxc-gpr", "syscon";
+				reg = <0x30340000 0x10000>;
+			};
+
+			ocotp: ocotp-ctrl at 30350000 {
+				compatible = "fsl,imx8mn-ocotp", "fsl,imx7d-ocotp", "syscon";
+				reg = <0x30350000 0x10000>;
+				clocks = <&clk IMX8MN_CLK_OCOTP_ROOT>;
+			};
+
+			anatop: anatop at 30360000 {
+				compatible = "fsl,imx8mn-anatop", "fsl,imx8mm-anatop",
+					     "syscon", "simple-bus";
+				reg = <0x30360000 0x10000>;
+			};
+
+			snvs: snvs at 30370000 {
+				compatible = "fsl,sec-v4.0-mon","syscon", "simple-mfd";
+				reg = <0x30370000 0x10000>;
+
+				snvs_rtc: snvs-rtc-lp {
+					compatible = "fsl,sec-v4.0-mon-rtc-lp";
+					regmap = <&snvs>;
+					offset = <0x34>;
+					interrupts = <GIC_SPI 19 IRQ_TYPE_LEVEL_HIGH>,
+						     <GIC_SPI 20 IRQ_TYPE_LEVEL_HIGH>;
+					clock-names = "snvs-rtc";
+				};
+
+				snvs_pwrkey: snvs-powerkey {
+					compatible = "fsl,sec-v4.0-pwrkey";
+					regmap = <&snvs>;
+					interrupts = <GIC_SPI 4 IRQ_TYPE_LEVEL_HIGH>;
+					linux,keycode = <KEY_POWER>;
+					wakeup-source;
+					status = "disabled";
+				};
+			};
+
+			clk: clock-controller at 30380000 {
+				compatible = "fsl,imx8mn-ccm";
+				reg = <0x30380000 0x10000>;
+				#clock-cells = <1>;
+				clocks = <&osc_32k>, <&osc_24m>, <&clk_ext1>, <&clk_ext2>,
+					 <&clk_ext3>, <&clk_ext4>;
+				clock-names = "osc_32k", "osc_24m", "clk_ext1", "clk_ext2",
+					      "clk_ext3", "clk_ext4";
+			};
+
+			src: reset-controller at 30390000 {
+				compatible = "fsl,imx8mn-src", "syscon";
+				reg = <0x30390000 0x10000>;
+				interrupts = <GIC_SPI 89 IRQ_TYPE_LEVEL_HIGH>;
+				#reset-cells = <1>;
+			};
+		};
+
+		aips2: bus at 30400000 {
+			compatible = "fsl,aips-bus", "simple-bus";
+			reg = <0x30400000 0x400000>;
+			#address-cells = <1>;
+			#size-cells = <1>;
+			ranges;
+
+			pwm1: pwm at 30660000 {
+				compatible = "fsl,imx8mn-pwm", "fsl,imx27-pwm";
+				reg = <0x30660000 0x10000>;
+				interrupts = <GIC_SPI 81 IRQ_TYPE_LEVEL_HIGH>;
+				clocks = <&clk IMX8MN_CLK_PWM1_ROOT>,
+					<&clk IMX8MN_CLK_PWM1_ROOT>;
+				clock-names = "ipg", "per";
+				#pwm-cells = <2>;
+				status = "disabled";
+			};
+
+			pwm2: pwm at 30670000 {
+				compatible = "fsl,imx8mn-pwm", "fsl,imx27-pwm";
+				reg = <0x30670000 0x10000>;
+				interrupts = <GIC_SPI 82 IRQ_TYPE_LEVEL_HIGH>;
+				clocks = <&clk IMX8MN_CLK_PWM2_ROOT>,
+					 <&clk IMX8MN_CLK_PWM2_ROOT>;
+				clock-names = "ipg", "per";
+				#pwm-cells = <2>;
+				status = "disabled";
+			};
+
+			pwm3: pwm at 30680000 {
+				compatible = "fsl,imx8mn-pwm", "fsl,imx27-pwm";
+				reg = <0x30680000 0x10000>;
+				interrupts = <GIC_SPI 83 IRQ_TYPE_LEVEL_HIGH>;
+				clocks = <&clk IMX8MN_CLK_PWM3_ROOT>,
+					 <&clk IMX8MN_CLK_PWM3_ROOT>;
+				clock-names = "ipg", "per";
+				#pwm-cells = <2>;
+				status = "disabled";
+			};
+
+			pwm4: pwm at 30690000 {
+				compatible = "fsl,imx8mn-pwm", "fsl,imx27-pwm";
+				reg = <0x30690000 0x10000>;
+				interrupts = <GIC_SPI 84 IRQ_TYPE_LEVEL_HIGH>;
+				clocks = <&clk IMX8MN_CLK_PWM4_ROOT>,
+					 <&clk IMX8MN_CLK_PWM4_ROOT>;
+				clock-names = "ipg", "per";
+				#pwm-cells = <2>;
+				status = "disabled";
+			};
+		};
+
+		aips3: bus at 30800000 {
+			compatible = "fsl,aips-bus", "simple-bus";
+			reg = <0x30800000 0x400000>;
+			#address-cells = <1>;
+			#size-cells = <1>;
+			ranges;
+
+			ecspi1: spi at 30820000 {
+				compatible = "fsl,imx8mn-ecspi", "fsl,imx51-ecspi";
+				#address-cells = <1>;
+				#size-cells = <0>;
+				reg = <0x30820000 0x10000>;
+				interrupts = <GIC_SPI 31 IRQ_TYPE_LEVEL_HIGH>;
+				clocks = <&clk IMX8MN_CLK_ECSPI1_ROOT>,
+					 <&clk IMX8MN_CLK_ECSPI1_ROOT>;
+				clock-names = "ipg", "per";
+				dmas = <&sdma1 0 7 1>, <&sdma1 1 7 2>;
+				dma-names = "rx", "tx";
+				status = "disabled";
+			};
+
+			ecspi2: spi at 30830000 {
+				compatible = "fsl,imx8mn-ecspi", "fsl,imx51-ecspi";
+				#address-cells = <1>;
+				#size-cells = <0>;
+				reg = <0x30830000 0x10000>;
+				interrupts = <GIC_SPI 32 IRQ_TYPE_LEVEL_HIGH>;
+				clocks = <&clk IMX8MN_CLK_ECSPI2_ROOT>,
+					 <&clk IMX8MN_CLK_ECSPI2_ROOT>;
+				clock-names = "ipg", "per";
+				dmas = <&sdma1 2 7 1>, <&sdma1 3 7 2>;
+				dma-names = "rx", "tx";
+				status = "disabled";
+			};
+
+			ecspi3: spi at 30840000 {
+				compatible = "fsl,imx8mn-ecspi", "fsl,imx51-ecspi";
+				#address-cells = <1>;
+				#size-cells = <0>;
+				reg = <0x30840000 0x10000>;
+				interrupts = <GIC_SPI 33 IRQ_TYPE_LEVEL_HIGH>;
+				clocks = <&clk IMX8MN_CLK_ECSPI3_ROOT>,
+					 <&clk IMX8MN_CLK_ECSPI3_ROOT>;
+				clock-names = "ipg", "per";
+				dmas = <&sdma1 4 7 1>, <&sdma1 5 7 2>;
+				dma-names = "rx", "tx";
+				status = "disabled";
+			};
+
+			uart1: serial at 30860000 {
+				compatible = "fsl,imx8mn-uart", "fsl,imx6q-uart";
+				reg = <0x30860000 0x10000>;
+				interrupts = <GIC_SPI 26 IRQ_TYPE_LEVEL_HIGH>;
+				clocks = <&clk IMX8MN_CLK_UART1_ROOT>,
+					 <&clk IMX8MN_CLK_UART1_ROOT>;
+				clock-names = "ipg", "per";
+				dmas = <&sdma1 22 4 0>, <&sdma1 23 4 0>;
+				dma-names = "rx", "tx";
+				status = "disabled";
+			};
+
+			uart3: serial at 30880000 {
+				compatible = "fsl,imx8mn-uart", "fsl,imx6q-uart";
+				reg = <0x30880000 0x10000>;
+				interrupts = <GIC_SPI 28 IRQ_TYPE_LEVEL_HIGH>;
+				clocks = <&clk IMX8MN_CLK_UART3_ROOT>,
+					 <&clk IMX8MN_CLK_UART3_ROOT>;
+				clock-names = "ipg", "per";
+				dmas = <&sdma1 26 4 0>, <&sdma1 27 4 0>;
+				dma-names = "rx", "tx";
+				status = "disabled";
+			};
+
+			uart2: serial at 30890000 {
+				compatible = "fsl,imx8mn-uart", "fsl,imx6q-uart";
+				reg = <0x30890000 0x10000>;
+				interrupts = <GIC_SPI 27 IRQ_TYPE_LEVEL_HIGH>;
+				clocks = <&clk IMX8MN_CLK_UART2_ROOT>,
+					 <&clk IMX8MN_CLK_UART2_ROOT>;
+				clock-names = "ipg", "per";
+				status = "disabled";
+			};
+
+			i2c1: i2c at 30a20000 {
+				compatible = "fsl,imx8mn-i2c", "fsl,imx21-i2c";
+				#address-cells = <1>;
+				#size-cells = <0>;
+				reg = <0x30a20000 0x10000>;
+				interrupts = <GIC_SPI 35 IRQ_TYPE_LEVEL_HIGH>;
+				clocks = <&clk IMX8MN_CLK_I2C1_ROOT>;
+				status = "disabled";
+			};
+
+			i2c2: i2c at 30a30000 {
+				compatible = "fsl,imx8mn-i2c", "fsl,imx21-i2c";
+				#address-cells = <1>;
+				#size-cells = <0>;
+				reg = <0x30a30000 0x10000>;
+				interrupts = <GIC_SPI 36 IRQ_TYPE_LEVEL_HIGH>;
+				clocks = <&clk IMX8MN_CLK_I2C2_ROOT>;
+				status = "disabled";
+			};
+
+			i2c3: i2c at 30a40000 {
+				#address-cells = <1>;
+				#size-cells = <0>;
+				compatible = "fsl,imx8mn-i2c", "fsl,imx21-i2c";
+				reg = <0x30a40000 0x10000>;
+				interrupts = <GIC_SPI 37 IRQ_TYPE_LEVEL_HIGH>;
+				clocks = <&clk IMX8MN_CLK_I2C3_ROOT>;
+				status = "disabled";
+			};
+
+			i2c4: i2c at 30a50000 {
+				compatible = "fsl,imx8mn-i2c", "fsl,imx21-i2c";
+				#address-cells = <1>;
+				#size-cells = <0>;
+				reg = <0x30a50000 0x10000>;
+				interrupts = <GIC_SPI 38 IRQ_TYPE_LEVEL_HIGH>;
+				clocks = <&clk IMX8MN_CLK_I2C4_ROOT>;
+				status = "disabled";
+			};
+
+			uart4: serial at 30a60000 {
+				compatible = "fsl,imx8mn-uart", "fsl,imx6q-uart";
+				reg = <0x30a60000 0x10000>;
+				interrupts = <GIC_SPI 29 IRQ_TYPE_LEVEL_HIGH>;
+				clocks = <&clk IMX8MN_CLK_UART4_ROOT>,
+					 <&clk IMX8MN_CLK_UART4_ROOT>;
+				clock-names = "ipg", "per";
+				dmas = <&sdma1 28 4 0>, <&sdma1 29 4 0>;
+				dma-names = "rx", "tx";
+				status = "disabled";
+			};
+
+			usdhc1: mmc at 30b40000 {
+				compatible = "fsl,imx8mn-usdhc", "fsl,imx7d-usdhc";
+				reg = <0x30b40000 0x10000>;
+				interrupts = <GIC_SPI 22 IRQ_TYPE_LEVEL_HIGH>;
+				clocks = <&clk IMX8MN_CLK_DUMMY>,
+					 <&clk IMX8MN_CLK_NAND_USDHC_BUS>,
+					 <&clk IMX8MN_CLK_USDHC1_ROOT>;
+				clock-names = "ipg", "ahb", "per";
+				assigned-clocks = <&clk IMX8MN_CLK_USDHC1>;
+				assigned-clock-rates = <400000000>;
+				fsl,tuning-start-tap = <20>;
+				fsl,tuning-step= <2>;
+				bus-width = <4>;
+				status = "disabled";
+			};
+
+			usdhc2: mmc at 30b50000 {
+				compatible = "fsl,imx8mn-usdhc", "fsl,imx7d-usdhc";
+				reg = <0x30b50000 0x10000>;
+				interrupts = <GIC_SPI 23 IRQ_TYPE_LEVEL_HIGH>;
+				clocks = <&clk IMX8MN_CLK_DUMMY>,
+					 <&clk IMX8MN_CLK_NAND_USDHC_BUS>,
+					 <&clk IMX8MN_CLK_USDHC2_ROOT>;
+				clock-names = "ipg", "ahb", "per";
+				fsl,tuning-start-tap = <20>;
+				fsl,tuning-step= <2>;
+				bus-width = <4>;
+				status = "disabled";
+			};
+
+			usdhc3: mmc at 30b60000 {
+				compatible = "fsl,imx8mn-usdhc", "fsl,imx7d-usdhc";
+				reg = <0x30b60000 0x10000>;
+				interrupts = <GIC_SPI 24 IRQ_TYPE_LEVEL_HIGH>;
+				clocks = <&clk IMX8MN_CLK_DUMMY>,
+					 <&clk IMX8MN_CLK_NAND_USDHC_BUS>,
+					 <&clk IMX8MN_CLK_USDHC3_ROOT>;
+				clock-names = "ipg", "ahb", "per";
+				assigned-clocks = <&clk IMX8MN_CLK_USDHC3_ROOT>;
+				assigned-clock-rates = <400000000>;
+				fsl,tuning-start-tap = <20>;
+				fsl,tuning-step= <2>;
+				bus-width = <4>;
+				status = "disabled";
+			};
+
+			sdma1: dma-controller at 30bd0000 {
+				compatible = "fsl,imx8mn-sdma", "fsl,imx7d-sdma";
+				reg = <0x30bd0000 0x10000>;
+				interrupts = <GIC_SPI 2 IRQ_TYPE_LEVEL_HIGH>;
+				clocks = <&clk IMX8MN_CLK_SDMA1_ROOT>,
+					 <&clk IMX8MN_CLK_SDMA1_ROOT>;
+				clock-names = "ipg", "ahb";
+				#dma-cells = <3>;
+				fsl,sdma-ram-script-name = "imx/sdma/sdma-imx7d.bin";
+			};
+
+			fec1: ethernet at 30be0000 {
+				compatible = "fsl,imx8mn-fec", "fsl,imx6sx-fec";
+				reg = <0x30be0000 0x10000>;
+				interrupts = <GIC_SPI 118 IRQ_TYPE_LEVEL_HIGH>,
+					     <GIC_SPI 119 IRQ_TYPE_LEVEL_HIGH>,
+					     <GIC_SPI 120 IRQ_TYPE_LEVEL_HIGH>;
+				clocks = <&clk IMX8MN_CLK_ENET1_ROOT>,
+					 <&clk IMX8MN_CLK_ENET1_ROOT>,
+					 <&clk IMX8MN_CLK_ENET_TIMER>,
+					 <&clk IMX8MN_CLK_ENET_REF>,
+					 <&clk IMX8MN_CLK_ENET_PHY_REF>;
+				clock-names = "ipg", "ahb", "ptp",
+					      "enet_clk_ref", "enet_out";
+				assigned-clocks = <&clk IMX8MN_CLK_ENET_AXI>,
+						  <&clk IMX8MN_CLK_ENET_TIMER>,
+						  <&clk IMX8MN_CLK_ENET_REF>,
+						  <&clk IMX8MN_CLK_ENET_TIMER>;
+				assigned-clock-parents = <&clk IMX8MN_SYS_PLL1_266M>,
+							 <&clk IMX8MN_SYS_PLL2_100M>,
+							 <&clk IMX8MN_SYS_PLL2_125M>;
+				assigned-clock-rates = <0>, <0>, <125000000>, <100000000>;
+				fsl,num-tx-queues = <3>;
+				fsl,num-rx-queues = <3>;
+				status = "disabled";
+			};
+
+		};
+
+		aips4: bus at 32c00000 {
+			compatible = "fsl,aips-bus", "simple-bus";
+			reg = <0x32c00000 0x400000>;
+			#address-cells = <1>;
+			#size-cells = <1>;
+			ranges;
+
+			usbotg1: usb at 32e40000 {
+				compatible = "fsl,imx8mn-usb", "fsl,imx7d-usb";
+				reg = <0x32e40000 0x200>;
+				interrupts = <GIC_SPI 40 IRQ_TYPE_LEVEL_HIGH>;
+				clocks = <&clk IMX8MN_CLK_USB1_CTRL_ROOT>;
+				clock-names = "usb1_ctrl_root_clk";
+				assigned-clocks = <&clk IMX8MN_CLK_USB_BUS>,
+						  <&clk IMX8MN_CLK_USB_CORE_REF>;
+				assigned-clock-parents = <&clk IMX8MN_SYS_PLL2_500M>,
+							 <&clk IMX8MN_SYS_PLL1_100M>;
+				fsl,usbphy = <&usbphynop1>;
+				fsl,usbmisc = <&usbmisc1 0>;
+				status = "disabled";
+			};
+
+			usbmisc1: usbmisc at 32e40200 {
+				compatible = "fsl,imx8mn-usbmisc", "fsl,imx7d-usbmisc";
+				#index-cells = <1>;
+				reg = <0x32e40200 0x200>;
+			};
+
+			usbotg2: usb at 32e50000 {
+				compatible = "fsl,imx8mn-usb", "fsl,imx7d-usb";
+				reg = <0x32e50000 0x200>;
+				interrupts = <GIC_SPI 41 IRQ_TYPE_LEVEL_HIGH>;
+				clocks = <&clk IMX8MN_CLK_USB1_CTRL_ROOT>;
+				clock-names = "usb1_ctrl_root_clk";
+				assigned-clocks = <&clk IMX8MN_CLK_USB_BUS>,
+						  <&clk IMX8MN_CLK_USB_CORE_REF>;
+				assigned-clock-parents = <&clk IMX8MN_SYS_PLL2_500M>,
+							 <&clk IMX8MN_SYS_PLL1_100M>;
+				fsl,usbphy = <&usbphynop2>;
+				fsl,usbmisc = <&usbmisc2 0>;
+				status = "disabled";
+			};
+
+			usbmisc2: usbmisc at 32e50200 {
+				compatible = "fsl,imx8mn-usbmisc", "fsl,imx7d-usbmisc";
+				#index-cells = <1>;
+				reg = <0x32e50200 0x200>;
+			};
+
+		};
+
+		dma_apbh: dma-controller at 33000000 {
+			compatible = "fsl,imx7d-dma-apbh", "fsl,imx28-dma-apbh";
+			reg = <0x33000000 0x2000>;
+			interrupts = <GIC_SPI 12 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 12 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 12 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 12 IRQ_TYPE_LEVEL_HIGH>;
+			interrupt-names = "gpmi0", "gpmi1", "gpmi2", "gpmi3";
+			#dma-cells = <1>;
+			dma-channels = <4>;
+			clocks = <&clk IMX8MN_CLK_NAND_USDHC_BUS_RAWNAND_CLK>;
+		};
+
+		gpmi: nand-controller at 33002000 {
+			compatible = "fsl,imx8mn-gpmi-nand", "fsl,imx7d-gpmi-nand";
+			#address-cells = <1>;
+			#size-cells = <1>;
+			reg = <0x33002000 0x2000>, <0x33004000 0x4000>;
+			reg-names = "gpmi-nand", "bch";
+			interrupts = <GIC_SPI 14 IRQ_TYPE_LEVEL_HIGH>;
+			interrupt-names = "bch";
+			clocks = <&clk IMX8MN_CLK_NAND_ROOT>,
+				 <&clk IMX8MN_CLK_NAND_USDHC_BUS_RAWNAND_CLK>;
+			clock-names = "gpmi_io", "gpmi_bch_apb";
+			dmas = <&dma_apbh 0>;
+			dma-names = "rx-tx";
+			status = "disabled";
+		};
+
+		gic: interrupt-controller at 38800000 {
+			compatible = "arm,gic-v3";
+			reg = <0x38800000 0x10000>,
+			      <0x38880000 0xc0000>;
+			#interrupt-cells = <3>;
+			interrupt-controller;
+			interrupts = <GIC_PPI 9 IRQ_TYPE_LEVEL_HIGH>;
+		};
+	};
+
+	usbphynop1: usbphynop1 {
+		compatible = "usb-nop-xceiv";
+		clocks = <&clk IMX8MN_CLK_USB_PHY_REF>;
+		assigned-clocks = <&clk IMX8MN_CLK_USB_PHY_REF>;
+		assigned-clock-parents = <&clk IMX8MN_SYS_PLL1_100M>;
+		clock-names = "main_clk";
+	};
+
+	usbphynop2: usbphynop2 {
+		compatible = "usb-nop-xceiv";
+		clocks = <&clk IMX8MN_CLK_USB_PHY_REF>;
+		assigned-clocks = <&clk IMX8MN_CLK_USB_PHY_REF>;
+		assigned-clock-parents = <&clk IMX8MN_SYS_PLL1_100M>;
+		clock-names = "main_clk";
+	};
+};
diff --git a/include/dt-bindings/clock/imx8mn-clock.h b/include/dt-bindings/clock/imx8mn-clock.h
new file mode 100644
index 0000000000..5255b1c242
--- /dev/null
+++ b/include/dt-bindings/clock/imx8mn-clock.h
@@ -0,0 +1,215 @@
+/* SPDX-License-Identifier: GPL-2.0 */
+/*
+ * Copyright 2018-2019 NXP
+ */
+
+#ifndef __DT_BINDINGS_CLOCK_IMX8MN_H
+#define __DT_BINDINGS_CLOCK_IMX8MN_H
+
+#define IMX8MN_CLK_DUMMY			0
+#define IMX8MN_CLK_32K				1
+#define IMX8MN_CLK_24M				2
+#define IMX8MN_OSC_HDMI_CLK			3
+#define IMX8MN_CLK_EXT1				4
+#define IMX8MN_CLK_EXT2				5
+#define IMX8MN_CLK_EXT3				6
+#define IMX8MN_CLK_EXT4				7
+#define IMX8MN_AUDIO_PLL1_REF_SEL		8
+#define IMX8MN_AUDIO_PLL2_REF_SEL		9
+#define IMX8MN_VIDEO_PLL1_REF_SEL		10
+#define IMX8MN_DRAM_PLL_REF_SEL			11
+#define IMX8MN_GPU_PLL_REF_SEL			12
+#define IMX8MN_VPU_PLL_REF_SEL			13
+#define IMX8MN_ARM_PLL_REF_SEL			14
+#define IMX8MN_SYS_PLL1_REF_SEL			15
+#define IMX8MN_SYS_PLL2_REF_SEL			16
+#define IMX8MN_SYS_PLL3_REF_SEL			17
+#define IMX8MN_AUDIO_PLL1			18
+#define IMX8MN_AUDIO_PLL2			19
+#define IMX8MN_VIDEO_PLL1			20
+#define IMX8MN_DRAM_PLL				21
+#define IMX8MN_GPU_PLL				22
+#define IMX8MN_VPU_PLL				23
+#define IMX8MN_ARM_PLL				24
+#define IMX8MN_SYS_PLL1				25
+#define IMX8MN_SYS_PLL2				26
+#define IMX8MN_SYS_PLL3				27
+#define IMX8MN_AUDIO_PLL1_BYPASS		28
+#define IMX8MN_AUDIO_PLL2_BYPASS		29
+#define IMX8MN_VIDEO_PLL1_BYPASS		30
+#define IMX8MN_DRAM_PLL_BYPASS			31
+#define IMX8MN_GPU_PLL_BYPASS			32
+#define IMX8MN_VPU_PLL_BYPASS			33
+#define IMX8MN_ARM_PLL_BYPASS			34
+#define IMX8MN_SYS_PLL1_BYPASS			35
+#define IMX8MN_SYS_PLL2_BYPASS			36
+#define IMX8MN_SYS_PLL3_BYPASS			37
+#define IMX8MN_AUDIO_PLL1_OUT			38
+#define IMX8MN_AUDIO_PLL2_OUT			39
+#define IMX8MN_VIDEO_PLL1_OUT			40
+#define IMX8MN_DRAM_PLL_OUT			41
+#define IMX8MN_GPU_PLL_OUT			42
+#define IMX8MN_VPU_PLL_OUT			43
+#define IMX8MN_ARM_PLL_OUT			44
+#define IMX8MN_SYS_PLL1_OUT			45
+#define IMX8MN_SYS_PLL2_OUT			46
+#define IMX8MN_SYS_PLL3_OUT			47
+#define IMX8MN_SYS_PLL1_40M			48
+#define IMX8MN_SYS_PLL1_80M			49
+#define IMX8MN_SYS_PLL1_100M			50
+#define IMX8MN_SYS_PLL1_133M			51
+#define IMX8MN_SYS_PLL1_160M			52
+#define IMX8MN_SYS_PLL1_200M			53
+#define IMX8MN_SYS_PLL1_266M			54
+#define IMX8MN_SYS_PLL1_400M			55
+#define IMX8MN_SYS_PLL1_800M			56
+#define IMX8MN_SYS_PLL2_50M			57
+#define IMX8MN_SYS_PLL2_100M			58
+#define IMX8MN_SYS_PLL2_125M			59
+#define IMX8MN_SYS_PLL2_166M			60
+#define IMX8MN_SYS_PLL2_200M			61
+#define IMX8MN_SYS_PLL2_250M			62
+#define IMX8MN_SYS_PLL2_333M			63
+#define IMX8MN_SYS_PLL2_500M			64
+#define IMX8MN_SYS_PLL2_1000M			65
+
+/* CORE CLOCK ROOT */
+#define IMX8MN_CLK_A53_SRC			66
+#define IMX8MN_CLK_GPU_CORE_SRC			67
+#define IMX8MN_CLK_GPU_SHADER_SRC		68
+#define IMX8MN_CLK_A53_CG			69
+#define IMX8MN_CLK_GPU_CORE_CG			70
+#define IMX8MN_CLK_GPU_SHADER_CG		71
+#define IMX8MN_CLK_A53_DIV			72
+#define IMX8MN_CLK_GPU_CORE_DIV			73
+#define IMX8MN_CLK_GPU_SHADER_DIV		74
+
+/* BUS CLOCK ROOT */
+#define IMX8MN_CLK_MAIN_AXI			75
+#define IMX8MN_CLK_ENET_AXI			76
+#define IMX8MN_CLK_NAND_USDHC_BUS		77
+#define IMX8MN_CLK_DISP_AXI			78
+#define IMX8MN_CLK_DISP_APB			79
+#define IMX8MN_CLK_USB_BUS			80
+#define IMX8MN_CLK_GPU_AXI			81
+#define IMX8MN_CLK_GPU_AHB			82
+#define IMX8MN_CLK_NOC				83
+#define IMX8MN_CLK_AHB				84
+#define IMX8MN_CLK_AUDIO_AHB			85
+
+/* IPG CLOCK ROOT */
+#define IMX8MN_CLK_IPG_ROOT			86
+#define IMX8MN_CLK_IPG_AUDIO_ROOT		87
+
+/* IP */
+#define IMX8MN_CLK_DRAM_CORE			88
+#define IMX8MN_CLK_DRAM_ALT			89
+#define IMX8MN_CLK_DRAM_APB			90
+#define IMX8MN_CLK_DRAM_ALT_ROOT		91
+#define IMX8MN_CLK_DISP_PIXEL			92
+#define IMX8MN_CLK_SAI2				93
+#define IMX8MN_CLK_SAI3				94
+#define IMX8MN_CLK_SAI5				95
+#define IMX8MN_CLK_SAI6				96
+#define IMX8MN_CLK_SPDIF1			97
+#define IMX8MN_CLK_ENET_REF			98
+#define IMX8MN_CLK_ENET_TIMER			99
+#define IMX8MN_CLK_ENET_PHY_REF			100
+#define IMX8MN_CLK_NAND				101
+#define IMX8MN_CLK_QSPI				102
+#define IMX8MN_CLK_USDHC1			103
+#define IMX8MN_CLK_USDHC2			104
+#define IMX8MN_CLK_I2C1				105
+#define IMX8MN_CLK_I2C2				106
+#define IMX8MN_CLK_I2C3				107
+#define IMX8MN_CLK_I2C4				118
+#define IMX8MN_CLK_UART1			119
+#define IMX8MN_CLK_UART2			110
+#define IMX8MN_CLK_UART3			111
+#define IMX8MN_CLK_UART4			112
+#define IMX8MN_CLK_USB_CORE_REF			113
+#define IMX8MN_CLK_USB_PHY_REF			114
+#define IMX8MN_CLK_ECSPI1			115
+#define IMX8MN_CLK_ECSPI2			116
+#define IMX8MN_CLK_PWM1				117
+#define IMX8MN_CLK_PWM2				118
+#define IMX8MN_CLK_PWM3				119
+#define IMX8MN_CLK_PWM4				120
+#define IMX8MN_CLK_WDOG				121
+#define IMX8MN_CLK_WRCLK			122
+#define IMX8MN_CLK_CLKO1			123
+#define IMX8MN_CLK_CLKO2			124
+#define IMX8MN_CLK_DSI_CORE			125
+#define IMX8MN_CLK_DSI_PHY_REF			126
+#define IMX8MN_CLK_DSI_DBI			127
+#define IMX8MN_CLK_USDHC3			128
+#define IMX8MN_CLK_CAMERA_PIXEL			129
+#define IMX8MN_CLK_CSI1_PHY_REF			130
+#define IMX8MN_CLK_CSI2_PHY_REF			131
+#define IMX8MN_CLK_CSI2_ESC			132
+#define IMX8MN_CLK_ECSPI3			133
+#define IMX8MN_CLK_PDM				134
+#define IMX8MN_CLK_SAI7				135
+
+#define IMX8MN_CLK_ECSPI1_ROOT			136
+#define IMX8MN_CLK_ECSPI2_ROOT			137
+#define IMX8MN_CLK_ECSPI3_ROOT			138
+#define IMX8MN_CLK_ENET1_ROOT			139
+#define IMX8MN_CLK_GPIO1_ROOT			140
+#define IMX8MN_CLK_GPIO2_ROOT			141
+#define IMX8MN_CLK_GPIO3_ROOT			142
+#define IMX8MN_CLK_GPIO4_ROOT			143
+#define IMX8MN_CLK_GPIO5_ROOT			144
+#define IMX8MN_CLK_I2C1_ROOT			145
+#define IMX8MN_CLK_I2C2_ROOT			146
+#define IMX8MN_CLK_I2C3_ROOT			147
+#define IMX8MN_CLK_I2C4_ROOT			148
+#define IMX8MN_CLK_MU_ROOT			149
+#define IMX8MN_CLK_OCOTP_ROOT			150
+#define IMX8MN_CLK_PWM1_ROOT			151
+#define IMX8MN_CLK_PWM2_ROOT			152
+#define IMX8MN_CLK_PWM3_ROOT			153
+#define IMX8MN_CLK_PWM4_ROOT			154
+#define IMX8MN_CLK_QSPI_ROOT			155
+#define IMX8MN_CLK_NAND_ROOT			156
+#define IMX8MN_CLK_SAI2_ROOT			157
+#define IMX8MN_CLK_SAI2_IPG			158
+#define IMX8MN_CLK_SAI3_ROOT			159
+#define IMX8MN_CLK_SAI3_IPG			160
+#define IMX8MN_CLK_SAI5_ROOT			161
+#define IMX8MN_CLK_SAI5_IPG			162
+#define IMX8MN_CLK_SAI6_ROOT			163
+#define IMX8MN_CLK_SAI6_IPG			164
+#define IMX8MN_CLK_SAI7_ROOT			165
+#define IMX8MN_CLK_SAI7_IPG			166
+#define IMX8MN_CLK_SDMA1_ROOT			167
+#define IMX8MN_CLK_SDMA2_ROOT			168
+#define IMX8MN_CLK_UART1_ROOT			169
+#define IMX8MN_CLK_UART2_ROOT			170
+#define IMX8MN_CLK_UART3_ROOT			171
+#define IMX8MN_CLK_UART4_ROOT			172
+#define IMX8MN_CLK_USB1_CTRL_ROOT		173
+#define IMX8MN_CLK_USDHC1_ROOT			174
+#define IMX8MN_CLK_USDHC2_ROOT			175
+#define IMX8MN_CLK_WDOG1_ROOT			176
+#define IMX8MN_CLK_WDOG2_ROOT			177
+#define IMX8MN_CLK_WDOG3_ROOT			178
+#define IMX8MN_CLK_GPU_BUS_ROOT			179
+#define IMX8MN_CLK_ASRC_ROOT			180
+#define IMX8MN_CLK_GPU3D_ROOT			181
+#define IMX8MN_CLK_PDM_ROOT			182
+#define IMX8MN_CLK_PDM_IPG			183
+#define IMX8MN_CLK_DISP_AXI_ROOT		184
+#define IMX8MN_CLK_DISP_APB_ROOT		185
+#define IMX8MN_CLK_DISP_PIXEL_ROOT		186
+#define IMX8MN_CLK_CAMERA_PIXEL_ROOT		187
+#define IMX8MN_CLK_USDHC3_ROOT			188
+#define IMX8MN_CLK_SDMA3_ROOT			189
+#define IMX8MN_CLK_TMU_ROOT			190
+#define IMX8MN_CLK_ARM				191
+#define IMX8MN_CLK_NAND_USDHC_BUS_RAWNAND_CLK	192
+#define IMX8MN_CLK_GPU_CORE_ROOT		193
+
+#define IMX8MN_CLK_END				194
+
+#endif
-- 
2.16.4

^ permalink raw reply related	[flat|nested] 75+ messages in thread

* [U-Boot] [PATCH V2 51/51] imx: add i.MX8MN DDR4 board support
  2019-07-08  1:38 [U-Boot] [PATCH V2 00/51] Support i.MX8MM/N Peng Fan
                   ` (49 preceding siblings ...)
  2019-07-08  1:40 ` [U-Boot] [PATCH V2 50/51] imx: add dtsi for i.MX8MN Peng Fan
@ 2019-07-08  1:40 ` Peng Fan
  2019-07-10  8:34   ` Lukasz Majewski
  2019-07-08  8:47 ` [U-Boot] [PATCH V2 00/51] Support i.MX8MM/N Schrempf Frieder
  51 siblings, 1 reply; 75+ messages in thread
From: Peng Fan @ 2019-07-08  1:40 UTC (permalink / raw)
  To: u-boot

Support pinctrl/clk/sdhc, include ddr4 timing data.

Log:
U-Boot SPL 2019.07-rc4-00310-geff364e1d0 (Jul 02 2019 - 09:47:06 +0800)
DDRINFO: start DRAM init
DDRINFO:ddrphy calibration done
DDRINFO: ddrmix config done
Normal Boot
Trying to boot from BOOTROM
image offset 0x8000, pagesize 0x200, ivt offset 0x0

U-Boot 2019.07-rc4-00310-geff364e1d0 (Jul 02 2019 - 09:47:06 +0800)

CPU:   Freescale i.MX8MNano rev1.0 at 1000 MHz
Reset cause: POR
Model: FSL i.MX8MM EVK board
DRAM:  2 GiB
MMC:   FSL_SDHC: 1, FSL_SDHC: 2
In:    serial
Out:   serial
Err:   serial
Net:   No ethernet found.
Hit any key to stop autoboot:  0

Signed-off-by: Peng Fan <peng.fan@nxp.com>
---
 arch/arm/dts/Makefile                    |    3 +-
 arch/arm/dts/imx8mm-evk.dts              |    6 +-
 arch/arm/dts/imx8mn-ddr4-evk-u-boot.dtsi |   92 +++
 arch/arm/dts/imx8mn-ddr4-evk.dts         |  221 ++++++
 arch/arm/mach-imx/imx8m/Kconfig          |    7 +
 board/freescale/imx8mn_evk/Kconfig       |   14 +
 board/freescale/imx8mn_evk/MAINTAINERS   |    6 +
 board/freescale/imx8mn_evk/Makefile      |   12 +
 board/freescale/imx8mn_evk/ddr4_timing.c | 1213 ++++++++++++++++++++++++++++++
 board/freescale/imx8mn_evk/imx8mn_evk.c  |   85 +++
 board/freescale/imx8mn_evk/spl.c         |   90 +++
 configs/imx8mn_ddr4_evk_defconfig        |   53 ++
 include/configs/imx8mn_evk.h             |  198 +++++
 13 files changed, 1996 insertions(+), 4 deletions(-)
 create mode 100644 arch/arm/dts/imx8mn-ddr4-evk-u-boot.dtsi
 create mode 100644 arch/arm/dts/imx8mn-ddr4-evk.dts
 create mode 100644 board/freescale/imx8mn_evk/Kconfig
 create mode 100644 board/freescale/imx8mn_evk/MAINTAINERS
 create mode 100644 board/freescale/imx8mn_evk/Makefile
 create mode 100644 board/freescale/imx8mn_evk/ddr4_timing.c
 create mode 100644 board/freescale/imx8mn_evk/imx8mn_evk.c
 create mode 100644 board/freescale/imx8mn_evk/spl.c
 create mode 100644 configs/imx8mn_ddr4_evk_defconfig
 create mode 100644 include/configs/imx8mn_evk.h

diff --git a/arch/arm/dts/Makefile b/arch/arm/dts/Makefile
index 8b7822cd99..e262880b79 100644
--- a/arch/arm/dts/Makefile
+++ b/arch/arm/dts/Makefile
@@ -617,7 +617,8 @@ dtb-$(CONFIG_ARCH_IMX8) += \
 	fsl-imx8qxp-mek.dtb
 
 dtb-$(CONFIG_ARCH_IMX8M) += fsl-imx8mq-evk.dtb \
-	imx8mm-evk.dtb
+	imx8mm-evk.dtb \
+	imx8mn-ddr4-evk.dtb
 
 dtb-$(CONFIG_RCAR_GEN2) += \
 	r8a7790-lager-u-boot.dtb \
diff --git a/arch/arm/dts/imx8mm-evk.dts b/arch/arm/dts/imx8mm-evk.dts
index 2d5d89475b..1e8b10a965 100644
--- a/arch/arm/dts/imx8mm-evk.dts
+++ b/arch/arm/dts/imx8mm-evk.dts
@@ -191,7 +191,7 @@
 			MX8MM_IOMUXC_NAND_CE2_B_USDHC3_DATA5		0x1d0
 			MX8MM_IOMUXC_NAND_CE3_B_USDHC3_DATA6		0x1d0
 			MX8MM_IOMUXC_NAND_CLE_USDHC3_DATA7		0x1d0
-			MX8MM_IOMUXC_NAND_CE1_B_USDHC3_STROBE 		0x190
+			MX8MM_IOMUXC_NAND_CE1_B_USDHC3_STROBE		0x190
 		>;
 	};
 
@@ -207,7 +207,7 @@
 			MX8MM_IOMUXC_NAND_CE2_B_USDHC3_DATA5		0x1d4
 			MX8MM_IOMUXC_NAND_CE3_B_USDHC3_DATA6		0x1d4
 			MX8MM_IOMUXC_NAND_CLE_USDHC3_DATA7		0x1d4
-			MX8MM_IOMUXC_NAND_CE1_B_USDHC3_STROBE 		0x194
+			MX8MM_IOMUXC_NAND_CE1_B_USDHC3_STROBE		0x194
 		>;
 	};
 
@@ -223,7 +223,7 @@
 			MX8MM_IOMUXC_NAND_CE2_B_USDHC3_DATA5		0x1d6
 			MX8MM_IOMUXC_NAND_CE3_B_USDHC3_DATA6		0x1d6
 			MX8MM_IOMUXC_NAND_CLE_USDHC3_DATA7		0x1d6
-			MX8MM_IOMUXC_NAND_CE1_B_USDHC3_STROBE 		0x196
+			MX8MM_IOMUXC_NAND_CE1_B_USDHC3_STROBE		0x196
 		>;
 	};
 
diff --git a/arch/arm/dts/imx8mn-ddr4-evk-u-boot.dtsi b/arch/arm/dts/imx8mn-ddr4-evk-u-boot.dtsi
new file mode 100644
index 0000000000..8d61597e0c
--- /dev/null
+++ b/arch/arm/dts/imx8mn-ddr4-evk-u-boot.dtsi
@@ -0,0 +1,92 @@
+// SPDX-License-Identifier: GPL-2.0+
+/*
+ * Copyright 2019 NXP
+ */
+
+&{/soc at 0} {
+	u-boot,dm-pre-reloc;
+	u-boot,dm-spl;
+};
+
+&clk {
+	u-boot,dm-spl;
+	u-boot,dm-pre-reloc;
+};
+
+&osc_24m {
+	u-boot,dm-spl;
+	u-boot,dm-pre-reloc;
+};
+
+&aips1 {
+	u-boot,dm-spl;
+	u-boot,dm-pre-reloc;
+};
+
+&aips2 {
+	u-boot,dm-spl;
+};
+
+&aips3 {
+	u-boot,dm-spl;
+};
+
+&iomuxc {
+	u-boot,dm-spl;
+};
+
+&pinctrl_reg_usdhc2_vmmc {
+	u-boot,dm-spl;
+};
+
+&pinctrl_uart2 {
+	u-boot,dm-spl;
+};
+
+&pinctrl_usdhc2_gpio {
+	u-boot,dm-spl;
+};
+
+&pinctrl_usdhc2 {
+	u-boot,dm-spl;
+};
+
+&pinctrl_usdhc3 {
+	u-boot,dm-spl;
+};
+
+&gpio1 {
+	u-boot,dm-spl;
+};
+
+&gpio2 {
+	u-boot,dm-spl;
+};
+
+&gpio3 {
+	u-boot,dm-spl;
+};
+
+&gpio4 {
+	u-boot,dm-spl;
+};
+
+&gpio5 {
+	u-boot,dm-spl;
+};
+
+&uart2 {
+	u-boot,dm-spl;
+};
+
+&usdhc1 {
+	u-boot,dm-spl;
+};
+
+&usdhc2 {
+	u-boot,dm-spl;
+};
+
+&usdhc3 {
+	u-boot,dm-spl;
+};
diff --git a/arch/arm/dts/imx8mn-ddr4-evk.dts b/arch/arm/dts/imx8mn-ddr4-evk.dts
new file mode 100644
index 0000000000..9b2c1727a8
--- /dev/null
+++ b/arch/arm/dts/imx8mn-ddr4-evk.dts
@@ -0,0 +1,221 @@
+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
+/*
+ * Copyright 2019 NXP
+ */
+
+/dts-v1/;
+
+#include "imx8mn.dtsi"
+
+/ {
+	model = "NXP i.MX8MNano DDR4 EVK board";
+	compatible = "fsl,imx8mn-ddr4-evk", "fsl,imx8mn";
+
+	chosen {
+		stdout-path = &uart2;
+	};
+
+	reg_usdhc2_vmmc: regulator-usdhc2 {
+		compatible = "regulator-fixed";
+		pinctrl-names = "default";
+		pinctrl-0 = <&pinctrl_reg_usdhc2_vmmc>;
+		regulator-name = "VSD_3V3";
+		regulator-min-microvolt = <3300000>;
+		regulator-max-microvolt = <3300000>;
+		gpio = <&gpio2 19 GPIO_ACTIVE_HIGH>;
+		enable-active-high;
+	};
+};
+
+&iomuxc {
+	pinctrl-names = "default";
+
+	pinctrl_fec1: fec1grp {
+		fsl,pins = <
+			MX8MN_IOMUXC_ENET_MDC_ENET1_MDC		0x3
+			MX8MN_IOMUXC_ENET_MDIO_ENET1_MDIO	0x3
+			MX8MN_IOMUXC_ENET_TD3_ENET1_RGMII_TD3	0x1f
+			MX8MN_IOMUXC_ENET_TD2_ENET1_RGMII_TD2	0x1f
+			MX8MN_IOMUXC_ENET_TD1_ENET1_RGMII_TD1	0x1f
+			MX8MN_IOMUXC_ENET_TD0_ENET1_RGMII_TD0	0x1f
+			MX8MN_IOMUXC_ENET_RD3_ENET1_RGMII_RD3	0x91
+			MX8MN_IOMUXC_ENET_RD2_ENET1_RGMII_RD2	0x91
+			MX8MN_IOMUXC_ENET_RD1_ENET1_RGMII_RD1	0x91
+			MX8MN_IOMUXC_ENET_RD0_ENET1_RGMII_RD0	0x91
+			MX8MN_IOMUXC_ENET_TXC_ENET1_RGMII_TXC	0x1f
+			MX8MN_IOMUXC_ENET_RXC_ENET1_RGMII_RXC	0x91
+			MX8MN_IOMUXC_ENET_RX_CTL_ENET1_RGMII_RX_CTL	0x91
+			MX8MN_IOMUXC_ENET_TX_CTL_ENET1_RGMII_TX_CTL	0x1f
+			MX8MN_IOMUXC_SAI2_RXC_GPIO4_IO22	0x19
+		>;
+	};
+
+	pinctrl_reg_usdhc2_vmmc: regusdhc2vmmc {
+		fsl,pins = <
+			MX8MN_IOMUXC_SD2_RESET_B_GPIO2_IO19	0x41
+		>;
+	};
+
+	pinctrl_uart2: uart2grp {
+		fsl,pins = <
+			MX8MN_IOMUXC_UART2_RXD_UART2_DCE_RX	0x140
+			MX8MN_IOMUXC_UART2_TXD_UART2_DCE_TX	0x140
+		>;
+	};
+
+	pinctrl_usdhc2_gpio: usdhc2grpgpio {
+		fsl,pins = <
+			MX8MN_IOMUXC_GPIO1_IO15_GPIO1_IO15	0x1c4
+		>;
+	};
+
+	pinctrl_usdhc2: usdhc2grp {
+		fsl,pins = <
+			MX8MN_IOMUXC_SD2_CLK_USDHC2_CLK		0x190
+			MX8MN_IOMUXC_SD2_CMD_USDHC2_CMD		0x1d0
+			MX8MN_IOMUXC_SD2_DATA0_USDHC2_DATA0	0x1d0
+			MX8MN_IOMUXC_SD2_DATA1_USDHC2_DATA1	0x1d0
+			MX8MN_IOMUXC_SD2_DATA2_USDHC2_DATA2	0x1d0
+			MX8MN_IOMUXC_SD2_DATA3_USDHC2_DATA3	0x1d0
+			MX8MN_IOMUXC_GPIO1_IO04_USDHC2_VSELECT	0x1d0
+		>;
+	};
+
+	pinctrl_usdhc2_100mhz: usdhc2grp100mhz {
+		fsl,pins = <
+			MX8MN_IOMUXC_SD2_CLK_USDHC2_CLK		0x194
+			MX8MN_IOMUXC_SD2_CMD_USDHC2_CMD		0x1d4
+			MX8MN_IOMUXC_SD2_DATA0_USDHC2_DATA0	0x1d4
+			MX8MN_IOMUXC_SD2_DATA1_USDHC2_DATA1	0x1d4
+			MX8MN_IOMUXC_SD2_DATA2_USDHC2_DATA2	0x1d4
+			MX8MN_IOMUXC_SD2_DATA3_USDHC2_DATA3	0x1d4
+			MX8MN_IOMUXC_GPIO1_IO04_USDHC2_VSELECT	0x1d0
+		>;
+	};
+
+	pinctrl_usdhc2_200mhz: usdhc2grp200mhz {
+		fsl,pins = <
+			MX8MN_IOMUXC_SD2_CLK_USDHC2_CLK		0x196
+			MX8MN_IOMUXC_SD2_CMD_USDHC2_CMD		0x1d6
+			MX8MN_IOMUXC_SD2_DATA0_USDHC2_DATA0	0x1d6
+			MX8MN_IOMUXC_SD2_DATA1_USDHC2_DATA1	0x1d6
+			MX8MN_IOMUXC_SD2_DATA2_USDHC2_DATA2	0x1d6
+			MX8MN_IOMUXC_SD2_DATA3_USDHC2_DATA3	0x1d6
+			MX8MN_IOMUXC_GPIO1_IO04_USDHC2_VSELECT	0x1d0
+		>;
+	};
+
+	pinctrl_usdhc3: usdhc3grp {
+		fsl,pins = <
+			MX8MN_IOMUXC_NAND_WE_B_USDHC3_CLK		0x40000190
+			MX8MN_IOMUXC_NAND_WP_B_USDHC3_CMD		0x1d0
+			MX8MN_IOMUXC_NAND_DATA04_USDHC3_DATA0		0x1d0
+			MX8MN_IOMUXC_NAND_DATA05_USDHC3_DATA1		0x1d0
+			MX8MN_IOMUXC_NAND_DATA06_USDHC3_DATA2		0x1d0
+			MX8MN_IOMUXC_NAND_DATA07_USDHC3_DATA3		0x1d0
+			MX8MN_IOMUXC_NAND_RE_B_USDHC3_DATA4		0x1d0
+			MX8MN_IOMUXC_NAND_CE2_B_USDHC3_DATA5		0x1d0
+			MX8MN_IOMUXC_NAND_CE3_B_USDHC3_DATA6		0x1d0
+			MX8MN_IOMUXC_NAND_CLE_USDHC3_DATA7		0x1d0
+			MX8MN_IOMUXC_NAND_CE1_B_USDHC3_STROBE		0x190
+		>;
+	};
+
+	pinctrl_usdhc3_100mhz: usdhc3grp100mhz {
+		fsl,pins = <
+			MX8MN_IOMUXC_NAND_WE_B_USDHC3_CLK		0x40000194
+			MX8MN_IOMUXC_NAND_WP_B_USDHC3_CMD		0x1d4
+			MX8MN_IOMUXC_NAND_DATA04_USDHC3_DATA0		0x1d4
+			MX8MN_IOMUXC_NAND_DATA05_USDHC3_DATA1		0x1d4
+			MX8MN_IOMUXC_NAND_DATA06_USDHC3_DATA2		0x1d4
+			MX8MN_IOMUXC_NAND_DATA07_USDHC3_DATA3		0x1d4
+			MX8MN_IOMUXC_NAND_RE_B_USDHC3_DATA4		0x1d4
+			MX8MN_IOMUXC_NAND_CE2_B_USDHC3_DATA5		0x1d4
+			MX8MN_IOMUXC_NAND_CE3_B_USDHC3_DATA6		0x1d4
+			MX8MN_IOMUXC_NAND_CLE_USDHC3_DATA7		0x1d4
+			MX8MN_IOMUXC_NAND_CE1_B_USDHC3_STROBE		0x194
+		>;
+	};
+
+	pinctrl_usdhc3_200mhz: usdhc3grp200mhz {
+		fsl,pins = <
+			MX8MN_IOMUXC_NAND_WE_B_USDHC3_CLK		0x40000196
+			MX8MN_IOMUXC_NAND_WP_B_USDHC3_CMD		0x1d6
+			MX8MN_IOMUXC_NAND_DATA04_USDHC3_DATA0		0x1d6
+			MX8MN_IOMUXC_NAND_DATA05_USDHC3_DATA1		0x1d6
+			MX8MN_IOMUXC_NAND_DATA06_USDHC3_DATA2		0x1d6
+			MX8MN_IOMUXC_NAND_DATA07_USDHC3_DATA3		0x1d6
+			MX8MN_IOMUXC_NAND_RE_B_USDHC3_DATA4		0x1d6
+			MX8MN_IOMUXC_NAND_CE2_B_USDHC3_DATA5		0x1d6
+			MX8MN_IOMUXC_NAND_CE3_B_USDHC3_DATA6		0x1d6
+			MX8MN_IOMUXC_NAND_CLE_USDHC3_DATA7		0x1d6
+			MX8MN_IOMUXC_NAND_CE1_B_USDHC3_STROBE		0x196
+		>;
+	};
+
+	pinctrl_wdog: wdoggrp {
+		fsl,pins = <
+			MX8MN_IOMUXC_GPIO1_IO02_WDOG1_WDOG_B		0xc6
+		>;
+	};
+};
+
+&fec1 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_fec1>;
+	phy-mode = "rgmii-id";
+	phy-handle = <&ethphy0>;
+	fsl,magic-packet;
+	status = "okay";
+
+	mdio {
+		#address-cells = <1>;
+		#size-cells = <0>;
+
+		ethphy0: ethernet-phy at 0 {
+			compatible = "ethernet-phy-ieee802.3-c22";
+			reg = <0>;
+			at803x,led-act-blind-workaround;
+			at803x,eee-disabled;
+			at803x,vddio-1p8v;
+		};
+	};
+};
+
+&snvs_pwrkey {
+	status = "okay";
+};
+
+&uart2 { /* console */
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_uart2>;
+	status = "okay";
+};
+
+&usdhc2 {
+	pinctrl-names = "default", "state_100mhz", "state_200mhz";
+	pinctrl-0 = <&pinctrl_usdhc2>, <&pinctrl_usdhc2_gpio>;
+	pinctrl-1 = <&pinctrl_usdhc2_100mhz>, <&pinctrl_usdhc2_gpio>;
+	pinctrl-2 = <&pinctrl_usdhc2_200mhz>, <&pinctrl_usdhc2_gpio>;
+	cd-gpios = <&gpio1 15 GPIO_ACTIVE_LOW>;
+	bus-width = <4>;
+	vmmc-supply = <&reg_usdhc2_vmmc>;
+	status = "okay";
+};
+
+&usdhc3 {
+	pinctrl-names = "default", "state_100mhz", "state_200mhz";
+	pinctrl-0 = <&pinctrl_usdhc3>;
+	pinctrl-1 = <&pinctrl_usdhc3_100mhz>;
+	pinctrl-2 = <&pinctrl_usdhc3_200mhz>;
+	bus-width = <8>;
+	non-removable;
+	status = "okay";
+};
+
+&wdog1 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_wdog>;
+	fsl,ext-reset-output;
+	status = "okay";
+};
diff --git a/arch/arm/mach-imx/imx8m/Kconfig b/arch/arm/mach-imx/imx8m/Kconfig
index b0932f1647..eb4a73b3e2 100644
--- a/arch/arm/mach-imx/imx8m/Kconfig
+++ b/arch/arm/mach-imx/imx8m/Kconfig
@@ -34,9 +34,16 @@ config TARGET_IMX8MM_EVK
 	select SUPPORT_SPL
 	select IMX8M_LPDDR4
 
+config TARGET_IMX8MN_EVK
+	bool "imx8mn DDR4 EVK board"
+	select IMX8MN
+	select SUPPORT_SPL
+	select IMX8M_DDR4
+
 endchoice
 
 source "board/freescale/imx8mq_evk/Kconfig"
 source "board/freescale/imx8mm_evk/Kconfig"
+source "board/freescale/imx8mn_evk/Kconfig"
 
 endif
diff --git a/board/freescale/imx8mn_evk/Kconfig b/board/freescale/imx8mn_evk/Kconfig
new file mode 100644
index 0000000000..38ac846802
--- /dev/null
+++ b/board/freescale/imx8mn_evk/Kconfig
@@ -0,0 +1,14 @@
+if TARGET_IMX8MN_EVK
+
+config SYS_BOARD
+	default "imx8mn_evk"
+
+config SYS_VENDOR
+	default "freescale"
+
+config SYS_CONFIG_NAME
+	default "imx8mn_evk"
+
+source "board/freescale/common/Kconfig"
+
+endif
diff --git a/board/freescale/imx8mn_evk/MAINTAINERS b/board/freescale/imx8mn_evk/MAINTAINERS
new file mode 100644
index 0000000000..3b0653d3c8
--- /dev/null
+++ b/board/freescale/imx8mn_evk/MAINTAINERS
@@ -0,0 +1,6 @@
+i.MX8MM EVK BOARD
+M:	Peng Fan <peng.fan@nxp.com>
+S:	Maintained
+F:	board/freescale/imx8mn_evk/
+F:	include/configs/imx8mn_evk.h
+F:	configs/imx8mn_ddr4_evk_defconfig
diff --git a/board/freescale/imx8mn_evk/Makefile b/board/freescale/imx8mn_evk/Makefile
new file mode 100644
index 0000000000..9511a70c31
--- /dev/null
+++ b/board/freescale/imx8mn_evk/Makefile
@@ -0,0 +1,12 @@
+#
+# Copyright 2018 NXP
+#
+# SPDX-License-Identifier:      GPL-2.0+
+#
+
+obj-y += imx8mn_evk.o
+
+ifdef CONFIG_SPL_BUILD
+obj-y += spl.o
+obj-$(CONFIG_IMX8M_DDR4) += ddr4_timing.o
+endif
diff --git a/board/freescale/imx8mn_evk/ddr4_timing.c b/board/freescale/imx8mn_evk/ddr4_timing.c
new file mode 100644
index 0000000000..d83ea443af
--- /dev/null
+++ b/board/freescale/imx8mn_evk/ddr4_timing.c
@@ -0,0 +1,1213 @@
+// SPDX-License-Identifier: GPL-2.0+
+/*
+ * Copyright 2019 NXP
+ *
+ * Generated code from MX8M_DDR_tool
+ * Align with uboot-imx_v2018.03_4.14.78_1.0.0_ga
+ */
+
+#include <linux/kernel.h>
+#include <asm/arch/ddr.h>
+
+struct dram_cfg_param ddr_ddrc_cfg[] = {
+	{0x3d400000, 0x81040010},
+	{0x3d400030, 0x00000020},
+	{0x3d400034, 0x00221306},
+	{0x3d400050, 0x00210070},
+	{0x3d400054, 0x00010008},
+	{0x3d400060, 0x00000000},
+	{0x3d400064, 0x0092014a},
+	{0x3d4000c0, 0x00000000},
+	{0x3d4000c4, 0x00001000},
+	{0x3d4000d0, 0xc0030126},
+	{0x3d4000d4, 0x00770000},
+	{0x3d4000dc, 0x08340105},
+	{0x3d4000e0, 0x00180200},
+	{0x3d4000e4, 0x00110000},
+	{0x3d4000e8, 0x02000740},
+	{0x3d4000ec, 0x00000850},
+	{0x3d4000f4, 0x00000ec7},
+	{0x3d400100, 0x11122914},
+	{0x3d400104, 0x0004051c},
+	{0x3d400108, 0x0608050d},
+	{0x3d40010c, 0x0000400c},
+	{0x3d400110, 0x08030409},
+	{0x3d400114, 0x06060403},
+	{0x3d40011c, 0x00000606},
+	{0x3d400120, 0x07070d0c},
+	{0x3d400124, 0x0002040a},
+	{0x3d40012c, 0x1809010e},
+	{0x3d400130, 0x00000008},
+	{0x3d40013c, 0x00000000},
+	{0x3d400180, 0x01000040},
+	{0x3d400184, 0x0000493e},
+	{0x3d400190, 0x038b8207},
+	{0x3d400194, 0x02020303},
+	{0x3d400198, 0x07f04011},
+	{0x3d40019c, 0x000000b0},
+	{0x3d4001a0, 0xe0400018},
+	{0x3d4001a4, 0x0048005a},
+	{0x3d4001a8, 0x80000000},
+	{0x3d4001b0, 0x00000001},
+	{0x3d4001b4, 0x00000b07},
+	{0x3d4001b8, 0x00000004},
+	{0x3d4001c0, 0x00000001},
+	{0x3d4001c4, 0x00000000},
+	{0x3d400240, 0x06000610},
+	{0x3d400244, 0x00001323},
+	{0x3d400200, 0x00003f1f},
+	{0x3d400204, 0x003f0909},
+	{0x3d400208, 0x01010100},
+	{0x3d40020c, 0x01010101},
+	{0x3d400210, 0x00001f1f},
+	{0x3d400214, 0x07070707},
+	{0x3d400218, 0x07070707},
+	{0x3d40021c, 0x00000f07},
+	{0x3d400220, 0x00003f01},
+	{0x3d402050, 0x00210070},
+	{0x3d402064, 0x00180037},
+	{0x3d4020dc, 0x00000105},
+	{0x3d4020e0, 0x00000000},
+	{0x3d4020e8, 0x02000740},
+	{0x3d4020ec, 0x00000050},
+	{0x3d402100, 0x08030604},
+	{0x3d402104, 0x00020205},
+	{0x3d402108, 0x05050309},
+	{0x3d40210c, 0x0000400c},
+	{0x3d402110, 0x02030202},
+	{0x3d402114, 0x03030202},
+	{0x3d402118, 0x0a070008},
+	{0x3d40211c, 0x00000d09},
+	{0x3d402120, 0x08084b09},
+	{0x3d402124, 0x00020308},
+	{0x3d402128, 0x000f0d06},
+	{0x3d40212c, 0x12060111},
+	{0x3d402130, 0x00000008},
+	{0x3d40213c, 0x00000000},
+	{0x3d402180, 0x01000040},
+	{0x3d402190, 0x03848204},
+	{0x3d402194, 0x02020303},
+	{0x3d4021b4, 0x00000404},
+	{0x3d4021b8, 0x00000004},
+	{0x3d402240, 0x07000600},
+	{0x3d403050, 0x00210070},
+	{0x3d403064, 0x0006000d},
+	{0x3d4030dc, 0x00000105},
+	{0x3d4030e0, 0x00000000},
+	{0x3d4030e8, 0x02000740},
+	{0x3d4030ec, 0x00000050},
+	{0x3d403100, 0x07010101},
+	{0x3d403104, 0x00020202},
+	{0x3d403108, 0x05050309},
+	{0x3d40310c, 0x0000400c},
+	{0x3d403110, 0x01030201},
+	{0x3d403114, 0x03030202},
+	{0x3d40311c, 0x00000303},
+	{0x3d403120, 0x02020d02},
+	{0x3d403124, 0x00020208},
+	{0x3d403128, 0x000f0d06},
+	{0x3d40312c, 0x0e02010e},
+	{0x3d403130, 0x00000008},
+	{0x3d40313c, 0x00000000},
+	{0x3d403180, 0x01000040},
+	{0x3d403190, 0x03848204},
+	{0x3d403194, 0x02020303},
+	{0x3d4031b4, 0x00000404},
+	{0x3d4031b8, 0x00000004},
+	{0x3d403240, 0x07000600},
+
+	/* performance setting */
+	{ 0x3d400250, 0x00001f05 },
+	{ 0x3d400254, 0x1f },
+	{ 0x3d400264, 0x900003ff },
+	{ 0x3d40026c, 0x200003ff },
+	{ 0x3d400494, 0x01000e00 },
+	{ 0x3d400498, 0x03ff0000 },
+	{ 0x3d40049c, 0x01000e00 },
+	{ 0x3d4004a0, 0x03ff0000 },
+};
+
+/* PHY Initialize Configuration */
+struct dram_cfg_param ddr_ddrphy_cfg[] = {
+	{0x0001005f, 0x000002fd},
+	{0x0001015f, 0x000002fd},
+	{0x0001105f, 0x000002fd},
+	{0x0001115f, 0x000002fd},
+	{0x0011005f, 0x000002fd},
+	{0x0011015f, 0x000002fd},
+	{0x0011105f, 0x000002fd},
+	{0x0011115f, 0x000002fd},
+	{0x0021005f, 0x000002fd},
+	{0x0021015f, 0x000002fd},
+	{0x0021105f, 0x000002fd},
+	{0x0021115f, 0x000002fd},
+	{0x00000055, 0x00000355},
+	{0x00001055, 0x00000355},
+	{0x00002055, 0x00000355},
+	{0x00003055, 0x00000355},
+	{0x00004055, 0x00000055},
+	{0x00005055, 0x00000055},
+	{0x00006055, 0x00000355},
+	{0x00007055, 0x00000355},
+	{0x00008055, 0x00000355},
+	{0x00009055, 0x00000355},
+	{0x000200c5, 0x0000000a},
+	{0x001200c5, 0x00000007},
+	{0x002200c5, 0x00000007},
+	{0x0002002e, 0x00000002},
+	{0x0012002e, 0x00000002},
+	{0x0022002e, 0x00000002},
+	{0x00020024, 0x00000008},
+	{0x0002003a, 0x00000002},
+	{0x0002007d, 0x00000212},
+	{0x0002007c, 0x00000061},
+	{0x00120024, 0x00000008},
+	{0x0002003a, 0x00000002},
+	{0x0012007d, 0x00000212},
+	{0x0012007c, 0x00000061},
+	{0x00220024, 0x00000008},
+	{0x0002003a, 0x00000002},
+	{0x0022007d, 0x00000212},
+	{0x0022007c, 0x00000061},
+	{0x00020056, 0x00000006},
+	{0x00120056, 0x0000000a},
+	{0x00220056, 0x0000000a},
+	{0x0001004d, 0x0000001a},
+	{0x0001014d, 0x0000001a},
+	{0x0001104d, 0x0000001a},
+	{0x0001114d, 0x0000001a},
+	{0x0011004d, 0x0000001a},
+	{0x0011014d, 0x0000001a},
+	{0x0011104d, 0x0000001a},
+	{0x0011114d, 0x0000001a},
+	{0x0021004d, 0x0000001a},
+	{0x0021014d, 0x0000001a},
+	{0x0021104d, 0x0000001a},
+	{0x0021114d, 0x0000001a},
+	{0x00010049, 0x00000e38},
+	{0x00010149, 0x00000e38},
+	{0x00011049, 0x00000e38},
+	{0x00011149, 0x00000e38},
+	{0x00110049, 0x00000e38},
+	{0x00110149, 0x00000e38},
+	{0x00111049, 0x00000e38},
+	{0x00111149, 0x00000e38},
+	{0x00210049, 0x00000e38},
+	{0x00210149, 0x00000e38},
+	{0x00211049, 0x00000e38},
+	{0x00211149, 0x00000e38},
+	{0x00000043, 0x00000063},
+	{0x00001043, 0x00000063},
+	{0x00002043, 0x00000063},
+	{0x00003043, 0x00000063},
+	{0x00004043, 0x00000063},
+	{0x00005043, 0x00000063},
+	{0x00006043, 0x00000063},
+	{0x00007043, 0x00000063},
+	{0x00008043, 0x00000063},
+	{0x00009043, 0x00000063},
+	{0x00020018, 0x00000001},
+	{0x00020075, 0x00000002},
+	{0x00020050, 0x00000000},
+	{0x00020008, 0x00000258},
+	{0x00120008, 0x00000064},
+	{0x00220008, 0x00000019},
+	{0x00020088, 0x00000009},
+	{0x000200b2, 0x00000268},
+	{0x00010043, 0x000005b1},
+	{0x00010143, 0x000005b1},
+	{0x00011043, 0x000005b1},
+	{0x00011143, 0x000005b1},
+	{0x001200b2, 0x00000268},
+	{0x00110043, 0x000005b1},
+	{0x00110143, 0x000005b1},
+	{0x00111043, 0x000005b1},
+	{0x00111143, 0x000005b1},
+	{0x002200b2, 0x00000268},
+	{0x00210043, 0x000005b1},
+	{0x00210143, 0x000005b1},
+	{0x00211043, 0x000005b1},
+	{0x00211143, 0x000005b1},
+	{0x0002005b, 0x00007529},
+	{0x0002005c, 0x00000000},
+	{0x000200fa, 0x00000001},
+	{0x001200fa, 0x00000001},
+	{0x002200fa, 0x00000001},
+	{0x00020019, 0x00000005},
+	{0x00120019, 0x00000005},
+	{0x00220019, 0x00000005},
+	{0x000200f0, 0x00005665},
+	{0x000200f1, 0x00005555},
+	{0x000200f2, 0x00005555},
+	{0x000200f3, 0x00005555},
+	{0x000200f4, 0x00005555},
+	{0x000200f5, 0x00005555},
+	{0x000200f6, 0x00005555},
+	{0x000200f7, 0x0000f000},
+	{0x0001004a, 0x00000500},
+	{0x0001104a, 0x00000500},
+	{0x00020025, 0x00000000},
+	{0x0002002d, 0x00000000},
+	{0x0012002d, 0x00000000},
+	{0x0022002d, 0x00000000},
+	{0x0002002c, 0x00000000},
+	{0x000200c7, 0x00000021},
+	{0x000200ca, 0x00000024},
+	{0x000200cc, 0x000001f7},
+	{0x001200c7, 0x00000021},
+	{0x001200ca, 0x00000024},
+	{0x001200cc, 0x000001f7},
+	{0x002200c7, 0x00000021},
+	{0x002200ca, 0x00000024},
+	{0x002200cc, 0x000001f7},
+};
+
+/* ddr phy trained csr */
+struct dram_cfg_param ddr_ddrphy_trained_csr[] = {
+	{0x0200b2, 0x0},
+	{0x1200b2, 0x0},
+	{0x2200b2, 0x0},
+	{0x0200cb, 0x0},
+	{0x010043, 0x0},
+	{0x110043, 0x0},
+	{0x210043, 0x0},
+	{0x010143, 0x0},
+	{0x110143, 0x0},
+	{0x210143, 0x0},
+	{0x011043, 0x0},
+	{0x111043, 0x0},
+	{0x211043, 0x0},
+	{0x011143, 0x0},
+	{0x111143, 0x0},
+	{0x211143, 0x0},
+	{0x000080, 0x0},
+	{0x100080, 0x0},
+	{0x200080, 0x0},
+	{0x001080, 0x0},
+	{0x101080, 0x0},
+	{0x201080, 0x0},
+	{0x002080, 0x0},
+	{0x102080, 0x0},
+	{0x202080, 0x0},
+	{0x003080, 0x0},
+	{0x103080, 0x0},
+	{0x203080, 0x0},
+	{0x004080, 0x0},
+	{0x104080, 0x0},
+	{0x204080, 0x0},
+	{0x005080, 0x0},
+	{0x105080, 0x0},
+	{0x205080, 0x0},
+	{0x006080, 0x0},
+	{0x106080, 0x0},
+	{0x206080, 0x0},
+	{0x007080, 0x0},
+	{0x107080, 0x0},
+	{0x207080, 0x0},
+	{0x008080, 0x0},
+	{0x108080, 0x0},
+	{0x208080, 0x0},
+	{0x009080, 0x0},
+	{0x109080, 0x0},
+	{0x209080, 0x0},
+	{0x010080, 0x0},
+	{0x110080, 0x0},
+	{0x210080, 0x0},
+	{0x010180, 0x0},
+	{0x110180, 0x0},
+	{0x210180, 0x0},
+	{0x010081, 0x0},
+	{0x110081, 0x0},
+	{0x210081, 0x0},
+	{0x010181, 0x0},
+	{0x110181, 0x0},
+	{0x210181, 0x0},
+	{0x010082, 0x0},
+	{0x110082, 0x0},
+	{0x210082, 0x0},
+	{0x010182, 0x0},
+	{0x110182, 0x0},
+	{0x210182, 0x0},
+	{0x010083, 0x0},
+	{0x110083, 0x0},
+	{0x210083, 0x0},
+	{0x010183, 0x0},
+	{0x110183, 0x0},
+	{0x210183, 0x0},
+	{0x011080, 0x0},
+	{0x111080, 0x0},
+	{0x211080, 0x0},
+	{0x011180, 0x0},
+	{0x111180, 0x0},
+	{0x211180, 0x0},
+	{0x011081, 0x0},
+	{0x111081, 0x0},
+	{0x211081, 0x0},
+	{0x011181, 0x0},
+	{0x111181, 0x0},
+	{0x211181, 0x0},
+	{0x011082, 0x0},
+	{0x111082, 0x0},
+	{0x211082, 0x0},
+	{0x011182, 0x0},
+	{0x111182, 0x0},
+	{0x211182, 0x0},
+	{0x011083, 0x0},
+	{0x111083, 0x0},
+	{0x211083, 0x0},
+	{0x011183, 0x0},
+	{0x111183, 0x0},
+	{0x211183, 0x0},
+	{0x0100d0, 0x0},
+	{0x1100d0, 0x0},
+	{0x2100d0, 0x0},
+	{0x0101d0, 0x0},
+	{0x1101d0, 0x0},
+	{0x2101d0, 0x0},
+	{0x0100d1, 0x0},
+	{0x1100d1, 0x0},
+	{0x2100d1, 0x0},
+	{0x0101d1, 0x0},
+	{0x1101d1, 0x0},
+	{0x2101d1, 0x0},
+	{0x0100d2, 0x0},
+	{0x1100d2, 0x0},
+	{0x2100d2, 0x0},
+	{0x0101d2, 0x0},
+	{0x1101d2, 0x0},
+	{0x2101d2, 0x0},
+	{0x0100d3, 0x0},
+	{0x1100d3, 0x0},
+	{0x2100d3, 0x0},
+	{0x0101d3, 0x0},
+	{0x1101d3, 0x0},
+	{0x2101d3, 0x0},
+	{0x0110d0, 0x0},
+	{0x1110d0, 0x0},
+	{0x2110d0, 0x0},
+	{0x0111d0, 0x0},
+	{0x1111d0, 0x0},
+	{0x2111d0, 0x0},
+	{0x0110d1, 0x0},
+	{0x1110d1, 0x0},
+	{0x2110d1, 0x0},
+	{0x0111d1, 0x0},
+	{0x1111d1, 0x0},
+	{0x2111d1, 0x0},
+	{0x0110d2, 0x0},
+	{0x1110d2, 0x0},
+	{0x2110d2, 0x0},
+	{0x0111d2, 0x0},
+	{0x1111d2, 0x0},
+	{0x2111d2, 0x0},
+	{0x0110d3, 0x0},
+	{0x1110d3, 0x0},
+	{0x2110d3, 0x0},
+	{0x0111d3, 0x0},
+	{0x1111d3, 0x0},
+	{0x2111d3, 0x0},
+	{0x010068, 0x0},
+	{0x010168, 0x0},
+	{0x010268, 0x0},
+	{0x010368, 0x0},
+	{0x010468, 0x0},
+	{0x010568, 0x0},
+	{0x010668, 0x0},
+	{0x010768, 0x0},
+	{0x010868, 0x0},
+	{0x010069, 0x0},
+	{0x010169, 0x0},
+	{0x010269, 0x0},
+	{0x010369, 0x0},
+	{0x010469, 0x0},
+	{0x010569, 0x0},
+	{0x010669, 0x0},
+	{0x010769, 0x0},
+	{0x010869, 0x0},
+	{0x01006a, 0x0},
+	{0x01016a, 0x0},
+	{0x01026a, 0x0},
+	{0x01036a, 0x0},
+	{0x01046a, 0x0},
+	{0x01056a, 0x0},
+	{0x01066a, 0x0},
+	{0x01076a, 0x0},
+	{0x01086a, 0x0},
+	{0x01006b, 0x0},
+	{0x01016b, 0x0},
+	{0x01026b, 0x0},
+	{0x01036b, 0x0},
+	{0x01046b, 0x0},
+	{0x01056b, 0x0},
+	{0x01066b, 0x0},
+	{0x01076b, 0x0},
+	{0x01086b, 0x0},
+	{0x011068, 0x0},
+	{0x011168, 0x0},
+	{0x011268, 0x0},
+	{0x011368, 0x0},
+	{0x011468, 0x0},
+	{0x011568, 0x0},
+	{0x011668, 0x0},
+	{0x011768, 0x0},
+	{0x011868, 0x0},
+	{0x011069, 0x0},
+	{0x011169, 0x0},
+	{0x011269, 0x0},
+	{0x011369, 0x0},
+	{0x011469, 0x0},
+	{0x011569, 0x0},
+	{0x011669, 0x0},
+	{0x011769, 0x0},
+	{0x011869, 0x0},
+	{0x01106a, 0x0},
+	{0x01116a, 0x0},
+	{0x01126a, 0x0},
+	{0x01136a, 0x0},
+	{0x01146a, 0x0},
+	{0x01156a, 0x0},
+	{0x01166a, 0x0},
+	{0x01176a, 0x0},
+	{0x01186a, 0x0},
+	{0x01106b, 0x0},
+	{0x01116b, 0x0},
+	{0x01126b, 0x0},
+	{0x01136b, 0x0},
+	{0x01146b, 0x0},
+	{0x01156b, 0x0},
+	{0x01166b, 0x0},
+	{0x01176b, 0x0},
+	{0x01186b, 0x0},
+	{0x01008c, 0x0},
+	{0x11008c, 0x0},
+	{0x21008c, 0x0},
+	{0x01018c, 0x0},
+	{0x11018c, 0x0},
+	{0x21018c, 0x0},
+	{0x01008d, 0x0},
+	{0x11008d, 0x0},
+	{0x21008d, 0x0},
+	{0x01018d, 0x0},
+	{0x11018d, 0x0},
+	{0x21018d, 0x0},
+	{0x01008e, 0x0},
+	{0x11008e, 0x0},
+	{0x21008e, 0x0},
+	{0x01018e, 0x0},
+	{0x11018e, 0x0},
+	{0x21018e, 0x0},
+	{0x01008f, 0x0},
+	{0x11008f, 0x0},
+	{0x21008f, 0x0},
+	{0x01018f, 0x0},
+	{0x11018f, 0x0},
+	{0x21018f, 0x0},
+	{0x01108c, 0x0},
+	{0x11108c, 0x0},
+	{0x21108c, 0x0},
+	{0x01118c, 0x0},
+	{0x11118c, 0x0},
+	{0x21118c, 0x0},
+	{0x01108d, 0x0},
+	{0x11108d, 0x0},
+	{0x21108d, 0x0},
+	{0x01118d, 0x0},
+	{0x11118d, 0x0},
+	{0x21118d, 0x0},
+	{0x01108e, 0x0},
+	{0x11108e, 0x0},
+	{0x21108e, 0x0},
+	{0x01118e, 0x0},
+	{0x11118e, 0x0},
+	{0x21118e, 0x0},
+	{0x01108f, 0x0},
+	{0x11108f, 0x0},
+	{0x21108f, 0x0},
+	{0x01118f, 0x0},
+	{0x11118f, 0x0},
+	{0x21118f, 0x0},
+	{0x0100c0, 0x0},
+	{0x1100c0, 0x0},
+	{0x2100c0, 0x0},
+	{0x0101c0, 0x0},
+	{0x1101c0, 0x0},
+	{0x2101c0, 0x0},
+	{0x0102c0, 0x0},
+	{0x1102c0, 0x0},
+	{0x2102c0, 0x0},
+	{0x0103c0, 0x0},
+	{0x1103c0, 0x0},
+	{0x2103c0, 0x0},
+	{0x0104c0, 0x0},
+	{0x1104c0, 0x0},
+	{0x2104c0, 0x0},
+	{0x0105c0, 0x0},
+	{0x1105c0, 0x0},
+	{0x2105c0, 0x0},
+	{0x0106c0, 0x0},
+	{0x1106c0, 0x0},
+	{0x2106c0, 0x0},
+	{0x0107c0, 0x0},
+	{0x1107c0, 0x0},
+	{0x2107c0, 0x0},
+	{0x0108c0, 0x0},
+	{0x1108c0, 0x0},
+	{0x2108c0, 0x0},
+	{0x0100c1, 0x0},
+	{0x1100c1, 0x0},
+	{0x2100c1, 0x0},
+	{0x0101c1, 0x0},
+	{0x1101c1, 0x0},
+	{0x2101c1, 0x0},
+	{0x0102c1, 0x0},
+	{0x1102c1, 0x0},
+	{0x2102c1, 0x0},
+	{0x0103c1, 0x0},
+	{0x1103c1, 0x0},
+	{0x2103c1, 0x0},
+	{0x0104c1, 0x0},
+	{0x1104c1, 0x0},
+	{0x2104c1, 0x0},
+	{0x0105c1, 0x0},
+	{0x1105c1, 0x0},
+	{0x2105c1, 0x0},
+	{0x0106c1, 0x0},
+	{0x1106c1, 0x0},
+	{0x2106c1, 0x0},
+	{0x0107c1, 0x0},
+	{0x1107c1, 0x0},
+	{0x2107c1, 0x0},
+	{0x0108c1, 0x0},
+	{0x1108c1, 0x0},
+	{0x2108c1, 0x0},
+	{0x0100c2, 0x0},
+	{0x1100c2, 0x0},
+	{0x2100c2, 0x0},
+	{0x0101c2, 0x0},
+	{0x1101c2, 0x0},
+	{0x2101c2, 0x0},
+	{0x0102c2, 0x0},
+	{0x1102c2, 0x0},
+	{0x2102c2, 0x0},
+	{0x0103c2, 0x0},
+	{0x1103c2, 0x0},
+	{0x2103c2, 0x0},
+	{0x0104c2, 0x0},
+	{0x1104c2, 0x0},
+	{0x2104c2, 0x0},
+	{0x0105c2, 0x0},
+	{0x1105c2, 0x0},
+	{0x2105c2, 0x0},
+	{0x0106c2, 0x0},
+	{0x1106c2, 0x0},
+	{0x2106c2, 0x0},
+	{0x0107c2, 0x0},
+	{0x1107c2, 0x0},
+	{0x2107c2, 0x0},
+	{0x0108c2, 0x0},
+	{0x1108c2, 0x0},
+	{0x2108c2, 0x0},
+	{0x0100c3, 0x0},
+	{0x1100c3, 0x0},
+	{0x2100c3, 0x0},
+	{0x0101c3, 0x0},
+	{0x1101c3, 0x0},
+	{0x2101c3, 0x0},
+	{0x0102c3, 0x0},
+	{0x1102c3, 0x0},
+	{0x2102c3, 0x0},
+	{0x0103c3, 0x0},
+	{0x1103c3, 0x0},
+	{0x2103c3, 0x0},
+	{0x0104c3, 0x0},
+	{0x1104c3, 0x0},
+	{0x2104c3, 0x0},
+	{0x0105c3, 0x0},
+	{0x1105c3, 0x0},
+	{0x2105c3, 0x0},
+	{0x0106c3, 0x0},
+	{0x1106c3, 0x0},
+	{0x2106c3, 0x0},
+	{0x0107c3, 0x0},
+	{0x1107c3, 0x0},
+	{0x2107c3, 0x0},
+	{0x0108c3, 0x0},
+	{0x1108c3, 0x0},
+	{0x2108c3, 0x0},
+	{0x0110c0, 0x0},
+	{0x1110c0, 0x0},
+	{0x2110c0, 0x0},
+	{0x0111c0, 0x0},
+	{0x1111c0, 0x0},
+	{0x2111c0, 0x0},
+	{0x0112c0, 0x0},
+	{0x1112c0, 0x0},
+	{0x2112c0, 0x0},
+	{0x0113c0, 0x0},
+	{0x1113c0, 0x0},
+	{0x2113c0, 0x0},
+	{0x0114c0, 0x0},
+	{0x1114c0, 0x0},
+	{0x2114c0, 0x0},
+	{0x0115c0, 0x0},
+	{0x1115c0, 0x0},
+	{0x2115c0, 0x0},
+	{0x0116c0, 0x0},
+	{0x1116c0, 0x0},
+	{0x2116c0, 0x0},
+	{0x0117c0, 0x0},
+	{0x1117c0, 0x0},
+	{0x2117c0, 0x0},
+	{0x0118c0, 0x0},
+	{0x1118c0, 0x0},
+	{0x2118c0, 0x0},
+	{0x0110c1, 0x0},
+	{0x1110c1, 0x0},
+	{0x2110c1, 0x0},
+	{0x0111c1, 0x0},
+	{0x1111c1, 0x0},
+	{0x2111c1, 0x0},
+	{0x0112c1, 0x0},
+	{0x1112c1, 0x0},
+	{0x2112c1, 0x0},
+	{0x0113c1, 0x0},
+	{0x1113c1, 0x0},
+	{0x2113c1, 0x0},
+	{0x0114c1, 0x0},
+	{0x1114c1, 0x0},
+	{0x2114c1, 0x0},
+	{0x0115c1, 0x0},
+	{0x1115c1, 0x0},
+	{0x2115c1, 0x0},
+	{0x0116c1, 0x0},
+	{0x1116c1, 0x0},
+	{0x2116c1, 0x0},
+	{0x0117c1, 0x0},
+	{0x1117c1, 0x0},
+	{0x2117c1, 0x0},
+	{0x0118c1, 0x0},
+	{0x1118c1, 0x0},
+	{0x2118c1, 0x0},
+	{0x0110c2, 0x0},
+	{0x1110c2, 0x0},
+	{0x2110c2, 0x0},
+	{0x0111c2, 0x0},
+	{0x1111c2, 0x0},
+	{0x2111c2, 0x0},
+	{0x0112c2, 0x0},
+	{0x1112c2, 0x0},
+	{0x2112c2, 0x0},
+	{0x0113c2, 0x0},
+	{0x1113c2, 0x0},
+	{0x2113c2, 0x0},
+	{0x0114c2, 0x0},
+	{0x1114c2, 0x0},
+	{0x2114c2, 0x0},
+	{0x0115c2, 0x0},
+	{0x1115c2, 0x0},
+	{0x2115c2, 0x0},
+	{0x0116c2, 0x0},
+	{0x1116c2, 0x0},
+	{0x2116c2, 0x0},
+	{0x0117c2, 0x0},
+	{0x1117c2, 0x0},
+	{0x2117c2, 0x0},
+	{0x0118c2, 0x0},
+	{0x1118c2, 0x0},
+	{0x2118c2, 0x0},
+	{0x0110c3, 0x0},
+	{0x1110c3, 0x0},
+	{0x2110c3, 0x0},
+	{0x0111c3, 0x0},
+	{0x1111c3, 0x0},
+	{0x2111c3, 0x0},
+	{0x0112c3, 0x0},
+	{0x1112c3, 0x0},
+	{0x2112c3, 0x0},
+	{0x0113c3, 0x0},
+	{0x1113c3, 0x0},
+	{0x2113c3, 0x0},
+	{0x0114c3, 0x0},
+	{0x1114c3, 0x0},
+	{0x2114c3, 0x0},
+	{0x0115c3, 0x0},
+	{0x1115c3, 0x0},
+	{0x2115c3, 0x0},
+	{0x0116c3, 0x0},
+	{0x1116c3, 0x0},
+	{0x2116c3, 0x0},
+	{0x0117c3, 0x0},
+	{0x1117c3, 0x0},
+	{0x2117c3, 0x0},
+	{0x0118c3, 0x0},
+	{0x1118c3, 0x0},
+	{0x2118c3, 0x0},
+	{0x010020, 0x0},
+	{0x110020, 0x0},
+	{0x210020, 0x0},
+	{0x011020, 0x0},
+	{0x111020, 0x0},
+	{0x211020, 0x0},
+	{0x02007d, 0x0},
+	{0x12007d, 0x0},
+	{0x22007d, 0x0},
+	{0x010040, 0x0},
+	{0x010140, 0x0},
+	{0x010240, 0x0},
+	{0x010340, 0x0},
+	{0x010440, 0x0},
+	{0x010540, 0x0},
+	{0x010640, 0x0},
+	{0x010740, 0x0},
+	{0x010840, 0x0},
+	{0x010030, 0x0},
+	{0x010130, 0x0},
+	{0x010230, 0x0},
+	{0x010330, 0x0},
+	{0x010430, 0x0},
+	{0x010530, 0x0},
+	{0x010630, 0x0},
+	{0x010730, 0x0},
+	{0x010830, 0x0},
+	{0x011040, 0x0},
+	{0x011140, 0x0},
+	{0x011240, 0x0},
+	{0x011340, 0x0},
+	{0x011440, 0x0},
+	{0x011540, 0x0},
+	{0x011640, 0x0},
+	{0x011740, 0x0},
+	{0x011840, 0x0},
+	{0x011030, 0x0},
+	{0x011130, 0x0},
+	{0x011230, 0x0},
+	{0x011330, 0x0},
+	{0x011430, 0x0},
+	{0x011530, 0x0},
+	{0x011630, 0x0},
+	{0x011730, 0x0},
+	{0x011830, 0x0},
+};
+
+/* P0 message block paremeter for training firmware */
+struct dram_cfg_param ddr_fsp0_cfg[] = {
+	{0x000d0000, 0x00000000},
+	{0x00020060, 0x00000002},
+	{0x00054000, 0x00000000},
+	{0x00054001, 0x00000000},
+	{0x00054002, 0x00000000},
+	{0x00054003, 0x00000960},
+	{0x00054004, 0x00000002},
+	{0x00054005, 0x00000000},
+	{0x00054006, 0x0000025e},
+	{0x00054007, 0x00001000},
+	{0x00054008, 0x00000101},
+	{0x00054009, 0x00000000},
+	{0x0005400a, 0x00000000},
+	{0x0005400b, 0x0000031f},
+	{0x0005400c, 0x000000c8},
+	{0x0005400d, 0x00000100},
+	{0x0005400e, 0x00000000},
+	{0x0005400f, 0x00000000},
+	{0x00054010, 0x00000000},
+	{0x00054011, 0x00000000},
+	{0x00054012, 0x00000001},
+	{0x0005402f, 0x00000834},
+	{0x00054030, 0x00000105},
+	{0x00054031, 0x00000018},
+	{0x00054032, 0x00000200},
+	{0x00054033, 0x00000200},
+	{0x00054034, 0x00000740},
+	{0x00054035, 0x00000850},
+	{0x00054036, 0x00000103},
+	{0x00054037, 0x00000000},
+	{0x00054038, 0x00000000},
+	{0x00054039, 0x00000000},
+	{0x0005403a, 0x00000000},
+	{0x0005403b, 0x00000000},
+	{0x0005403c, 0x00000000},
+	{0x0005403d, 0x00000000},
+	{0x0005403e, 0x00000000},
+	{0x0005403f, 0x00001221},
+	{0x000541fc, 0x00000100},
+	{0x000d0000, 0x00000001},
+};
+
+/* P1 message block paremeter for training firmware */
+struct dram_cfg_param ddr_fsp1_cfg[] = {
+	{0x000d0000, 0x00000000},
+	{0x00054000, 0x00000000},
+	{0x00054001, 0x00000000},
+	{0x00054002, 0x00000101},
+	{0x00054003, 0x00000190},
+	{0x00054004, 0x00000002},
+	{0x00054005, 0x00000000},
+	{0x00054006, 0x0000025e},
+	{0x00054007, 0x00001000},
+	{0x00054008, 0x00000101},
+	{0x00054009, 0x00000000},
+	{0x0005400a, 0x00000000},
+	{0x0005400b, 0x0000021f},
+	{0x0005400c, 0x000000c8},
+	{0x0005400d, 0x00000100},
+	{0x0005400e, 0x00000000},
+	{0x0005400f, 0x00000000},
+	{0x00054010, 0x00000000},
+	{0x00054011, 0x00000000},
+	{0x00054012, 0x00000001},
+	{0x0005402f, 0x00000000},
+	{0x00054030, 0x00000105},
+	{0x00054031, 0x00000000},
+	{0x00054032, 0x00000000},
+	{0x00054033, 0x00000200},
+	{0x00054034, 0x00000740},
+	{0x00054035, 0x00000050},
+	{0x00054036, 0x00000103},
+	{0x00054037, 0x00000000},
+	{0x00054038, 0x00000000},
+	{0x00054039, 0x00000000},
+	{0x0005403a, 0x00000000},
+	{0x0005403b, 0x00000000},
+	{0x0005403c, 0x00000000},
+	{0x0005403d, 0x00000000},
+	{0x0005403e, 0x00000000},
+	{0x0005403f, 0x00001221},
+	{0x000541fc, 0x00000100},
+	{0x000d0000, 0x00000001},
+};
+
+/* P2 message block paremeter for training firmware */
+struct dram_cfg_param ddr_fsp2_cfg[] = {
+	{0x000d0000, 0x00000000},
+	{0x00054000, 0x00000000},
+	{0x00054001, 0x00000000},
+	{0x00054002, 0x00000102},
+	{0x00054003, 0x00000064},
+	{0x00054004, 0x00000002},
+	{0x00054005, 0x00000000},
+	{0x00054006, 0x0000025e},
+	{0x00054007, 0x00001000},
+	{0x00054008, 0x00000101},
+	{0x00054009, 0x00000000},
+	{0x0005400a, 0x00000000},
+	{0x0005400b, 0x0000021f},
+	{0x0005400c, 0x000000c8},
+	{0x0005400d, 0x00000100},
+	{0x0005400e, 0x00000000},
+	{0x0005400f, 0x00000000},
+	{0x00054010, 0x00000000},
+	{0x00054011, 0x00000000},
+	{0x00054012, 0x00000001},
+	{0x0005402f, 0x00000000},
+	{0x00054030, 0x00000105},
+	{0x00054031, 0x00000000},
+	{0x00054032, 0x00000000},
+	{0x00054033, 0x00000200},
+	{0x00054034, 0x00000740},
+	{0x00054035, 0x00000050},
+	{0x00054036, 0x00000103},
+	{0x00054037, 0x00000000},
+	{0x00054038, 0x00000000},
+	{0x00054039, 0x00000000},
+	{0x0005403a, 0x00000000},
+	{0x0005403b, 0x00000000},
+	{0x0005403c, 0x00000000},
+	{0x0005403d, 0x00000000},
+	{0x0005403e, 0x00000000},
+	{0x0005403f, 0x00001221},
+	{0x000541fc, 0x00000100},
+	{0x000d0000, 0x00000001},
+};
+
+/* P0 2D message block paremeter for training firmware */
+struct dram_cfg_param ddr_fsp0_2d_cfg[] = {
+	{0x000d0000, 0x00000000},
+	{0x00054000, 0x00000000},
+	{0x00054001, 0x00000000},
+	{0x00054002, 0x00000000},
+	{0x00054003, 0x00000960},
+	{0x00054004, 0x00000002},
+	{0x00054005, 0x00000000},
+	{0x00054006, 0x0000025e},
+	{0x00054007, 0x00001000},
+	{0x00054008, 0x00000101},
+	{0x00054009, 0x00000000},
+	{0x0005400a, 0x00000000},
+	{0x0005400b, 0x00000061},
+	{0x0005400c, 0x000000c8},
+	{0x0005400d, 0x00000100},
+	{0x0005400e, 0x00001f7f},
+	{0x0005400f, 0x00000000},
+	{0x00054010, 0x00000000},
+	{0x00054011, 0x00000000},
+	{0x00054012, 0x00000001},
+	{0x0005402f, 0x00000834},
+	{0x00054030, 0x00000105},
+	{0x00054031, 0x00000018},
+	{0x00054032, 0x00000200},
+	{0x00054033, 0x00000200},
+	{0x00054034, 0x00000740},
+	{0x00054035, 0x00000850},
+	{0x00054036, 0x00000103},
+	{0x00054037, 0x00000000},
+	{0x00054038, 0x00000000},
+	{0x00054039, 0x00000000},
+	{0x0005403a, 0x00000000},
+	{0x0005403b, 0x00000000},
+	{0x0005403c, 0x00000000},
+	{0x0005403d, 0x00000000},
+	{0x0005403e, 0x00000000},
+	{0x0005403f, 0x00001221},
+	{0x000541fc, 0x00000100},
+	{0x000d0000, 0x00000001},
+};
+
+/* DRAM PHY init engine image */
+struct dram_cfg_param ddr_phy_pie[] = {
+	{0xd0000, 0x0},
+	{0x90000, 0x10},
+	{0x90001, 0x400},
+	{0x90002, 0x10e},
+	{0x90003, 0x0},
+	{0x90004, 0x0},
+	{0x90005, 0x8},
+	{0x90029, 0xb},
+	{0x9002a, 0x480},
+	{0x9002b, 0x109},
+	{0x9002c, 0x8},
+	{0x9002d, 0x448},
+	{0x9002e, 0x139},
+	{0x9002f, 0x8},
+	{0x90030, 0x478},
+	{0x90031, 0x109},
+	{0x90032, 0x2},
+	{0x90033, 0x10},
+	{0x90034, 0x139},
+	{0x90035, 0xb},
+	{0x90036, 0x7c0},
+	{0x90037, 0x139},
+	{0x90038, 0x44},
+	{0x90039, 0x633},
+	{0x9003a, 0x159},
+	{0x9003b, 0x14f},
+	{0x9003c, 0x630},
+	{0x9003d, 0x159},
+	{0x9003e, 0x47},
+	{0x9003f, 0x633},
+	{0x90040, 0x149},
+	{0x90041, 0x4f},
+	{0x90042, 0x633},
+	{0x90043, 0x179},
+	{0x90044, 0x8},
+	{0x90045, 0xe0},
+	{0x90046, 0x109},
+	{0x90047, 0x0},
+	{0x90048, 0x7c8},
+	{0x90049, 0x109},
+	{0x9004a, 0x0},
+	{0x9004b, 0x1},
+	{0x9004c, 0x8},
+	{0x9004d, 0x0},
+	{0x9004e, 0x45a},
+	{0x9004f, 0x9},
+	{0x90050, 0x0},
+	{0x90051, 0x448},
+	{0x90052, 0x109},
+	{0x90053, 0x40},
+	{0x90054, 0x633},
+	{0x90055, 0x179},
+	{0x90056, 0x1},
+	{0x90057, 0x618},
+	{0x90058, 0x109},
+	{0x90059, 0x40c0},
+	{0x9005a, 0x633},
+	{0x9005b, 0x149},
+	{0x9005c, 0x8},
+	{0x9005d, 0x4},
+	{0x9005e, 0x48},
+	{0x9005f, 0x4040},
+	{0x90060, 0x633},
+	{0x90061, 0x149},
+	{0x90062, 0x0},
+	{0x90063, 0x4},
+	{0x90064, 0x48},
+	{0x90065, 0x40},
+	{0x90066, 0x633},
+	{0x90067, 0x149},
+	{0x90068, 0x10},
+	{0x90069, 0x4},
+	{0x9006a, 0x18},
+	{0x9006b, 0x0},
+	{0x9006c, 0x4},
+	{0x9006d, 0x78},
+	{0x9006e, 0x549},
+	{0x9006f, 0x633},
+	{0x90070, 0x159},
+	{0x90071, 0xd49},
+	{0x90072, 0x633},
+	{0x90073, 0x159},
+	{0x90074, 0x94a},
+	{0x90075, 0x633},
+	{0x90076, 0x159},
+	{0x90077, 0x441},
+	{0x90078, 0x633},
+	{0x90079, 0x149},
+	{0x9007a, 0x42},
+	{0x9007b, 0x633},
+	{0x9007c, 0x149},
+	{0x9007d, 0x1},
+	{0x9007e, 0x633},
+	{0x9007f, 0x149},
+	{0x90080, 0x0},
+	{0x90081, 0xe0},
+	{0x90082, 0x109},
+	{0x90083, 0xa},
+	{0x90084, 0x10},
+	{0x90085, 0x109},
+	{0x90086, 0x9},
+	{0x90087, 0x3c0},
+	{0x90088, 0x149},
+	{0x90089, 0x9},
+	{0x9008a, 0x3c0},
+	{0x9008b, 0x159},
+	{0x9008c, 0x18},
+	{0x9008d, 0x10},
+	{0x9008e, 0x109},
+	{0x9008f, 0x0},
+	{0x90090, 0x3c0},
+	{0x90091, 0x109},
+	{0x90092, 0x18},
+	{0x90093, 0x4},
+	{0x90094, 0x48},
+	{0x90095, 0x18},
+	{0x90096, 0x4},
+	{0x90097, 0x58},
+	{0x90098, 0xb},
+	{0x90099, 0x10},
+	{0x9009a, 0x109},
+	{0x9009b, 0x1},
+	{0x9009c, 0x10},
+	{0x9009d, 0x109},
+	{0x9009e, 0x5},
+	{0x9009f, 0x7c0},
+	{0x900a0, 0x109},
+	{0x900a1, 0x0},
+	{0x900a2, 0x8140},
+	{0x900a3, 0x10c},
+	{0x900a4, 0x10},
+	{0x900a5, 0x8138},
+	{0x900a6, 0x10c},
+	{0x900a7, 0x8},
+	{0x900a8, 0x7c8},
+	{0x900a9, 0x101},
+	{0x900aa, 0x8},
+	{0x900ab, 0x448},
+	{0x900ac, 0x109},
+	{0x900ad, 0xf},
+	{0x900ae, 0x7c0},
+	{0x900af, 0x109},
+	{0x900b0, 0x47},
+	{0x900b1, 0x630},
+	{0x900b2, 0x109},
+	{0x900b3, 0x8},
+	{0x900b4, 0x618},
+	{0x900b5, 0x109},
+	{0x900b6, 0x8},
+	{0x900b7, 0xe0},
+	{0x900b8, 0x109},
+	{0x900b9, 0x0},
+	{0x900ba, 0x7c8},
+	{0x900bb, 0x109},
+	{0x900bc, 0x8},
+	{0x900bd, 0x8140},
+	{0x900be, 0x10c},
+	{0x900bf, 0x0},
+	{0x900c0, 0x1},
+	{0x900c1, 0x8},
+	{0x900c2, 0x8},
+	{0x900c3, 0x4},
+	{0x900c4, 0x8},
+	{0x900c5, 0x8},
+	{0x900c6, 0x7c8},
+	{0x900c7, 0x101},
+	{0x90006, 0x0},
+	{0x90007, 0x0},
+	{0x90008, 0x8},
+	{0x90009, 0x0},
+	{0x9000a, 0x0},
+	{0x9000b, 0x0},
+	{0xd00e7, 0x400},
+	{0x90017, 0x0},
+	{0x90026, 0x2b},
+	{0x2000b, 0x4b},
+	{0x2000c, 0x96},
+	{0x2000d, 0x5dc},
+	{0x2000e, 0x2c},
+	{0x12000b, 0xc},
+	{0x12000c, 0x16},
+	{0x12000d, 0xfa},
+	{0x12000e, 0x10},
+	{0x22000b, 0x3},
+	{0x22000c, 0x3},
+	{0x22000d, 0x3e},
+	{0x22000e, 0x10},
+	{0x9000c, 0x0},
+	{0x9000d, 0x173},
+	{0x9000e, 0x60},
+	{0x9000f, 0x6110},
+	{0x90010, 0x2152},
+	{0x90011, 0xdfbd},
+	{0x90012, 0xffff},
+	{0x90013, 0x6152},
+	{0x20089, 0x1},
+	{0x20088, 0x19},
+	{0xc0080, 0x0},
+	{0xd0000, 0x1},
+};
+
+struct dram_fsp_msg ddr_dram_fsp_msg[] = {
+	{
+		/* P0 2400mts 1D */
+		.drate = 2400,
+		.fw_type = FW_1D_IMAGE,
+		.fsp_cfg = ddr_fsp0_cfg,
+		.fsp_cfg_num = ARRAY_SIZE(ddr_fsp0_cfg),
+	},
+	{
+		/* P1 400mts 1D */
+		.drate = 400,
+		.fw_type = FW_1D_IMAGE,
+		.fsp_cfg = ddr_fsp1_cfg,
+		.fsp_cfg_num = ARRAY_SIZE(ddr_fsp1_cfg),
+	},
+	{
+		/* P2 100mts 1D */
+		.drate = 100,
+		.fw_type = FW_1D_IMAGE,
+		.fsp_cfg = ddr_fsp2_cfg,
+		.fsp_cfg_num = ARRAY_SIZE(ddr_fsp2_cfg),
+	},
+	{
+		/* P0 2400mts 2D */
+		.drate = 2400,
+		.fw_type = FW_2D_IMAGE,
+		.fsp_cfg = ddr_fsp0_2d_cfg,
+		.fsp_cfg_num = ARRAY_SIZE(ddr_fsp0_2d_cfg),
+	},
+};
+
+/* ddr timing config params */
+struct dram_timing_info dram_timing = {
+	.ddrc_cfg = ddr_ddrc_cfg,
+	.ddrc_cfg_num = ARRAY_SIZE(ddr_ddrc_cfg),
+	.ddrphy_cfg = ddr_ddrphy_cfg,
+	.ddrphy_cfg_num = ARRAY_SIZE(ddr_ddrphy_cfg),
+	.fsp_msg = ddr_dram_fsp_msg,
+	.fsp_msg_num = ARRAY_SIZE(ddr_dram_fsp_msg),
+	.ddrphy_trained_csr = ddr_ddrphy_trained_csr,
+	.ddrphy_trained_csr_num = ARRAY_SIZE(ddr_ddrphy_trained_csr),
+	.ddrphy_pie = ddr_phy_pie,
+	.ddrphy_pie_num = ARRAY_SIZE(ddr_phy_pie),
+	.fsp_table = { 2400, 400, 100,},
+};
+
diff --git a/board/freescale/imx8mn_evk/imx8mn_evk.c b/board/freescale/imx8mn_evk/imx8mn_evk.c
new file mode 100644
index 0000000000..badfde911b
--- /dev/null
+++ b/board/freescale/imx8mn_evk/imx8mn_evk.c
@@ -0,0 +1,85 @@
+// SPDX-License-Identifier: GPL-2.0+
+/*
+ * Copyright 2019 NXP
+ */
+
+#include <common.h>
+#include <errno.h>
+#include <asm/arch/clock.h>
+#include <asm/arch/imx8mn_pins.h>
+#include <asm/arch/sys_proto.h>
+#include <asm/mach-imx/iomux-v3.h>
+
+DECLARE_GLOBAL_DATA_PTR;
+
+#define UART_PAD_CTRL	(PAD_CTL_DSE6 | PAD_CTL_FSEL1)
+#define WDOG_PAD_CTRL	(PAD_CTL_DSE6 | PAD_CTL_ODE | PAD_CTL_PUE | PAD_CTL_PE)
+
+static iomux_v3_cfg_t const uart_pads[] = {
+	IMX8MN_PAD_UART2_RXD__UART2_DCE_RX | MUX_PAD_CTRL(UART_PAD_CTRL),
+	IMX8MN_PAD_UART2_TXD__UART2_DCE_TX | MUX_PAD_CTRL(UART_PAD_CTRL),
+};
+
+static iomux_v3_cfg_t const wdog_pads[] = {
+	IMX8MN_PAD_GPIO1_IO02__WDOG1_WDOG_B  | MUX_PAD_CTRL(WDOG_PAD_CTRL),
+};
+
+int board_early_init_f(void)
+{
+	struct wdog_regs *wdog = (struct wdog_regs *)WDOG1_BASE_ADDR;
+
+	imx_iomux_v3_setup_multiple_pads(wdog_pads, ARRAY_SIZE(wdog_pads));
+
+	set_wdog_reset(wdog);
+
+	imx_iomux_v3_setup_multiple_pads(uart_pads, ARRAY_SIZE(uart_pads));
+
+	init_uart_clk(1);
+
+	return 0;
+}
+
+#ifdef CONFIG_BOARD_POSTCLK_INIT
+int board_postclk_init(void)
+{
+	/* TODO */
+	return 0;
+}
+#endif
+
+int dram_init(void)
+{
+	/* rom_pointer[1] contains the size of TEE occupies */
+	if (rom_pointer[1])
+		gd->ram_size = PHYS_SDRAM_SIZE - rom_pointer[1];
+	else
+		gd->ram_size = PHYS_SDRAM_SIZE;
+
+	return 0;
+}
+
+#ifdef CONFIG_OF_BOARD_SETUP
+int ft_board_setup(void *blob, bd_t *bd)
+{
+	return 0;
+}
+#endif
+
+int board_init(void)
+{
+	return 0;
+}
+
+int board_mmc_get_env_dev(int devno)
+{
+	return devno - 1;
+}
+
+int board_late_init(void)
+{
+#ifdef CONFIG_ENV_VARS_UBOOT_RUNTIME_CONFIG
+	env_set("board_name", "DDR4 EVK");
+	env_set("board_rev", "iMX8MN");
+#endif
+	return 0;
+}
diff --git a/board/freescale/imx8mn_evk/spl.c b/board/freescale/imx8mn_evk/spl.c
new file mode 100644
index 0000000000..aa5f37fde0
--- /dev/null
+++ b/board/freescale/imx8mn_evk/spl.c
@@ -0,0 +1,90 @@
+// SPDX-License-Identifier: GPL-2.0+
+/*
+ * Copyright 2019 NXP
+ */
+
+#include <common.h>
+#include <spl.h>
+#include <asm/io.h>
+#include <errno.h>
+#include <asm/arch/imx8mn_pins.h>
+#include <asm/arch/sys_proto.h>
+#include <asm/arch/clock.h>
+#include <asm/gpio.h>
+#include <asm/arch/ddr.h>
+#include <asm/mach-imx/boot_mode.h>
+#include <asm/mach-imx/gpio.h>
+#include <asm/mach-imx/iomux-v3.h>
+#include <asm/mach-imx/mxc_i2c.h>
+
+#include <dm/uclass.h>
+#include <dm/device.h>
+#include <dm/uclass-internal.h>
+#include <dm/device-internal.h>
+
+DECLARE_GLOBAL_DATA_PTR;
+
+int spl_board_boot_device(enum boot_device boot_dev_spl)
+{
+	return BOOT_DEVICE_BOOTROM;
+}
+
+void spl_dram_init(void)
+{
+	ddr_init(&dram_timing);
+}
+
+void spl_board_init(void)
+{
+	struct udevice *dev;
+
+	puts("Normal Boot\n");
+
+	uclass_find_first_device(UCLASS_CLK, &dev);
+
+	for (; dev; uclass_find_next_device(&dev)) {
+		if (device_probe(dev))
+			continue;
+	}
+}
+
+#ifdef CONFIG_SPL_LOAD_FIT
+int board_fit_config_name_match(const char *name)
+{
+	/* Just empty function now - can't decide what to choose */
+	debug("%s: %s\n", __func__, name);
+
+	return 0;
+}
+#endif
+
+void board_init_f(ulong dummy)
+{
+	int ret;
+
+	arch_cpu_init();
+
+	init_uart_clk(1);
+
+	board_early_init_f();
+
+	timer_init();
+
+	preloader_console_init();
+
+	/* Clear the BSS. */
+	memset(__bss_start, 0, __bss_end - __bss_start);
+
+	ret = spl_init();
+	if (ret) {
+		debug("spl_init() failed: %d\n", ret);
+		hang();
+	}
+
+	enable_tzc380();
+
+	/* DDR initialization */
+	spl_dram_init();
+
+	board_init_r(NULL, 0);
+}
diff --git a/configs/imx8mn_ddr4_evk_defconfig b/configs/imx8mn_ddr4_evk_defconfig
new file mode 100644
index 0000000000..01e10fc427
--- /dev/null
+++ b/configs/imx8mn_ddr4_evk_defconfig
@@ -0,0 +1,53 @@
+CONFIG_ARM=y
+CONFIG_ARCH_IMX8M=y
+CONFIG_SYS_TEXT_BASE=0x40200000
+CONFIG_SPL_GPIO_SUPPORT=y
+CONFIG_SPL_LIBCOMMON_SUPPORT=y
+CONFIG_SPL_LIBGENERIC_SUPPORT=y
+CONFIG_SYS_MALLOC_F_LEN=0x6000
+CONFIG_TARGET_IMX8MN_EVK=y
+CONFIG_SPL_SERIAL_SUPPORT=y
+CONFIG_SPL=y
+CONFIG_IMX_ROMAPI_LOADADDR=0x48000000
+CONFIG_FIT=y
+CONFIG_FIT_EXTERNAL_OFFSET=0x3000
+CONFIG_SPL_LOAD_FIT=y
+CONFIG_SPL_FIT_GENERATOR="arch/arm/mach-imx/mkimage_fit_atf.sh"
+CONFIG_SYS_EXTRA_OPTIONS="IMX_CONFIG=arch/arm/mach-imx/imx8m/imximage-8mn-ddr4.cfg"
+CONFIG_DEFAULT_FDT_FILE="fsl-imx8mn-ddr4-evk.dtb"
+CONFIG_SPL_TEXT_BASE=0x912000
+CONFIG_SPL_BOARD_INIT=y
+CONFIG_SPL_BOOTROM_SUPPORT=y
+CONFIG_SPL_SEPARATE_BSS=y
+CONFIG_SPL_I2C_SUPPORT=y
+CONFIG_HUSH_PARSER=y
+CONFIG_CMD_CLK=y
+CONFIG_CMD_GPIO=y
+CONFIG_CMD_I2C=y
+CONFIG_CMD_CACHE=y
+CONFIG_CMD_REGULATOR=y
+CONFIG_CMD_EXT2=y
+CONFIG_CMD_EXT4=y
+CONFIG_CMD_EXT4_WRITE=y
+CONFIG_CMD_FAT=y
+CONFIG_OF_CONTROL=y
+CONFIG_SPL_OF_CONTROL=y
+CONFIG_DEFAULT_DEVICE_TREE="imx8mm-evk"
+CONFIG_SPL_DM=y
+CONFIG_SPL_CLK=y
+CONFIG_CLK_IMX8MN=y
+CONFIG_DM_GPIO=y
+CONFIG_MXC_GPIO=y
+CONFIG_DM_I2C=y
+CONFIG_SYS_I2C_MXC=y
+CONFIG_DM_MMC=y
+CONFIG_PHYLIB=y
+CONFIG_DM_ETH=y
+CONFIG_PINCTRL=y
+CONFIG_SPL_PINCTRL=y
+CONFIG_PINCTRL_IMX8M=y
+CONFIG_DM_REGULATOR=y
+CONFIG_DM_REGULATOR_FIXED=y
+CONFIG_DM_REGULATOR_GPIO=y
+CONFIG_MXC_UART=y
+CONFIG_DM_THERMAL=y
diff --git a/include/configs/imx8mn_evk.h b/include/configs/imx8mn_evk.h
new file mode 100644
index 0000000000..6ec8a2e362
--- /dev/null
+++ b/include/configs/imx8mn_evk.h
@@ -0,0 +1,198 @@
+/* SPDX-License-Identifier: GPL-2.0+ */
+/*
+ * Copyright 2018 NXP
+ */
+
+#ifndef __IMX8MN_EVK_H
+#define __IMX8MN_EVK_H
+
+#include <linux/sizes.h>
+#include <asm/arch/imx-regs.h>
+
+#ifdef CONFIG_SECURE_BOOT
+#define CONFIG_CSF_SIZE			0x2000 /* 8K region */
+#endif
+
+#define CONFIG_SPL_MAX_SIZE		(148 * 1024)
+#define CONFIG_SYS_MONITOR_LEN		(512 * 1024)
+#define CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_USE_SECTOR
+#define CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_SECTOR	0x300
+#define CONFIG_SYS_MMCSD_FS_BOOT_PARTITION	1
+#define CONFIG_SYS_UBOOT_BASE	\
+	(QSPI0_AMBA_BASE + CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_SECTOR * 512)
+
+#ifdef CONFIG_SPL_BUILD
+/*#define CONFIG_ENABLE_DDR_TRAINING_DEBUG*/
+#define CONFIG_SPL_WATCHDOG_SUPPORT
+#define CONFIG_SPL_DRIVERS_MISC_SUPPORT
+#define CONFIG_SPL_POWER_SUPPORT
+#define CONFIG_SPL_LDSCRIPT		"arch/arm/cpu/armv8/u-boot-spl.lds"
+#define CONFIG_SPL_STACK		0x95fff0
+#define CONFIG_SPL_BSS_START_ADDR	0x00950000
+#define CONFIG_SPL_BSS_MAX_SIZE		0x2000	/* 8 KB */
+#define CONFIG_SYS_SPL_MALLOC_START	0x42200000
+#define CONFIG_SYS_SPL_MALLOC_SIZE	0x80000	/* 64 KB */
+#define CONFIG_SYS_ICACHE_OFF
+#define CONFIG_SYS_DCACHE_OFF
+
+/* malloc f used before GD_FLG_FULL_MALLOC_INIT set */
+#define CONFIG_MALLOC_F_ADDR		0x00940000
+
+/* For RAW image gives a error info not panic */
+#define CONFIG_SPL_ABORT_ON_RAW_IMAGE
+
+#undef CONFIG_DM_MMC
+#undef CONFIG_DM_PMIC
+#undef CONFIG_DM_PMIC_PFUZE100
+
+#define CONFIG_ENV_VARS_UBOOT_RUNTIME_CONFIG
+
+#endif
+
+#define CONFIG_REMAKE_ELF
+
+#define CONFIG_BOARD_EARLY_INIT_F
+#define CONFIG_BOARD_POSTCLK_INIT
+#define CONFIG_BOARD_LATE_INIT
+
+/* Flat Device Tree Definitions */
+#define CONFIG_OF_BOARD_SETUP
+
+#undef CONFIG_CMD_EXPORTENV
+#undef CONFIG_CMD_IMPORTENV
+#undef CONFIG_CMD_IMLS
+
+#undef CONFIG_CMD_CRC32
+#undef CONFIG_BOOTM_NETBSD
+
+/* Initial environment variables */
+#define CONFIG_EXTRA_ENV_SETTINGS		\
+	"script=boot.scr\0" \
+	"image=Image\0" \
+	"console=ttymxc1,115200 earlycon=ec_imx6q,0x30890000,115200\0" \
+	"fdt_addr=0x43000000\0"			\
+	"fdt_high=0xffffffffffffffff\0"		\
+	"boot_fdt=try\0" \
+	"fdt_file=" CONFIG_DEFAULT_FDT_FILE "\0" \
+	"initrd_addr=0x43800000\0"		\
+	"initrd_high=0xffffffffffffffff\0" \
+	"mmcdev="__stringify(CONFIG_SYS_MMC_ENV_DEV)"\0" \
+	"mmcpart=" __stringify(CONFIG_SYS_MMC_IMG_LOAD_PART) "\0" \
+	"mmcroot=" CONFIG_MMCROOT " rootwait rw\0" \
+	"mmcautodetect=yes\0" \
+	"mmcargs=setenv bootargs console=${console} root=${mmcroot}\0 " \
+	"loadbootscript=fatload mmc ${mmcdev}:${mmcpart} ${loadaddr} ${script};\0" \
+	"bootscript=echo Running bootscript from mmc ...; " \
+		"source\0" \
+	"loadimage=fatload mmc ${mmcdev}:${mmcpart} ${loadaddr} ${image}\0" \
+	"loadfdt=fatload mmc ${mmcdev}:${mmcpart} ${fdt_addr} ${fdt_file}\0" \
+	"mmcboot=echo Booting from mmc ...; " \
+		"run mmcargs; " \
+		"if test ${boot_fdt} = yes || test ${boot_fdt} = try; then " \
+			"if run loadfdt; then " \
+				"booti ${loadaddr} - ${fdt_addr}; " \
+			"else " \
+				"echo WARN: Cannot load the DT; " \
+			"fi; " \
+		"else " \
+			"echo wait for boot; " \
+		"fi;\0" \
+	"netargs=setenv bootargs console=${console} " \
+		"root=/dev/nfs " \
+		"ip=dhcp nfsroot=${serverip}:${nfsroot},v3,tcp\0" \
+	"netboot=echo Booting from net ...; " \
+		"run netargs;  " \
+		"if test ${ip_dyn} = yes; then " \
+			"setenv get_cmd dhcp; " \
+		"else " \
+			"setenv get_cmd tftp; " \
+		"fi; " \
+		"${get_cmd} ${loadaddr} ${image}; " \
+		"if test ${boot_fdt} = yes || test ${boot_fdt} = try; then " \
+			"if ${get_cmd} ${fdt_addr} ${fdt_file}; then " \
+				"booti ${loadaddr} - ${fdt_addr}; " \
+			"else " \
+				"echo WARN: Cannot load the DT; " \
+			"fi; " \
+		"else " \
+			"booti; " \
+		"fi;\0"
+
+#define CONFIG_BOOTCOMMAND \
+	   "mmc dev ${mmcdev}; if mmc rescan; then " \
+		   "if run loadbootscript; then " \
+			   "run bootscript; " \
+		   "else " \
+			   "if run loadimage; then " \
+				   "run mmcboot; " \
+			   "else run netboot; " \
+			   "fi; " \
+		   "fi; " \
+	   "else booti ${loadaddr} - ${fdt_addr}; fi"
+
+/* Link Definitions */
+#define CONFIG_LOADADDR			0x40480000
+
+#define CONFIG_SYS_LOAD_ADDR           CONFIG_LOADADDR
+
+#define CONFIG_SYS_INIT_RAM_ADDR        0x40000000
+#define CONFIG_SYS_INIT_RAM_SIZE        0x80000
+#define CONFIG_SYS_INIT_SP_OFFSET \
+	(CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
+#define CONFIG_SYS_INIT_SP_ADDR \
+	(CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET)
+
+#define CONFIG_ENV_OVERWRITE
+#if defined(CONFIG_ENV_IS_IN_MMC)
+#define CONFIG_ENV_OFFSET               (64 * SZ_64K)
+#endif
+#define CONFIG_ENV_SIZE			0x1000
+#define CONFIG_SYS_MMC_ENV_DEV		0   /* USDHC2 */
+#define CONFIG_MMCROOT			"/dev/mmcblk1p2"  /* USDHC2 */
+
+/* Size of malloc() pool */
+#define CONFIG_SYS_MALLOC_LEN		SZ_32M
+
+#define CONFIG_SYS_SDRAM_BASE           0x40000000
+#define PHYS_SDRAM                      0x40000000
+#define PHYS_SDRAM_SIZE			0x80000000 /* 2GB DDR */
+
+#define CONFIG_SYS_MEMTEST_START    PHYS_SDRAM
+#define CONFIG_SYS_MEMTEST_END      (CONFIG_SYS_MEMTEST_START + (PHYS_SDRAM_SIZE >> 1))
+
+#define CONFIG_BAUDRATE			115200
+
+#define CONFIG_MXC_UART_BASE		UART2_BASE_ADDR
+
+/* Monitor Command Prompt */
+#undef CONFIG_SYS_PROMPT
+#define CONFIG_SYS_PROMPT		"u-boot=> "
+#define CONFIG_SYS_PROMPT_HUSH_PS2	"> "
+#define CONFIG_SYS_CBSIZE		2048
+#define CONFIG_SYS_MAXARGS		64
+#define CONFIG_SYS_BARGSIZE		CONFIG_SYS_CBSIZE
+#define CONFIG_SYS_PBSIZE		(CONFIG_SYS_CBSIZE + \
+					sizeof(CONFIG_SYS_PROMPT) + 16)
+
+#define CONFIG_IMX_BOOTAUX
+
+/* USDHC */
+#define CONFIG_CMD_MMC
+#define CONFIG_FSL_ESDHC
+#define CONFIG_FSL_USDHC
+
+#define CONFIG_SYS_FSL_USDHC_NUM	2
+#define CONFIG_SYS_FSL_ESDHC_ADDR	0
+
+#define CONFIG_SUPPORT_EMMC_BOOT	/* eMMC specific */
+#define CONFIG_SYS_MMC_IMG_LOAD_PART	1
+
+#define CONFIG_CMD_FUSE
+
+#define CONFIG_SYS_I2C_MXC_I2C1		/* enable I2C bus 1 */
+#define CONFIG_SYS_I2C_MXC_I2C2		/* enable I2C bus 2 */
+#define CONFIG_SYS_I2C_MXC_I2C3		/* enable I2C bus 3 */
+#define CONFIG_SYS_I2C_SPEED		100000
+
+#define CONFIG_OF_SYSTEM_SETUP
+#endif
-- 
2.16.4

^ permalink raw reply related	[flat|nested] 75+ messages in thread

* [U-Boot] [PATCH V2 00/51] Support i.MX8MM/N
  2019-07-08  1:38 [U-Boot] [PATCH V2 00/51] Support i.MX8MM/N Peng Fan
                   ` (50 preceding siblings ...)
  2019-07-08  1:40 ` [U-Boot] [PATCH V2 51/51] imx: add i.MX8MN DDR4 board support Peng Fan
@ 2019-07-08  8:47 ` Schrempf Frieder
  2019-07-08  8:49   ` Peng Fan
  51 siblings, 1 reply; 75+ messages in thread
From: Schrempf Frieder @ 2019-07-08  8:47 UTC (permalink / raw)
  To: u-boot

Hi Peng,

On 08.07.19 03:38, Peng Fan wrote:
> This patchset is to support i.MX8MM/8MN with some update
> in ddr settings and ddr driver update.
> 
> V2:
> Fix build break, add Cc for some patches, and drop CCF select in i.MX8MM
> Fix script to remove srctree in tools/imx8m_image.sh
> Fix License
> Rebased

It seems like patch 29 is missing. I can't apply the series to master.

Regards,
Frieder

> 
> V1:
> The initial patchset to support i.MX8MM is
> https://patchwork.ozlabs.org/cover/1093140/
> But in this patchset I dropped CCF, and use original CLK uclass
> 
> 
> Bai Ping (1):
>    imx8mq: Update the ddrc QoS setting for B1 chip
> 
> Jacky Bai (2):
>    driver: ddr: Refine the ddr init driver on imx8m
>    ddr: imx8m: Fix the ddr init hang on imx8mq
> 
> Peng Fan (46):
>    linux: compat: guard PAGE_SIZE
>    dm: clk: ignore default settings when node not valid
>    pinctrl: imx: use devfdt_get_addr_size_index
>    i2c: mxc: add CONFIG_CLK support
>    tools: imx8m_image: align spl bin image size
>    ddr: imx8m: fix ddr firmware location when enable SPL OF
>    tools: imx8mimage: fix HDMI/FIT parsing
>    imx8m: add image cfg for i.MX8MM lpddr4
>    imx: add IMX8MQ kconfig entry
>    imx: add IMX8MM kconfig entry
>    imx: imx8mm: add clock bindings header
>    imx: add i.MX8MM cpu type
>    imx: spl: add spl_board_boot_device for i.MX8MM
>    imx8m: update imx-regs for i.MX8MM
>    imx: add get_cpu_rev support for i.MX8MM
>    imx8m: rename clock to clock_imx8mq
>    imx8m: restructure clock.h
>    imx8m: add clk support for i.MX8MM
>    imx8m: soc: probe clk before relocation
>    imx8m: add pin header for i.MX8MM
>    imx: add i.MX8MM PE property
>    imx8m: Fix MMU table issue for OPTEE memory
>    imx8m: set BYPASS ID SWAP to avoid AXI bus errors
>    imx8m: soc: enable SCTR clock before timer init
>    serial: Kconfig: make MXC_UART usable for MX7 and IMX8M
>    clk: imx: add Kconfig entry for i.MX8MM
>    clk: imx: add i.MX8MM clk driver
>    imx: add i.MX8MM EVK board support
>    imx: add i.MX8MN kconfig entry
>    imx8mn: support get_cpu_rev
>    imx8m: add clk support for i.MX8MN
>    imx8mn: set BYPASS ID SWAP to avoid AXI bus errors
>    imx: add i.MX8MN PE property
>    imx8mn: add pin header
>    imx: spl: use spl_board_boot_device for i.MX8MN
>    spl: pass args to board_return_to_bootrom
>    imx: add rom api support
>    imx: cpu: restrict get_boot_device
>    imx8mn: add get_boot_device
>    tools: imx8mimage: add ROM VERSION
>    pinctrl: imx8m: support i.MX8MN
>    tools: imx8m_image: support ddr4 firmware
>    clk: imx: add i.MX8MN clk support
>    imx8m: add i.MX8MN ddr4 image cfg file
>    imx: add dtsi for i.MX8MN
>    imx: add i.MX8MN DDR4 board support
> 
> Ye Li (2):
>    imx8m: Configure trustzone region 0 for non-secure access
>    ddr: imx8m: Fix ddr4 driver build issue
> 
>   arch/arm/dts/Makefile                              |    4 +-
>   arch/arm/dts/imx8mm-evk-u-boot.dtsi                |   92 +
>   arch/arm/dts/imx8mm-evk.dts                        |  235 +++
>   arch/arm/dts/imx8mm-pinfunc.h                      |  629 +++++++
>   arch/arm/dts/imx8mm.dtsi                           |  733 ++++++++
>   arch/arm/dts/imx8mn-ddr4-evk-u-boot.dtsi           |   92 +
>   arch/arm/dts/imx8mn-ddr4-evk.dts                   |  221 +++
>   arch/arm/dts/imx8mn-pinfunc.h                      |  646 +++++++
>   arch/arm/dts/imx8mn.dtsi                           |  712 +++++++
>   arch/arm/include/asm/arch-imx/cpu.h                |    7 +
>   arch/arm/include/asm/arch-imx8m/clock.h            |  494 +----
>   arch/arm/include/asm/arch-imx8m/clock_imx8mm.h     |  465 +++++
>   arch/arm/include/asm/arch-imx8m/clock_imx8mq.h     |  424 +++++
>   arch/arm/include/asm/arch-imx8m/imx-regs.h         |   75 +-
>   arch/arm/include/asm/arch-imx8m/imx8mm_pins.h      |  691 +++++++
>   arch/arm/include/asm/arch-imx8m/imx8mn_pins.h      |  763 ++++++++
>   arch/arm/include/asm/mach-imx/iomux-v3.h           |    4 +
>   arch/arm/include/asm/mach-imx/mxc_i2c.h            |    6 +
>   arch/arm/include/asm/mach-imx/sys_proto.h          |   42 +
>   arch/arm/mach-imx/Kconfig                          |    4 +
>   arch/arm/mach-imx/Makefile                         |    2 +
>   arch/arm/mach-imx/cpu.c                            |   16 +-
>   arch/arm/mach-imx/imx8m/Kconfig                    |   28 +-
>   arch/arm/mach-imx/imx8m/Makefile                   |    4 +-
>   arch/arm/mach-imx/imx8m/clock_imx8mm.c             |  707 +++++++
>   .../arm/mach-imx/imx8m/{clock.c => clock_imx8mq.c} |    7 +-
>   arch/arm/mach-imx/imx8m/clock_slice.c              |  815 ++++++++
>   arch/arm/mach-imx/imx8m/imximage-8mm-lpddr4.cfg    |   16 +
>   arch/arm/mach-imx/imx8m/imximage-8mn-ddr4.cfg      |   17 +
>   arch/arm/mach-imx/imx8m/soc.c                      |  162 +-
>   arch/arm/mach-imx/imx_romapi.c                     |  292 +++
>   arch/arm/mach-imx/spl.c                            |    8 +
>   arch/arm/mach-rockchip/rk3288-board-tpl.c          |    5 +-
>   arch/arm/mach-rockchip/rk3368-board-tpl.c          |    5 +-
>   arch/arm/mach-rockchip/rk3399-board-spl.c          |    5 +-
>   arch/arm/mach-rockchip/rk3399-board-tpl.c          |    5 +-
>   board/freescale/imx8mm_evk/Kconfig                 |   12 +
>   board/freescale/imx8mm_evk/MAINTAINERS             |    6 +
>   board/freescale/imx8mm_evk/Makefile                |   12 +
>   board/freescale/imx8mm_evk/imx8mm_evk.c            |   90 +
>   board/freescale/imx8mm_evk/lpddr4_timing.c         | 1980 ++++++++++++++++++++
>   board/freescale/imx8mm_evk/spl.c                   |  216 +++
>   board/freescale/imx8mn_evk/Kconfig                 |   14 +
>   board/freescale/imx8mn_evk/MAINTAINERS             |    6 +
>   board/freescale/imx8mn_evk/Makefile                |   12 +
>   board/freescale/imx8mn_evk/ddr4_timing.c           | 1213 ++++++++++++
>   board/freescale/imx8mn_evk/imx8mn_evk.c            |   85 +
>   board/freescale/imx8mn_evk/spl.c                   |   90 +
>   board/freescale/imx8mq_evk/lpddr4_timing.c         |   16 +-
>   common/spl/spl_bootrom.c                           |    7 +-
>   configs/imx8mm_evk_defconfig                       |   51 +
>   configs/imx8mn_ddr4_evk_defconfig                  |   53 +
>   drivers/clk/clk-uclass.c                           |    3 +
>   drivers/clk/imx/Kconfig                            |   14 +
>   drivers/clk/imx/Makefile                           |    1 +
>   drivers/clk/imx/clk-imx8mm.c                       |  121 ++
>   drivers/ddr/imx/imx8m/Kconfig                      |    6 +
>   drivers/ddr/imx/imx8m/Makefile                     |    4 +-
>   drivers/ddr/imx/imx8m/ddr4_init.c                  |  113 --
>   drivers/ddr/imx/imx8m/ddr_init.c                   |  168 ++
>   drivers/ddr/imx/imx8m/ddrphy_utils.c               |    4 +
>   drivers/ddr/imx/imx8m/helper.c                     |   22 +-
>   drivers/ddr/imx/imx8m/lpddr4_init.c                |  188 --
>   drivers/i2c/mxc_i2c.c                              |   17 +
>   drivers/pinctrl/nxp/pinctrl-imx.c                  |    4 +-
>   drivers/pinctrl/nxp/pinctrl-imx8m.c                |    1 +
>   drivers/serial/Kconfig                             |    2 +-
>   include/configs/imx8mm_evk.h                       |  200 ++
>   include/configs/imx8mn_evk.h                       |  198 ++
>   include/dt-bindings/clock/imx8mm-clock.h           |  244 +++
>   include/dt-bindings/clock/imx8mn-clock.h           |  215 +++
>   include/imximage.h                                 |    1 +
>   include/linux/compat.h                             |    2 +
>   include/spl.h                                      |    3 +-
>   tools/imx8m_image.sh                               |   15 +-
>   tools/imx8mimage.c                                 |   31 +-
>   76 files changed, 13065 insertions(+), 808 deletions(-)
>   create mode 100644 arch/arm/dts/imx8mm-evk-u-boot.dtsi
>   create mode 100644 arch/arm/dts/imx8mm-evk.dts
>   create mode 100644 arch/arm/dts/imx8mm-pinfunc.h
>   create mode 100644 arch/arm/dts/imx8mm.dtsi
>   create mode 100644 arch/arm/dts/imx8mn-ddr4-evk-u-boot.dtsi
>   create mode 100644 arch/arm/dts/imx8mn-ddr4-evk.dts
>   create mode 100644 arch/arm/dts/imx8mn-pinfunc.h
>   create mode 100644 arch/arm/dts/imx8mn.dtsi
>   create mode 100644 arch/arm/include/asm/arch-imx8m/clock_imx8mm.h
>   create mode 100644 arch/arm/include/asm/arch-imx8m/clock_imx8mq.h
>   create mode 100644 arch/arm/include/asm/arch-imx8m/imx8mm_pins.h
>   create mode 100644 arch/arm/include/asm/arch-imx8m/imx8mn_pins.h
>   create mode 100644 arch/arm/mach-imx/imx8m/clock_imx8mm.c
>   rename arch/arm/mach-imx/imx8m/{clock.c => clock_imx8mq.c} (99%)
>   create mode 100644 arch/arm/mach-imx/imx8m/imximage-8mm-lpddr4.cfg
>   create mode 100644 arch/arm/mach-imx/imx8m/imximage-8mn-ddr4.cfg
>   create mode 100644 arch/arm/mach-imx/imx_romapi.c
>   create mode 100644 board/freescale/imx8mm_evk/Kconfig
>   create mode 100644 board/freescale/imx8mm_evk/MAINTAINERS
>   create mode 100644 board/freescale/imx8mm_evk/Makefile
>   create mode 100644 board/freescale/imx8mm_evk/imx8mm_evk.c
>   create mode 100644 board/freescale/imx8mm_evk/lpddr4_timing.c
>   create mode 100644 board/freescale/imx8mm_evk/spl.c
>   create mode 100644 board/freescale/imx8mn_evk/Kconfig
>   create mode 100644 board/freescale/imx8mn_evk/MAINTAINERS
>   create mode 100644 board/freescale/imx8mn_evk/Makefile
>   create mode 100644 board/freescale/imx8mn_evk/ddr4_timing.c
>   create mode 100644 board/freescale/imx8mn_evk/imx8mn_evk.c
>   create mode 100644 board/freescale/imx8mn_evk/spl.c
>   create mode 100644 configs/imx8mm_evk_defconfig
>   create mode 100644 configs/imx8mn_ddr4_evk_defconfig
>   create mode 100644 drivers/clk/imx/clk-imx8mm.c
>   delete mode 100644 drivers/ddr/imx/imx8m/ddr4_init.c
>   create mode 100644 drivers/ddr/imx/imx8m/ddr_init.c
>   delete mode 100644 drivers/ddr/imx/imx8m/lpddr4_init.c
>   create mode 100644 include/configs/imx8mm_evk.h
>   create mode 100644 include/configs/imx8mn_evk.h
>   create mode 100644 include/dt-bindings/clock/imx8mm-clock.h
>   create mode 100644 include/dt-bindings/clock/imx8mn-clock.h
> 

^ permalink raw reply	[flat|nested] 75+ messages in thread

* [U-Boot] [PATCH V2 00/51] Support i.MX8MM/N
  2019-07-08  8:47 ` [U-Boot] [PATCH V2 00/51] Support i.MX8MM/N Schrempf Frieder
@ 2019-07-08  8:49   ` Peng Fan
  0 siblings, 0 replies; 75+ messages in thread
From: Peng Fan @ 2019-07-08  8:49 UTC (permalink / raw)
  To: u-boot

> Subject: Re: [U-Boot] [PATCH V2 00/51] Support i.MX8MM/N
> 
> Hi Peng,
> 
> On 08.07.19 03:38, Peng Fan wrote:
> > This patchset is to support i.MX8MM/8MN with some update in ddr
> > settings and ddr driver update.
> >
> > V2:
> > Fix build break, add Cc for some patches, and drop CCF select in
> > i.MX8MM Fix script to remove srctree in tools/imx8m_image.sh Fix
> > License Rebased
> 
> It seems like patch 29 is missing. I can't apply the series to master.
The patch is a bit big, patchwork blocks it, need admin to approve.
You could take patches from here.
https://github.com/MrVan/u-boot/tree/8m-7-5

Regards,
Peng.
> 
> Regards,
> Frieder
> 
> >
> > V1:
> > The initial patchset to support i.MX8MM is
> > https://eur01.safelinks.protection.outlook.com/?url=https%3A%2F%2Fpatc
> >
> hwork.ozlabs.org%2Fcover%2F1093140%2F&amp;data=02%7C01%7Cpeng.fa
> n%40nx
> >
> p.com%7C3cdae44c2666481a810c08d70380fa74%7C686ea1d3bc2b4c6fa92
> cd99c5c3
> >
> 01635%7C0%7C0%7C636981724817212847&amp;sdata=gP8Rmx0rpBZJoJAG
> Auun0iiwV
> > lDLJ5gjDDMR340FRn4%3D&amp;reserved=0
> > But in this patchset I dropped CCF, and use original CLK uclass
> >
> >
> > Bai Ping (1):
> >    imx8mq: Update the ddrc QoS setting for B1 chip
> >
> > Jacky Bai (2):
> >    driver: ddr: Refine the ddr init driver on imx8m
> >    ddr: imx8m: Fix the ddr init hang on imx8mq
> >
> > Peng Fan (46):
> >    linux: compat: guard PAGE_SIZE
> >    dm: clk: ignore default settings when node not valid
> >    pinctrl: imx: use devfdt_get_addr_size_index
> >    i2c: mxc: add CONFIG_CLK support
> >    tools: imx8m_image: align spl bin image size
> >    ddr: imx8m: fix ddr firmware location when enable SPL OF
> >    tools: imx8mimage: fix HDMI/FIT parsing
> >    imx8m: add image cfg for i.MX8MM lpddr4
> >    imx: add IMX8MQ kconfig entry
> >    imx: add IMX8MM kconfig entry
> >    imx: imx8mm: add clock bindings header
> >    imx: add i.MX8MM cpu type
> >    imx: spl: add spl_board_boot_device for i.MX8MM
> >    imx8m: update imx-regs for i.MX8MM
> >    imx: add get_cpu_rev support for i.MX8MM
> >    imx8m: rename clock to clock_imx8mq
> >    imx8m: restructure clock.h
> >    imx8m: add clk support for i.MX8MM
> >    imx8m: soc: probe clk before relocation
> >    imx8m: add pin header for i.MX8MM
> >    imx: add i.MX8MM PE property
> >    imx8m: Fix MMU table issue for OPTEE memory
> >    imx8m: set BYPASS ID SWAP to avoid AXI bus errors
> >    imx8m: soc: enable SCTR clock before timer init
> >    serial: Kconfig: make MXC_UART usable for MX7 and IMX8M
> >    clk: imx: add Kconfig entry for i.MX8MM
> >    clk: imx: add i.MX8MM clk driver
> >    imx: add i.MX8MM EVK board support
> >    imx: add i.MX8MN kconfig entry
> >    imx8mn: support get_cpu_rev
> >    imx8m: add clk support for i.MX8MN
> >    imx8mn: set BYPASS ID SWAP to avoid AXI bus errors
> >    imx: add i.MX8MN PE property
> >    imx8mn: add pin header
> >    imx: spl: use spl_board_boot_device for i.MX8MN
> >    spl: pass args to board_return_to_bootrom
> >    imx: add rom api support
> >    imx: cpu: restrict get_boot_device
> >    imx8mn: add get_boot_device
> >    tools: imx8mimage: add ROM VERSION
> >    pinctrl: imx8m: support i.MX8MN
> >    tools: imx8m_image: support ddr4 firmware
> >    clk: imx: add i.MX8MN clk support
> >    imx8m: add i.MX8MN ddr4 image cfg file
> >    imx: add dtsi for i.MX8MN
> >    imx: add i.MX8MN DDR4 board support
> >
> > Ye Li (2):
> >    imx8m: Configure trustzone region 0 for non-secure access
> >    ddr: imx8m: Fix ddr4 driver build issue
> >
> >   arch/arm/dts/Makefile                              |    4 +-
> >   arch/arm/dts/imx8mm-evk-u-boot.dtsi                |   92 +
> >   arch/arm/dts/imx8mm-evk.dts                        |  235 +++
> >   arch/arm/dts/imx8mm-pinfunc.h                      |  629
> +++++++
> >   arch/arm/dts/imx8mm.dtsi                           |  733
> ++++++++
> >   arch/arm/dts/imx8mn-ddr4-evk-u-boot.dtsi           |   92 +
> >   arch/arm/dts/imx8mn-ddr4-evk.dts                   |  221 +++
> >   arch/arm/dts/imx8mn-pinfunc.h                      |  646
> +++++++
> >   arch/arm/dts/imx8mn.dtsi                           |  712
> +++++++
> >   arch/arm/include/asm/arch-imx/cpu.h                |    7 +
> >   arch/arm/include/asm/arch-imx8m/clock.h            |  494 +----
> >   arch/arm/include/asm/arch-imx8m/clock_imx8mm.h     |  465
> +++++
> >   arch/arm/include/asm/arch-imx8m/clock_imx8mq.h     |  424
> +++++
> >   arch/arm/include/asm/arch-imx8m/imx-regs.h         |   75 +-
> >   arch/arm/include/asm/arch-imx8m/imx8mm_pins.h      |  691
> +++++++
> >   arch/arm/include/asm/arch-imx8m/imx8mn_pins.h      |  763
> ++++++++
> >   arch/arm/include/asm/mach-imx/iomux-v3.h           |    4 +
> >   arch/arm/include/asm/mach-imx/mxc_i2c.h            |    6 +
> >   arch/arm/include/asm/mach-imx/sys_proto.h          |   42 +
> >   arch/arm/mach-imx/Kconfig                          |    4 +
> >   arch/arm/mach-imx/Makefile                         |    2 +
> >   arch/arm/mach-imx/cpu.c                            |   16 +-
> >   arch/arm/mach-imx/imx8m/Kconfig                    |   28 +-
> >   arch/arm/mach-imx/imx8m/Makefile                   |    4 +-
> >   arch/arm/mach-imx/imx8m/clock_imx8mm.c             |  707
> +++++++
> >   .../arm/mach-imx/imx8m/{clock.c => clock_imx8mq.c} |    7 +-
> >   arch/arm/mach-imx/imx8m/clock_slice.c              |  815
> ++++++++
> >   arch/arm/mach-imx/imx8m/imximage-8mm-lpddr4.cfg    |   16 +
> >   arch/arm/mach-imx/imx8m/imximage-8mn-ddr4.cfg      |   17 +
> >   arch/arm/mach-imx/imx8m/soc.c                      |  162 +-
> >   arch/arm/mach-imx/imx_romapi.c                     |  292
> +++
> >   arch/arm/mach-imx/spl.c                            |    8 +
> >   arch/arm/mach-rockchip/rk3288-board-tpl.c          |    5 +-
> >   arch/arm/mach-rockchip/rk3368-board-tpl.c          |    5 +-
> >   arch/arm/mach-rockchip/rk3399-board-spl.c          |    5 +-
> >   arch/arm/mach-rockchip/rk3399-board-tpl.c          |    5 +-
> >   board/freescale/imx8mm_evk/Kconfig                 |   12 +
> >   board/freescale/imx8mm_evk/MAINTAINERS             |    6 +
> >   board/freescale/imx8mm_evk/Makefile                |   12 +
> >   board/freescale/imx8mm_evk/imx8mm_evk.c            |   90 +
> >   board/freescale/imx8mm_evk/lpddr4_timing.c         | 1980
> ++++++++++++++++++++
> >   board/freescale/imx8mm_evk/spl.c                   |  216 +++
> >   board/freescale/imx8mn_evk/Kconfig                 |   14 +
> >   board/freescale/imx8mn_evk/MAINTAINERS             |    6 +
> >   board/freescale/imx8mn_evk/Makefile                |   12 +
> >   board/freescale/imx8mn_evk/ddr4_timing.c           | 1213
> ++++++++++++
> >   board/freescale/imx8mn_evk/imx8mn_evk.c            |   85 +
> >   board/freescale/imx8mn_evk/spl.c                   |   90 +
> >   board/freescale/imx8mq_evk/lpddr4_timing.c         |   16 +-
> >   common/spl/spl_bootrom.c                           |    7 +-
> >   configs/imx8mm_evk_defconfig                       |   51 +
> >   configs/imx8mn_ddr4_evk_defconfig                  |   53 +
> >   drivers/clk/clk-uclass.c                           |    3 +
> >   drivers/clk/imx/Kconfig                            |   14 +
> >   drivers/clk/imx/Makefile                           |    1 +
> >   drivers/clk/imx/clk-imx8mm.c                       |  121 ++
> >   drivers/ddr/imx/imx8m/Kconfig                      |    6 +
> >   drivers/ddr/imx/imx8m/Makefile                     |    4 +-
> >   drivers/ddr/imx/imx8m/ddr4_init.c                  |  113 --
> >   drivers/ddr/imx/imx8m/ddr_init.c                   |  168 ++
> >   drivers/ddr/imx/imx8m/ddrphy_utils.c               |    4 +
> >   drivers/ddr/imx/imx8m/helper.c                     |   22 +-
> >   drivers/ddr/imx/imx8m/lpddr4_init.c                |  188 --
> >   drivers/i2c/mxc_i2c.c                              |   17 +
> >   drivers/pinctrl/nxp/pinctrl-imx.c                  |    4 +-
> >   drivers/pinctrl/nxp/pinctrl-imx8m.c                |    1 +
> >   drivers/serial/Kconfig                             |    2 +-
> >   include/configs/imx8mm_evk.h                       |  200 ++
> >   include/configs/imx8mn_evk.h                       |  198 ++
> >   include/dt-bindings/clock/imx8mm-clock.h           |  244 +++
> >   include/dt-bindings/clock/imx8mn-clock.h           |  215 +++
> >   include/imximage.h                                 |    1 +
> >   include/linux/compat.h                             |    2 +
> >   include/spl.h                                      |    3 +-
> >   tools/imx8m_image.sh                               |   15 +-
> >   tools/imx8mimage.c                                 |   31 +-
> >   76 files changed, 13065 insertions(+), 808 deletions(-)
> >   create mode 100644 arch/arm/dts/imx8mm-evk-u-boot.dtsi
> >   create mode 100644 arch/arm/dts/imx8mm-evk.dts
> >   create mode 100644 arch/arm/dts/imx8mm-pinfunc.h
> >   create mode 100644 arch/arm/dts/imx8mm.dtsi
> >   create mode 100644 arch/arm/dts/imx8mn-ddr4-evk-u-boot.dtsi
> >   create mode 100644 arch/arm/dts/imx8mn-ddr4-evk.dts
> >   create mode 100644 arch/arm/dts/imx8mn-pinfunc.h
> >   create mode 100644 arch/arm/dts/imx8mn.dtsi
> >   create mode 100644
> arch/arm/include/asm/arch-imx8m/clock_imx8mm.h
> >   create mode 100644
> arch/arm/include/asm/arch-imx8m/clock_imx8mq.h
> >   create mode 100644
> arch/arm/include/asm/arch-imx8m/imx8mm_pins.h
> >   create mode 100644
> arch/arm/include/asm/arch-imx8m/imx8mn_pins.h
> >   create mode 100644 arch/arm/mach-imx/imx8m/clock_imx8mm.c
> >   rename arch/arm/mach-imx/imx8m/{clock.c => clock_imx8mq.c} (99%)
> >   create mode 100644
> arch/arm/mach-imx/imx8m/imximage-8mm-lpddr4.cfg
> >   create mode 100644
> arch/arm/mach-imx/imx8m/imximage-8mn-ddr4.cfg
> >   create mode 100644 arch/arm/mach-imx/imx_romapi.c
> >   create mode 100644 board/freescale/imx8mm_evk/Kconfig
> >   create mode 100644 board/freescale/imx8mm_evk/MAINTAINERS
> >   create mode 100644 board/freescale/imx8mm_evk/Makefile
> >   create mode 100644 board/freescale/imx8mm_evk/imx8mm_evk.c
> >   create mode 100644 board/freescale/imx8mm_evk/lpddr4_timing.c
> >   create mode 100644 board/freescale/imx8mm_evk/spl.c
> >   create mode 100644 board/freescale/imx8mn_evk/Kconfig
> >   create mode 100644 board/freescale/imx8mn_evk/MAINTAINERS
> >   create mode 100644 board/freescale/imx8mn_evk/Makefile
> >   create mode 100644 board/freescale/imx8mn_evk/ddr4_timing.c
> >   create mode 100644 board/freescale/imx8mn_evk/imx8mn_evk.c
> >   create mode 100644 board/freescale/imx8mn_evk/spl.c
> >   create mode 100644 configs/imx8mm_evk_defconfig
> >   create mode 100644 configs/imx8mn_ddr4_evk_defconfig
> >   create mode 100644 drivers/clk/imx/clk-imx8mm.c
> >   delete mode 100644 drivers/ddr/imx/imx8m/ddr4_init.c
> >   create mode 100644 drivers/ddr/imx/imx8m/ddr_init.c
> >   delete mode 100644 drivers/ddr/imx/imx8m/lpddr4_init.c
> >   create mode 100644 include/configs/imx8mm_evk.h
> >   create mode 100644 include/configs/imx8mn_evk.h
> >   create mode 100644 include/dt-bindings/clock/imx8mm-clock.h
> >   create mode 100644 include/dt-bindings/clock/imx8mn-clock.h
> >

^ permalink raw reply	[flat|nested] 75+ messages in thread

* [U-Boot] [PATCH V2 18/51] imx8m: add clk support for i.MX8MM
  2019-07-08  1:39 ` [U-Boot] [PATCH V2 18/51] imx8m: add clk support for i.MX8MM Peng Fan
@ 2019-07-08  9:07   ` Lukasz Majewski
  2019-07-08  9:32     ` Peng Fan
  2019-07-10  0:49     ` Peng Fan
  0 siblings, 2 replies; 75+ messages in thread
From: Lukasz Majewski @ 2019-07-08  9:07 UTC (permalink / raw)
  To: u-boot

Hi Peng,

> Introduce clk implementation for i.MX8MM, including pll configuration,
> ccm configuration. Export get_root_clk for CLK UCLASS driver usage.
> 
> Signed-off-by: Peng Fan <peng.fan@nxp.com>
> ---
>  arch/arm/include/asm/arch-imx8m/clock.h        |   3 +
>  arch/arm/include/asm/arch-imx8m/clock_imx8mm.h | 387 ++++++++++++++
>  arch/arm/mach-imx/imx8m/Makefile               |   1 +
>  arch/arm/mach-imx/imx8m/clock_imx8mm.c         | 699
> +++++++++++++++++++++++++
> arch/arm/mach-imx/imx8m/clock_imx8mq.c         |   2 +-
> arch/arm/mach-imx/imx8m/clock_slice.c          | 461 ++++++++++++++++
> 6 files changed, 1552 insertions(+), 1 deletion(-) create mode 100644
> arch/arm/include/asm/arch-imx8m/clock_imx8mm.h create mode 100644
> arch/arm/mach-imx/imx8m/clock_imx8mm.c
> 
> diff --git a/arch/arm/include/asm/arch-imx8m/clock.h
> b/arch/arm/include/asm/arch-imx8m/clock.h index
> 7225c760fe..5cf4398ebc 100644 ---
> a/arch/arm/include/asm/arch-imx8m/clock.h +++
> b/arch/arm/include/asm/arch-imx8m/clock.h @@ -7,6 +7,8 @@
>  
>  #ifdef CONFIG_IMX8MQ
>  #include <asm/arch/clock_imx8mq.h>
> +#elif defined(CONFIG_IMX8MM)
> +#include <asm/arch/clock_imx8mm.h>
>  #else
>  #error "Error no clock.h"
>  #endif
> @@ -254,6 +256,7 @@ void init_clk_usdhc(u32 index);
>  void init_uart_clk(u32 index);
>  void init_wdog_clk(void);
>  unsigned int mxc_get_clock(enum mxc_clock clk);
> +u32 get_root_clk(enum clk_root_index clock_id);
>  int clock_enable(enum clk_ccgr_index index, bool enable);
>  int clock_root_enabled(enum clk_root_index clock_id);
>  int clock_root_cfg(enum clk_root_index clock_id, enum root_pre_div
> pre_div, diff --git a/arch/arm/include/asm/arch-imx8m/clock_imx8mm.h
> b/arch/arm/include/asm/arch-imx8m/clock_imx8mm.h new file mode 100644
> index 0000000000..305514a4ec
> --- /dev/null
> +++ b/arch/arm/include/asm/arch-imx8m/clock_imx8mm.h
> @@ -0,0 +1,387 @@
> +/* SPDX-License-Identifier: GPL-2.0+ */
> +/*
> + * Copyright 2018-2019 NXP
> + *
> + * Peng Fan <peng.fan@nxp.com>
> + */
> +
> +#ifndef _ASM_ARCH_IMX8MM_CLOCK_H
> +#define _ASM_ARCH_IMX8MM_CLOCK_H
> +
> +#define PLL_1443X_RATE(_rate, _m, _p, _s, _k)
> \
> +	{							\
> +		.rate	=
> (_rate),			\
> +		.mdiv	=
> (_m),				\
> +		.pdiv	=
> (_p),				\
> +		.sdiv	=
> (_s),				\
> +		.kdiv	=
> (_k),				\
> +	}
> +
> +#define LOCK_STATUS	BIT(31)
> +#define LOCK_SEL_MASK	BIT(29)
> +#define CLKE_MASK	BIT(11)
> +#define RST_MASK	BIT(9)
> +#define BYPASS_MASK	BIT(4)
> +#define	MDIV_SHIFT	12
> +#define	MDIV_MASK	GENMASK(21, 12)
> +#define PDIV_SHIFT	4
> +#define PDIV_MASK	GENMASK(9, 4)
> +#define SDIV_SHIFT	0
> +#define SDIV_MASK	GENMASK(2, 0)
> +#define KDIV_SHIFT	0
> +#define KDIV_MASK	GENMASK(15, 0)
> +
> +struct imx_int_pll_rate_table {
> +	u32 rate;
> +	int mdiv;
> +	int pdiv;
> +	int sdiv;
> +	int kdiv;
> +};
> +
> +enum pll_clocks {
> +	ANATOP_ARM_PLL,
> +	ANATOP_VPU_PLL,
> +	ANATOP_GPU_PLL,
> +	ANATOP_SYSTEM_PLL1,
> +	ANATOP_SYSTEM_PLL2,
> +	ANATOP_SYSTEM_PLL3,
> +	ANATOP_AUDIO_PLL1,
> +	ANATOP_AUDIO_PLL2,
> +	ANATOP_VIDEO_PLL,
> +	ANATOP_DRAM_PLL,
> +};
> +
> +enum clk_root_index {
> +	ARM_A53_CLK_ROOT		= 0,
> +	ARM_M4_CLK_ROOT			= 1,
> +	VPU_A53_CLK_ROOT		= 2,
> +	GPU3D_CLK_ROOT			= 3,
> +	GPU2D_CLK_ROOT			= 4,
> +	MAIN_AXI_CLK_ROOT		= 16,
> +	ENET_AXI_CLK_ROOT		= 17,
> +	NAND_USDHC_BUS_CLK_ROOT		= 18,
> +	VPU_BUS_CLK_ROOT		= 19,
> +	DISPLAY_AXI_CLK_ROOT		= 20,
> +	DISPLAY_APB_CLK_ROOT		= 21,
> +	DISPLAY_RTRM_CLK_ROOT		= 22,
> +	USB_BUS_CLK_ROOT		= 23,
> +	GPU_AXI_CLK_ROOT		= 24,
> +	GPU_AHB_CLK_ROOT		= 25,
> +	NOC_CLK_ROOT			= 26,
> +	NOC_APB_CLK_ROOT		= 27,
> +	AHB_CLK_ROOT			= 32,
> +	IPG_CLK_ROOT			= 33,
> +	AUDIO_AHB_CLK_ROOT		= 34,
> +	MIPI_DSI_ESC_RX_CLK_ROOT	= 36,
> +	DRAM_SEL_CFG			= 48,
> +	CORE_SEL_CFG			= 49,
> +	DRAM_ALT_CLK_ROOT		= 64,
> +	DRAM_APB_CLK_ROOT		= 65,
> +	VPU_G1_CLK_ROOT			= 66,
> +	VPU_G2_CLK_ROOT			= 67,
> +	DISPLAY_DTRC_CLK_ROOT		= 68,
> +	DISPLAY_DC8000_CLK_ROOT		= 69,
> +	PCIE_CTRL_CLK_ROOT		= 70,
> +	PCIE_PHY_CLK_ROOT		= 71,
> +	PCIE_AUX_CLK_ROOT		= 72,
> +	DC_PIXEL_CLK_ROOT		= 73,
> +	LCDIF_PIXEL_CLK_ROOT		= 74,
> +	SAI1_CLK_ROOT			= 75,
> +	SAI2_CLK_ROOT			= 76,
> +	SAI3_CLK_ROOT			= 77,
> +	SAI4_CLK_ROOT			= 78,
> +	SAI5_CLK_ROOT			= 79,
> +	SAI6_CLK_ROOT			= 80,
> +	SPDIF1_CLK_ROOT			= 81,
> +	SPDIF2_CLK_ROOT			= 82,
> +	ENET_REF_CLK_ROOT		= 83,
> +	ENET_TIMER_CLK_ROOT		= 84,
> +	ENET_PHY_REF_CLK_ROOT		= 85,
> +	NAND_CLK_ROOT			= 86,
> +	QSPI_CLK_ROOT			= 87,
> +	USDHC1_CLK_ROOT			= 88,
> +	USDHC2_CLK_ROOT			= 89,
> +	I2C1_CLK_ROOT			= 90,
> +	I2C2_CLK_ROOT			= 91,
> +	I2C3_CLK_ROOT			= 92,
> +	I2C4_CLK_ROOT			= 93,
> +	UART1_CLK_ROOT			= 94,
> +	UART2_CLK_ROOT			= 95,
> +	UART3_CLK_ROOT			= 96,
> +	UART4_CLK_ROOT			= 97,
> +	USB_CORE_REF_CLK_ROOT		= 98,
> +	USB_PHY_REF_CLK_ROOT		= 99,
> +	GIC_CLK_ROOT			= 100,
> +	ECSPI1_CLK_ROOT			= 101,
> +	ECSPI2_CLK_ROOT			= 102,
> +	PWM1_CLK_ROOT			= 103,
> +	PWM2_CLK_ROOT			= 104,
> +	PWM3_CLK_ROOT			= 105,
> +	PWM4_CLK_ROOT			= 106,
> +	GPT1_CLK_ROOT			= 107,
> +	GPT2_CLK_ROOT			= 108,
> +	GPT3_CLK_ROOT			= 109,
> +	GPT4_CLK_ROOT			= 110,
> +	GPT5_CLK_ROOT			= 111,
> +	GPT6_CLK_ROOT			= 112,
> +	TRACE_CLK_ROOT			= 113,
> +	WDOG_CLK_ROOT			= 114,
> +	WRCLK_CLK_ROOT			= 115,
> +	IPP_DO_CLKO1			= 116,
> +	IPP_DO_CLKO2			= 117,
> +	MIPI_DSI_CORE_CLK_ROOT		= 118,
> +	MIPI_DSI_PHY_REF_CLK_ROOT	= 119,
> +	MIPI_DSI_DBI_CLK_ROOT		= 120,
> +	USDHC3_CLK_ROOT			= 121,
> +	MIPI_CSI1_CORE_CLK_ROOT		= 122,
> +	MIPI_CSI1_PHY_REF_CLK_ROOT	= 123,
> +	MIPI_CSI1_ESC_CLK_ROOT		= 124,
> +	MIPI_CSI2_CORE_CLK_ROOT		= 125,
> +	MIPI_CSI2_PHY_REF_CLK_ROOT	= 126,
> +	MIPI_CSI2_ESC_CLK_ROOT		= 127,
> +	PCIE2_CTRL_CLK_ROOT		= 128,
> +	PCIE2_PHY_CLK_ROOT		= 129,
> +	PCIE2_AUX_CLK_ROOT		= 130,
> +	ECSPI3_CLK_ROOT			= 131,
> +	PDM_CLK_ROOT			= 132,
> +	VPU_H1_CLK_ROOT			= 133,
> +	CLK_ROOT_MAX,
> +};
> +
> +enum clk_root_src {
> +	OSC_24M_CLK,
> +	ARM_PLL_CLK,
> +	DRAM_PLL1_CLK,
> +	VIDEO_PLL2_CLK,
> +	VPU_PLL_CLK,
> +	GPU_PLL_CLK,
> +	SYSTEM_PLL1_800M_CLK,
> +	SYSTEM_PLL1_400M_CLK,
> +	SYSTEM_PLL1_266M_CLK,
> +	SYSTEM_PLL1_200M_CLK,
> +	SYSTEM_PLL1_160M_CLK,
> +	SYSTEM_PLL1_133M_CLK,
> +	SYSTEM_PLL1_100M_CLK,
> +	SYSTEM_PLL1_80M_CLK,
> +	SYSTEM_PLL1_40M_CLK,
> +	SYSTEM_PLL2_1000M_CLK,
> +	SYSTEM_PLL2_500M_CLK,
> +	SYSTEM_PLL2_333M_CLK,
> +	SYSTEM_PLL2_250M_CLK,
> +	SYSTEM_PLL2_200M_CLK,
> +	SYSTEM_PLL2_166M_CLK,
> +	SYSTEM_PLL2_125M_CLK,
> +	SYSTEM_PLL2_100M_CLK,
> +	SYSTEM_PLL2_50M_CLK,
> +	SYSTEM_PLL3_CLK,
> +	AUDIO_PLL1_CLK,
> +	AUDIO_PLL2_CLK,
> +	VIDEO_PLL_CLK,
> +	OSC_32K_CLK,
> +	EXT_CLK_1,
> +	EXT_CLK_2,
> +	EXT_CLK_3,
> +	EXT_CLK_4,
> +	OSC_HDMI_CLK
> +};
> +
> +enum clk_ccgr_index {
> +	CCGR_DVFS = 0,
> +	CCGR_ANAMIX = 1,
> +	CCGR_CPU = 2,
> +	CCGR_CSU = 3,
> +	CCGR_DEBUG = 4,
> +	CCGR_DDR1 = 5,
> +	CCGR_ECSPI1 = 7,
> +	CCGR_ECSPI2 = 8,
> +	CCGR_ECSPI3 = 9,
> +	CCGR_ENET1 = 10,
> +	CCGR_GPIO1 = 11,
> +	CCGR_GPIO2 = 12,
> +	CCGR_GPIO3 = 13,
> +	CCGR_GPIO4 = 14,
> +	CCGR_GPIO5 = 15,
> +	CCGR_GPT1 = 16,
> +	CCGR_GPT2 = 17,
> +	CCGR_GPT3 = 18,
> +	CCGR_GPT4 = 19,
> +	CCGR_GPT5 = 20,
> +	CCGR_GPT6 = 21,
> +	CCGR_HS = 22,
> +	CCGR_I2C1 = 23,
> +	CCGR_I2C2 = 24,
> +	CCGR_I2C3 = 25,
> +	CCGR_I2C4 = 26,
> +	CCGR_IOMUX = 27,
> +	CCGR_IOMUX1 = 28,
> +	CCGR_IOMUX2 = 29,
> +	CCGR_IOMUX3 = 30,
> +	CCGR_IOMUX4 = 31,
> +	CCGR_SNVSMIX_IPG_CLK = 32,
> +	CCGR_MU = 33,
> +	CCGR_OCOTP = 34,
> +	CCGR_OCRAM = 35,
> +	CCGR_OCRAM_S = 36,
> +	CCGR_PCIE = 37,
> +	CCGR_PERFMON1 = 38,
> +	CCGR_PERFMON2 = 39,
> +	CCGR_PWM1 = 40,
> +	CCGR_PWM2 = 41,
> +	CCGR_PWM3 = 42,
> +	CCGR_PWM4 = 43,
> +	CCGR_QOS = 44,
> +	CCGR_QOS_DISPMIX = 45,
> +	CCGR_QOS_ETHENET = 46,
> +	CCGR_QSPI = 47,
> +	CCGR_RAWNAND = 48,
> +	CCGR_RDC = 49,
> +	CCGR_ROM = 50,
> +	CCGR_SAI1 = 51,
> +	CCGR_SAI2 = 52,
> +	CCGR_SAI3 = 53,
> +	CCGR_SAI4 = 54,
> +	CCGR_SAI5 = 55,
> +	CCGR_SAI6 = 56,
> +	CCGR_SCTR = 57,
> +	CCGR_SDMA1 = 58,
> +	CCGR_SDMA2 = 59,
> +	CCGR_SEC_DEBUG = 60,
> +	CCGR_SEMA1 = 61,
> +	CCGR_SEMA2 = 62,
> +	CCGR_SIM_DISPLAY = 63,
> +	CCGR_SIM_ENET = 64,
> +	CCGR_SIM_M = 65,
> +	CCGR_SIM_MAIN = 66,
> +	CCGR_SIM_S = 67,
> +	CCGR_SIM_WAKEUP = 68,
> +	CCGR_SIM_HSIO = 69,
> +	CCGR_SIM_VPU = 70,
> +	CCGR_SNVS = 71,
> +	CCGR_TRACE = 72,
> +	CCGR_UART1 = 73,
> +	CCGR_UART2 = 74,
> +	CCGR_UART3 = 75,
> +	CCGR_UART4 = 76,
> +	CCGR_USB_MSCALE_PL301 = 77,
> +	CCGR_GPU3D = 79,
> +	CCGR_USDHC1 = 81,
> +	CCGR_USDHC2 = 82,
> +	CCGR_WDOG1 = 83,
> +	CCGR_WDOG2 = 84,
> +	CCGR_WDOG3 = 85,
> +	CCGR_VPUG1 = 86,
> +	CCGR_GPU_BUS = 87,
> +	CCGR_VPUH1 = 89,
> +	CCGR_VPUG2 = 90,
> +	CCGR_PDM = 91,
> +	CCGR_GIC = 92,
> +	CCGR_DISPMIX = 93,
> +	CCGR_USDHC3 = 94,
> +	CCGR_SDMA3 = 95,
> +	CCGR_XTAL = 96,
> +	CCGR_PLL = 97,
> +	CCGR_TEMP_SENSOR = 98,
> +	CCGR_VPUMIX_BUS = 99,
> +	CCGR_GPU2D = 102,
> +	CCGR_MAX
> +};
> +
> +enum clk_src_index {
> +	CLK_SRC_CKIL_SYNC_REQ = 0,
> +	CLK_SRC_ARM_PLL_EN = 1,
> +	CLK_SRC_GPU_PLL_EN = 2,
> +	CLK_SRC_VPU_PLL_EN = 3,
> +	CLK_SRC_DRAM_PLL_EN = 4,
> +	CLK_SRC_SYSTEM_PLL1_EN = 5,
> +	CLK_SRC_SYSTEM_PLL2_EN = 6,
> +	CLK_SRC_SYSTEM_PLL3_EN = 7,
> +	CLK_SRC_AUDIO_PLL1_EN = 8,
> +	CLK_SRC_AUDIO_PLL2_EN = 9,
> +	CLK_SRC_VIDEO_PLL1_EN = 10,
> +	CLK_SRC_RESERVED = 11,
> +	CLK_SRC_ARM_PLL = 12,
> +	CLK_SRC_GPU_PLL = 13,
> +	CLK_SRC_VPU_PLL = 14,
> +	CLK_SRC_DRAM_PLL = 15,
> +	CLK_SRC_SYSTEM_PLL1_800M = 16,
> +	CLK_SRC_SYSTEM_PLL1_400M = 17,
> +	CLK_SRC_SYSTEM_PLL1_266M = 18,
> +	CLK_SRC_SYSTEM_PLL1_200M = 19,
> +	CLK_SRC_SYSTEM_PLL1_160M = 20,
> +	CLK_SRC_SYSTEM_PLL1_133M = 21,
> +	CLK_SRC_SYSTEM_PLL1_100M = 22,
> +	CLK_SRC_SYSTEM_PLL1_80M = 23,
> +	CLK_SRC_SYSTEM_PLL1_40M = 24,
> +	CLK_SRC_SYSTEM_PLL2_1000M = 25,
> +	CLK_SRC_SYSTEM_PLL2_500M = 26,
> +	CLK_SRC_SYSTEM_PLL2_333M = 27,
> +	CLK_SRC_SYSTEM_PLL2_250M = 28,
> +	CLK_SRC_SYSTEM_PLL2_200M = 29,
> +	CLK_SRC_SYSTEM_PLL2_166M = 30,
> +	CLK_SRC_SYSTEM_PLL2_125M = 31,
> +	CLK_SRC_SYSTEM_PLL2_100M = 32,
> +	CLK_SRC_SYSTEM_PLL2_50M = 33,
> +	CLK_SRC_SYSTEM_PLL3 = 34,
> +	CLK_SRC_AUDIO_PLL1 = 35,
> +	CLK_SRC_AUDIO_PLL2 = 36,
> +	CLK_SRC_VIDEO_PLL1 = 37,
> +};
> +
> +#define INTPLL_LOCK_MASK			BIT(31)
> +#define INTPLL_LOCK_SEL_MASK			BIT(29)
> +#define INTPLL_EXT_BYPASS_MASK			BIT(28)
> +#define INTPLL_DIV20_CLKE_MASK			BIT(27)
> +#define INTPLL_DIV20_CLKE_OVERRIDE_MASK		BIT(26)
> +#define INTPLL_DIV10_CLKE_MASK			BIT(25)
> +#define INTPLL_DIV10_CLKE_OVERRIDE_MASK		BIT(24)
> +#define INTPLL_DIV8_CLKE_MASK			BIT(23)
> +#define INTPLL_DIV8_CLKE_OVERRIDE_MASK		BIT(22)
> +#define INTPLL_DIV6_CLKE_MASK			BIT(21)
> +#define INTPLL_DIV6_CLKE_OVERRIDE_MASK		BIT(20)
> +#define INTPLL_DIV5_CLKE_MASK			BIT(19)
> +#define INTPLL_DIV5_CLKE_OVERRIDE_MASK		BIT(18)
> +#define INTPLL_DIV4_CLKE_MASK			BIT(17)
> +#define INTPLL_DIV4_CLKE_OVERRIDE_MASK		BIT(16)
> +#define INTPLL_DIV3_CLKE_MASK			BIT(15)
> +#define INTPLL_DIV3_CLKE_OVERRIDE_MASK		BIT(14)
> +#define INTPLL_DIV2_CLKE_MASK			BIT(13)
> +#define INTPLL_DIV2_CLKE_OVERRIDE_MASK		BIT(12)
> +#define INTPLL_CLKE_MASK			BIT(11)
> +#define INTPLL_CLKE_OVERRIDE_MASK		BIT(10)
> +#define INTPLL_RST_MASK				BIT(9)
> +#define INTPLL_RST_OVERRIDE_MASK		BIT(8)
> +#define INTPLL_BYPASS_MASK			BIT(4)
> +#define INTPLL_PAD_CLK_SEL_MASK			GENMASK(3, 2)
> +#define INTPLL_REF_CLK_SEL_MASK			GENMASK(1, 0)
> +
> +#define INTPLL_MAIN_DIV_MASK		GENMASK(21, 12)
> +#define INTPLL_MAIN_DIV_VAL(n)		((n << 12) &
> GENMASK(21, 12)) +#define INTPLL_MAIN_DIV_SHIFT		12
> +#define INTPLL_PRE_DIV_MASK		GENMASK(9, 4)
> +#define INTPLL_PRE_DIV_VAL(n)		((n << 4) & GENMASK(9,
> 4)) +#define INTPLL_PRE_DIV_SHIFT		4
> +#define INTPLL_POST_DIV_MASK		GENMASK(2, 0)
> +#define INTPLL_POST_DIV_VAL(n)		((n << 0) & GENMASK(2,
> 0)) +#define INTPLL_POST_DIV_SHIFT		0
> +
> +#define INTPLL_LOCK_CON_DLY_MASK	GENMASK(5, 4)
> +#define INTPLL_LOCK_CON_DLY_SHIFT	4
> +#define INTPLL_LOCK_CON_OUT_MASK	GENMASK(3, 2)
> +#define INTPLL_LOCK_CON_OUT_SHIFT	2
> +#define INTPLL_LOCK_CON_IN_MASK		GENMASK(1, 0)
> +#define INTPLL_LOCK_CON_IN_SHIFT	0
> +
> +#define INTPLL_LRD_EN_MASK		BIT(21)
> +#define INTPLL_FOUT_MASK		BIT(20)
> +#define INTPLL_AFC_SEL_MASK		BIT(19)
> +#define INTPLL_PBIAS_CTRL_MASK		BIT(18)
> +#define INTPLL_PBIAS_CTRL_EN_MASK	BIT(17)
> +#define INTPLL_AFCINIT_SEL_MASK		BIT(16)
> +#define INTPLL_FSEL_MASK		BIT(14)
> +#define INTPLL_FEED_EN_MASK		BIT(13)
> +#define INTPLL_EXTAFC_MASK		GENMASK(7, 3)
> +#define INTPLL_AFC_EN_MASK		BIT(2)
> +#define INTPLL_ICP_MASK			GENMASK(1, 0)
> +
> +#endif
> diff --git a/arch/arm/mach-imx/imx8m/Makefile
> b/arch/arm/mach-imx/imx8m/Makefile index 42a1544c6b..92184f3135 100644
> --- a/arch/arm/mach-imx/imx8m/Makefile
> +++ b/arch/arm/mach-imx/imx8m/Makefile
> @@ -5,3 +5,4 @@
>  obj-y += lowlevel_init.o
>  obj-y += clock_slice.o soc.o
>  obj-$(CONFIG_IMX8MQ) += clock_imx8mq.o
> +obj-$(CONFIG_IMX8MM) += clock_imx8mm.o
> diff --git a/arch/arm/mach-imx/imx8m/clock_imx8mm.c
> b/arch/arm/mach-imx/imx8m/clock_imx8mm.c new file mode 100644
> index 0000000000..07399023d5
> --- /dev/null
> +++ b/arch/arm/mach-imx/imx8m/clock_imx8mm.c
> @@ -0,0 +1,699 @@
> +// SPDX-License-Identifier: GPL-2.0+
> +/*
> + * Copyright 2018-2019 NXP
> + *
> + * Peng Fan <peng.fan@nxp.com>
> + */
> +
> +#include <common.h>
> +#include <asm/arch/clock.h>
> +#include <asm/arch/imx-regs.h>
> +#include <asm/arch/sys_proto.h>
> +#include <asm/io.h>
> +#include <clk.h>
> +#include <clk-uclass.h>
> +#include <dt-bindings/clock/imx8mm-clock.h>
> +#include <div64.h>
> +#include <errno.h>
> +
> +DECLARE_GLOBAL_DATA_PTR;
> +
> +static struct anamix_pll *ana_pll = (struct anamix_pll
> *)ANATOP_BASE_ADDR; +
> +void enable_ocotp_clk(unsigned char enable)
> +{
> +	clock_enable(CCGR_OCOTP, !!enable);
> +}
> +
> +int enable_i2c_clk(unsigned char enable, unsigned int i2c_num)
> +{
> +	/* 0 - 3 is valid i2c num */
> +	if (i2c_num > 3)
> +		return -EINVAL;
> +
> +	clock_enable(CCGR_I2C1 + i2c_num, !!enable);
> +

This is exactly what we want to remove from the legacy U-Boot code base
- the i2c_num index.

First of all this function is a generic one and shall be excluded, not
copied (similar instanced of it you will find for: mx53, mx6, mx7 and
even mx8). 


BUT most of all the problem is with DTS/DM adoption. To operate it
correctly you need the index (i2c_num), which is not present in the DTS
description.

Instead, you have the udevice, which doesn't need and shouldn't have
this information.

By introducing this code you also introduce a hack to convert the I2C
controller base address to index, which is wrong. Moreover, the alias
doesn't help here as it may be different from the controller (as
described here: https://patchwork.ozlabs.org/patch/1019855/).

I had similar problem with eMMC driver (the above link). The only way
to do it correctly was to port CCF. And that _was_ the motivation to
port it.


Considering the above - I'm against for adding this code for new SoCs.

NAK.

> +	return 0;
> +}
> +
> +void init_uart_clk(u32 index)
> +{
> +	/*
> +	 * set uart clock root
> +	 * 24M OSC
> +	 */
> +	switch (index) {
> +	case 0:
> +		clock_enable(CCGR_UART1, 0);
> +		clock_set_target_val(UART1_CLK_ROOT, CLK_ROOT_ON |
> +				     CLK_ROOT_SOURCE_SEL(0));
> +		clock_enable(CCGR_UART1, 1);
> +		return;
> +	case 1:
> +		clock_enable(CCGR_UART2, 0);
> +		clock_set_target_val(UART2_CLK_ROOT, CLK_ROOT_ON |
> +				     CLK_ROOT_SOURCE_SEL(0));
> +		clock_enable(CCGR_UART2, 1);
> +		return;
> +	case 2:
> +		clock_enable(CCGR_UART3, 0);
> +		clock_set_target_val(UART3_CLK_ROOT, CLK_ROOT_ON |
> +				     CLK_ROOT_SOURCE_SEL(0));
> +		clock_enable(CCGR_UART3, 1);
> +		return;
> +	case 3:
> +		clock_enable(CCGR_UART4, 0);
> +		clock_set_target_val(UART4_CLK_ROOT, CLK_ROOT_ON |
> +				     CLK_ROOT_SOURCE_SEL(0));
> +		clock_enable(CCGR_UART4, 1);
> +		return;
> +	default:
> +		printf("Invalid uart index\n");
> +		return;
> +	}
> +}
> +
> +void init_clk_usdhc(u32 index)
> +{
> +	/*
> +	 * set usdhc clock root
> +	 * sys pll1 400M
> +	 */
> +	switch (index) {
> +	case 0:
> +		clock_enable(CCGR_USDHC1, 0);
> +		clock_set_target_val(USDHC1_CLK_ROOT, CLK_ROOT_ON |
> +				     CLK_ROOT_SOURCE_SEL(1) |
> +
> CLK_ROOT_POST_DIV(CLK_ROOT_POST_DIV2));
> +		clock_enable(CCGR_USDHC1, 1);
> +		return;
> +	case 1:
> +		clock_enable(CCGR_USDHC2, 0);
> +		clock_set_target_val(USDHC2_CLK_ROOT, CLK_ROOT_ON |
> +				     CLK_ROOT_SOURCE_SEL(1) |
> +
> CLK_ROOT_POST_DIV(CLK_ROOT_POST_DIV2));
> +		clock_enable(CCGR_USDHC2, 1);
> +		return;
> +	case 2:
> +		clock_enable(CCGR_USDHC3, 0);
> +		clock_set_target_val(USDHC3_CLK_ROOT, CLK_ROOT_ON |
> +				     CLK_ROOT_SOURCE_SEL(1) |
> +
> CLK_ROOT_POST_DIV(CLK_ROOT_POST_DIV2));
> +		clock_enable(CCGR_USDHC3, 1);
> +		return;
> +	default:
> +		printf("Invalid usdhc index\n");
> +		return;
> +	}
> +}
> +
> +void init_wdog_clk(void)
> +{
> +	clock_enable(CCGR_WDOG1, 0);
> +	clock_enable(CCGR_WDOG2, 0);
> +	clock_enable(CCGR_WDOG3, 0);
> +	clock_set_target_val(WDOG_CLK_ROOT, CLK_ROOT_ON |
> +			     CLK_ROOT_SOURCE_SEL(0));
> +	clock_enable(CCGR_WDOG1, 1);
> +	clock_enable(CCGR_WDOG2, 1);
> +	clock_enable(CCGR_WDOG3, 1);
> +}
> +
> +int clock_init(void)
> +{
> +	u32 val_cfg0;
> +
> +	/*
> +	 * The gate is not exported to clk tree, so configure them
> here.
> +	 * According to ANAMIX SPEC
> +	 * sys pll1 fixed at 800MHz
> +	 * sys pll2 fixed at 1GHz
> +	 * Here we only enable the outputs.
> +	 */
> +	val_cfg0 = readl(&ana_pll->sys_pll1_gnrl_ctl);
> +	val_cfg0 |= INTPLL_CLKE_MASK | INTPLL_DIV2_CLKE_MASK |
> +		INTPLL_DIV3_CLKE_MASK | INTPLL_DIV4_CLKE_MASK |
> +		INTPLL_DIV5_CLKE_MASK | INTPLL_DIV6_CLKE_MASK |
> +		INTPLL_DIV8_CLKE_MASK | INTPLL_DIV10_CLKE_MASK |
> +		INTPLL_DIV20_CLKE_MASK;
> +	writel(val_cfg0, &ana_pll->sys_pll1_gnrl_ctl);
> +
> +	val_cfg0 = readl(&ana_pll->sys_pll2_gnrl_ctl);
> +	val_cfg0 |= INTPLL_CLKE_MASK | INTPLL_DIV2_CLKE_MASK |
> +		INTPLL_DIV3_CLKE_MASK | INTPLL_DIV4_CLKE_MASK |
> +		INTPLL_DIV5_CLKE_MASK | INTPLL_DIV6_CLKE_MASK |
> +		INTPLL_DIV8_CLKE_MASK | INTPLL_DIV10_CLKE_MASK |
> +		INTPLL_DIV20_CLKE_MASK;
> +	writel(val_cfg0, &ana_pll->sys_pll2_gnrl_ctl);
> +
> +	intpll_configure(ANATOP_SYSTEM_PLL3, MHZ(750));
> +	clock_set_target_val(NOC_CLK_ROOT,
> +			     CLK_ROOT_ON | CLK_ROOT_SOURCE_SEL(2));
> +
> +	/* config GIC to sys_pll2_100m */
> +	clock_enable(CCGR_GIC, 0);
> +	clock_set_target_val(GIC_CLK_ROOT, CLK_ROOT_ON |
> +			     CLK_ROOT_SOURCE_SEL(3));
> +	clock_enable(CCGR_GIC, 1);
> +
> +	clock_set_target_val(NAND_USDHC_BUS_CLK_ROOT, CLK_ROOT_ON |
> +			     CLK_ROOT_SOURCE_SEL(1));
> +
> +	clock_enable(CCGR_DDR1, 0);
> +	clock_set_target_val(DRAM_ALT_CLK_ROOT, CLK_ROOT_ON |
> +			     CLK_ROOT_SOURCE_SEL(1));
> +	clock_set_target_val(DRAM_APB_CLK_ROOT, CLK_ROOT_ON |
> +			     CLK_ROOT_SOURCE_SEL(1));
> +	clock_enable(CCGR_DDR1, 1);
> +
> +	init_wdog_clk();
> +
> +	clock_enable(CCGR_TEMP_SENSOR, 1);
> +
> +	clock_enable(CCGR_SEC_DEBUG, 1);
> +
> +	return 0;
> +}
> +
> +u32 decode_intpll(enum clk_root_src intpll)
> +{
> +	u32 pll_gnrl_ctl, pll_div_ctl, pll_clke_mask;
> +	u32 main_div, pre_div, post_div, div;
> +	u64 freq;
> +
> +	switch (intpll) {
> +	case ARM_PLL_CLK:
> +		pll_gnrl_ctl = readl(&ana_pll->arm_pll_gnrl_ctl);
> +		pll_div_ctl = readl(&ana_pll->arm_pll_div_ctl);
> +		break;
> +	case GPU_PLL_CLK:
> +		pll_gnrl_ctl = readl(&ana_pll->gpu_pll_gnrl_ctl);
> +		pll_div_ctl = readl(&ana_pll->gpu_pll_div_ctl);
> +		break;
> +	case VPU_PLL_CLK:
> +		pll_gnrl_ctl = readl(&ana_pll->vpu_pll_gnrl_ctl);
> +		pll_div_ctl = readl(&ana_pll->vpu_pll_div_ctl);
> +		break;
> +	case SYSTEM_PLL1_800M_CLK:
> +	case SYSTEM_PLL1_400M_CLK:
> +	case SYSTEM_PLL1_266M_CLK:
> +	case SYSTEM_PLL1_200M_CLK:
> +	case SYSTEM_PLL1_160M_CLK:
> +	case SYSTEM_PLL1_133M_CLK:
> +	case SYSTEM_PLL1_100M_CLK:
> +	case SYSTEM_PLL1_80M_CLK:
> +	case SYSTEM_PLL1_40M_CLK:
> +		pll_gnrl_ctl = readl(&ana_pll->sys_pll1_gnrl_ctl);
> +		pll_div_ctl = readl(&ana_pll->sys_pll1_div_ctl);
> +		break;
> +	case SYSTEM_PLL2_1000M_CLK:
> +	case SYSTEM_PLL2_500M_CLK:
> +	case SYSTEM_PLL2_333M_CLK:
> +	case SYSTEM_PLL2_250M_CLK:
> +	case SYSTEM_PLL2_200M_CLK:
> +	case SYSTEM_PLL2_166M_CLK:
> +	case SYSTEM_PLL2_125M_CLK:
> +	case SYSTEM_PLL2_100M_CLK:
> +	case SYSTEM_PLL2_50M_CLK:
> +		pll_gnrl_ctl = readl(&ana_pll->sys_pll2_gnrl_ctl);
> +		pll_div_ctl = readl(&ana_pll->sys_pll2_div_ctl);
> +		break;
> +	case SYSTEM_PLL3_CLK:
> +		pll_gnrl_ctl = readl(&ana_pll->sys_pll3_gnrl_ctl);
> +		pll_div_ctl = readl(&ana_pll->sys_pll3_div_ctl);
> +		break;
> +	default:
> +		return -EINVAL;
> +	}
> +
> +	/* Only support SYS_XTAL 24M, PAD_CLK not take into
> consideration */
> +	if ((pll_gnrl_ctl & INTPLL_REF_CLK_SEL_MASK) != 0)
> +		return 0;
> +
> +	if ((pll_gnrl_ctl & INTPLL_RST_MASK) == 0)
> +		return 0;
> +
> +	/*
> +	 * When BYPASS is equal to 1, PLL enters the bypass mode
> +	 * regardless of the values of RESETB
> +	 */
> +	if (pll_gnrl_ctl & INTPLL_BYPASS_MASK)
> +		return 24000000u;
> +
> +	if (!(pll_gnrl_ctl & INTPLL_LOCK_MASK)) {
> +		puts("pll not locked\n");
> +		return 0;
> +	}
> +
> +	switch (intpll) {
> +	case ARM_PLL_CLK:
> +	case GPU_PLL_CLK:
> +	case VPU_PLL_CLK:
> +	case SYSTEM_PLL3_CLK:
> +	case SYSTEM_PLL1_800M_CLK:
> +	case SYSTEM_PLL2_1000M_CLK:
> +		pll_clke_mask = INTPLL_CLKE_MASK;
> +		div = 1;
> +		break;
> +
> +	case SYSTEM_PLL1_400M_CLK:
> +	case SYSTEM_PLL2_500M_CLK:
> +		pll_clke_mask = INTPLL_DIV2_CLKE_MASK;
> +		div = 2;
> +		break;
> +
> +	case SYSTEM_PLL1_266M_CLK:
> +	case SYSTEM_PLL2_333M_CLK:
> +		pll_clke_mask = INTPLL_DIV3_CLKE_MASK;
> +		div = 3;
> +		break;
> +
> +	case SYSTEM_PLL1_200M_CLK:
> +	case SYSTEM_PLL2_250M_CLK:
> +		pll_clke_mask = INTPLL_DIV4_CLKE_MASK;
> +		div = 4;
> +		break;
> +
> +	case SYSTEM_PLL1_160M_CLK:
> +	case SYSTEM_PLL2_200M_CLK:
> +		pll_clke_mask = INTPLL_DIV5_CLKE_MASK;
> +		div = 5;
> +		break;
> +
> +	case SYSTEM_PLL1_133M_CLK:
> +	case SYSTEM_PLL2_166M_CLK:
> +		pll_clke_mask = INTPLL_DIV6_CLKE_MASK;
> +		div = 6;
> +		break;
> +
> +	case SYSTEM_PLL1_100M_CLK:
> +	case SYSTEM_PLL2_125M_CLK:
> +		pll_clke_mask = INTPLL_DIV8_CLKE_MASK;
> +		div = 8;
> +		break;
> +
> +	case SYSTEM_PLL1_80M_CLK:
> +	case SYSTEM_PLL2_100M_CLK:
> +		pll_clke_mask = INTPLL_DIV10_CLKE_MASK;
> +		div = 10;
> +		break;
> +
> +	case SYSTEM_PLL1_40M_CLK:
> +	case SYSTEM_PLL2_50M_CLK:
> +		pll_clke_mask = INTPLL_DIV20_CLKE_MASK;
> +		div = 20;
> +		break;
> +	default:
> +		return -EINVAL;
> +	}
> +
> +	if ((pll_gnrl_ctl & pll_clke_mask) == 0)
> +		return 0;
> +
> +	main_div = (pll_div_ctl & INTPLL_MAIN_DIV_MASK) >>
> +		INTPLL_MAIN_DIV_SHIFT;
> +	pre_div = (pll_div_ctl & INTPLL_PRE_DIV_MASK) >>
> +		INTPLL_PRE_DIV_SHIFT;
> +	post_div = (pll_div_ctl & INTPLL_POST_DIV_MASK) >>
> +		INTPLL_POST_DIV_SHIFT;
> +
> +	/* FFVCO = (m * FFIN) / p, FFOUT = (m * FFIN) / (p * 2^s) */
> +	freq = 24000000ULL * main_div;
> +	return lldiv(freq, pre_div * (1 << post_div) * div);
> +}
> +
> +u32 decode_fracpll(enum clk_root_src frac_pll)
> +{
> +	u32 pll_gnrl_ctl, pll_fdiv_ctl0, pll_fdiv_ctl1;
> +	u32 main_div, pre_div, post_div, k;
> +
> +	switch (frac_pll) {
> +	case DRAM_PLL1_CLK:
> +		pll_gnrl_ctl = readl(&ana_pll->dram_pll_gnrl_ctl);
> +		pll_fdiv_ctl0 = readl(&ana_pll->dram_pll_fdiv_ctl0);
> +		pll_fdiv_ctl1 = readl(&ana_pll->dram_pll_fdiv_ctl1);
> +		break;
> +	case AUDIO_PLL1_CLK:
> +		pll_gnrl_ctl = readl(&ana_pll->audio_pll1_gnrl_ctl);
> +		pll_fdiv_ctl0 =
> readl(&ana_pll->audio_pll1_fdiv_ctl0);
> +		pll_fdiv_ctl1 =
> readl(&ana_pll->audio_pll1_fdiv_ctl1);
> +		break;
> +	case AUDIO_PLL2_CLK:
> +		pll_gnrl_ctl = readl(&ana_pll->audio_pll2_gnrl_ctl);
> +		pll_fdiv_ctl0 =
> readl(&ana_pll->audio_pll2_fdiv_ctl0);
> +		pll_fdiv_ctl1 =
> readl(&ana_pll->audio_pll2_fdiv_ctl1);
> +		break;
> +	case VIDEO_PLL_CLK:
> +		pll_gnrl_ctl = readl(&ana_pll->video_pll1_gnrl_ctl);
> +		pll_fdiv_ctl0 =
> readl(&ana_pll->video_pll1_fdiv_ctl0);
> +		pll_fdiv_ctl1 =
> readl(&ana_pll->video_pll1_fdiv_ctl1);
> +		break;
> +	default:
> +		printf("Not supported\n");
> +		return 0;
> +	}
> +
> +	/* Only support SYS_XTAL 24M, PAD_CLK not take into
> consideration */
> +	if ((pll_gnrl_ctl & INTPLL_REF_CLK_SEL_MASK) != 0)
> +		return 0;
> +
> +	if ((pll_gnrl_ctl & INTPLL_RST_MASK) == 0)
> +		return 0;
> +	/*
> +	 * When BYPASS is equal to 1, PLL enters the bypass mode
> +	 * regardless of the values of RESETB
> +	 */
> +	if (pll_gnrl_ctl & INTPLL_BYPASS_MASK)
> +		return 24000000u;
> +
> +	if (!(pll_gnrl_ctl & INTPLL_LOCK_MASK)) {
> +		puts("pll not locked\n");
> +		return 0;
> +	}
> +
> +	if (!(pll_gnrl_ctl & INTPLL_CLKE_MASK))
> +		return 0;
> +
> +	main_div = (pll_fdiv_ctl0 & INTPLL_MAIN_DIV_MASK) >>
> +		INTPLL_MAIN_DIV_SHIFT;
> +	pre_div = (pll_fdiv_ctl0 & INTPLL_PRE_DIV_MASK) >>
> +		INTPLL_PRE_DIV_SHIFT;
> +	post_div = (pll_fdiv_ctl0 & INTPLL_POST_DIV_MASK) >>
> +		INTPLL_POST_DIV_SHIFT;
> +
> +	k = pll_fdiv_ctl1 & GENMASK(15, 0);
> +
> +	/*
> +	 * FFOUT = ((m + k / 65536) * FFIN) / (p * 2^s),
> +	 * 1 ≤ p ≤ 63, 64 ≤ m ≤ 1023, 0 ≤ s ≤ 6
> +	 */
> +	return lldiv((main_div * 65536 + k) * 24000000ULL,
> +		     65536 * pre_div * (1 << post_div));
> +}
> +
> +static struct imx_int_pll_rate_table imx8mm_fracpll_tbl[] = {
> +	PLL_1443X_RATE(800000000U, 300, 9, 0, 0),
> +	PLL_1443X_RATE(750000000U, 250, 8, 0, 0),
> +	PLL_1443X_RATE(650000000U, 325, 3, 2, 0),
> +	PLL_1443X_RATE(600000000U, 300, 3, 2, 0),
> +	PLL_1443X_RATE(594000000U, 99, 1, 2, 0),
> +	PLL_1443X_RATE(400000000U, 300, 9, 1, 0),
> +	PLL_1443X_RATE(266666667U, 400, 9, 2, 0),
> +	PLL_1443X_RATE(167000000U, 334, 3, 4, 0),
> +	PLL_1443X_RATE(100000000U, 300, 9, 3, 0),
> +};
> +
> +int fracpll_configure(enum pll_clocks pll, u32 freq)
> +{
> +	int i;
> +	u32 tmp, div_val;
> +	void *pll_base;
> +	struct imx_int_pll_rate_table *rate;
> +
> +	for (i = 0; i < ARRAY_SIZE(imx8mm_fracpll_tbl); i++) {
> +		if (freq == imx8mm_fracpll_tbl[i].rate)
> +			break;
> +	}
> +
> +	if (i == ARRAY_SIZE(imx8mm_fracpll_tbl)) {
> +		printf("No matched freq table %u\n", freq);
> +		return -EINVAL;
> +	}
> +
> +	rate = &imx8mm_fracpll_tbl[i];
> +
> +	switch (pll) {
> +	case ANATOP_DRAM_PLL:
> +		setbits_le32(GPC_BASE_ADDR + 0xEC, 1 << 7);
> +		setbits_le32(GPC_BASE_ADDR + 0xF8, 1 << 5);
> +		writel(SRC_DDR1_ENABLE_MASK, SRC_BASE_ADDR + 0x1004);
> +
> +		pll_base = &ana_pll->dram_pll_gnrl_ctl;
> +		break;
> +	case ANATOP_VIDEO_PLL:
> +		pll_base = &ana_pll->video_pll1_gnrl_ctl;
> +		break;
> +	default:
> +		return 0;
> +	}
> +	/* Bypass clock and set lock to pll output lock */
> +	tmp = readl(pll_base);
> +	tmp |= BYPASS_MASK;
> +	writel(tmp, pll_base);
> +
> +	/* Enable RST */
> +	tmp &= ~RST_MASK;
> +	writel(tmp, pll_base);
> +
> +	div_val = (rate->mdiv << MDIV_SHIFT) | (rate->pdiv <<
> PDIV_SHIFT) |
> +		(rate->sdiv << SDIV_SHIFT);
> +	writel(div_val, pll_base + 4);
> +	writel(rate->kdiv << KDIV_SHIFT, pll_base + 8);
> +
> +	__udelay(100);
> +
> +	/* Disable RST */
> +	tmp |= RST_MASK;
> +	writel(tmp, pll_base);
> +
> +	/* Wait Lock*/
> +	while (!(readl(pll_base) & LOCK_STATUS))
> +		;
> +
> +	/* Bypass */
> +	tmp &= ~BYPASS_MASK;
> +	writel(tmp, pll_base);
> +
> +	return 0;
> +}
> +
> +int intpll_configure(enum pll_clocks pll, ulong freq)
> +{
> +	void __iomem *pll_gnrl_ctl, __iomem *pll_div_ctl;
> +	u32 pll_div_ctl_val, pll_clke_masks;
> +
> +	switch (pll) {
> +	case ANATOP_SYSTEM_PLL1:
> +		pll_gnrl_ctl = &ana_pll->sys_pll1_gnrl_ctl;
> +		pll_div_ctl = &ana_pll->sys_pll1_div_ctl;
> +		pll_clke_masks = INTPLL_DIV20_CLKE_MASK |
> +			INTPLL_DIV10_CLKE_MASK |
> INTPLL_DIV8_CLKE_MASK |
> +			INTPLL_DIV6_CLKE_MASK |
> INTPLL_DIV5_CLKE_MASK |
> +			INTPLL_DIV4_CLKE_MASK |
> INTPLL_DIV3_CLKE_MASK |
> +			INTPLL_DIV2_CLKE_MASK | INTPLL_CLKE_MASK;
> +		break;
> +	case ANATOP_SYSTEM_PLL2:
> +		pll_gnrl_ctl = &ana_pll->sys_pll2_gnrl_ctl;
> +		pll_div_ctl = &ana_pll->sys_pll2_div_ctl;
> +		pll_clke_masks = INTPLL_DIV20_CLKE_MASK |
> +			INTPLL_DIV10_CLKE_MASK |
> INTPLL_DIV8_CLKE_MASK |
> +			INTPLL_DIV6_CLKE_MASK |
> INTPLL_DIV5_CLKE_MASK |
> +			INTPLL_DIV4_CLKE_MASK |
> INTPLL_DIV3_CLKE_MASK |
> +			INTPLL_DIV2_CLKE_MASK | INTPLL_CLKE_MASK;
> +		break;
> +	case ANATOP_SYSTEM_PLL3:
> +		pll_gnrl_ctl = &ana_pll->sys_pll3_gnrl_ctl;
> +		pll_div_ctl = &ana_pll->sys_pll3_div_ctl;
> +		pll_clke_masks = INTPLL_CLKE_MASK;
> +		break;
> +	case ANATOP_ARM_PLL:
> +		pll_gnrl_ctl = &ana_pll->arm_pll_gnrl_ctl;
> +		pll_div_ctl = &ana_pll->arm_pll_div_ctl;
> +		pll_clke_masks = INTPLL_CLKE_MASK;
> +		break;
> +	case ANATOP_GPU_PLL:
> +		pll_gnrl_ctl = &ana_pll->gpu_pll_gnrl_ctl;
> +		pll_div_ctl = &ana_pll->gpu_pll_div_ctl;
> +		pll_clke_masks = INTPLL_CLKE_MASK;
> +		break;
> +	case ANATOP_VPU_PLL:
> +		pll_gnrl_ctl = &ana_pll->vpu_pll_gnrl_ctl;
> +		pll_div_ctl = &ana_pll->vpu_pll_div_ctl;
> +		pll_clke_masks = INTPLL_CLKE_MASK;
> +		break;
> +	default:
> +		return -EINVAL;
> +	};
> +
> +	switch (freq) {
> +	case MHZ(750):
> +		/* 24 * 0xfa / 2 / 2 ^ 2 */
> +		pll_div_ctl_val = INTPLL_MAIN_DIV_VAL(0xfa) |
> +			INTPLL_PRE_DIV_VAL(2) |
> INTPLL_POST_DIV_VAL(2);
> +		break;
> +	case MHZ(800):
> +		/* 24 * 0x190 / 3 / 2 ^ 2 */
> +		pll_div_ctl_val = INTPLL_MAIN_DIV_VAL(0x190) |
> +			INTPLL_PRE_DIV_VAL(3) |
> INTPLL_POST_DIV_VAL(2);
> +		break;
> +	case MHZ(1000):
> +		/* 24 * 0xfa / 3 / 2 ^ 1 */
> +		pll_div_ctl_val = INTPLL_MAIN_DIV_VAL(0xfa) |
> +			INTPLL_PRE_DIV_VAL(3) |
> INTPLL_POST_DIV_VAL(1);
> +		break;
> +	case MHZ(1200):
> +		/* 24 * 0xc8 / 2 / 2 ^ 1 */
> +		pll_div_ctl_val = INTPLL_MAIN_DIV_VAL(0xc8) |
> +			INTPLL_PRE_DIV_VAL(2) |
> INTPLL_POST_DIV_VAL(1);
> +		break;
> +	case MHZ(2000):
> +		/* 24 * 0xfa / 3 / 2 ^ 0 */
> +		pll_div_ctl_val = INTPLL_MAIN_DIV_VAL(0xfa) |
> +			INTPLL_PRE_DIV_VAL(3) |
> INTPLL_POST_DIV_VAL(0);
> +		break;
> +	default:
> +		return -EINVAL;
> +	};
> +	/* Bypass clock and set lock to pll output lock */
> +	setbits_le32(pll_gnrl_ctl, INTPLL_BYPASS_MASK |
> +		     INTPLL_LOCK_SEL_MASK);
> +	/* Enable reset */
> +	clrbits_le32(pll_gnrl_ctl, INTPLL_RST_MASK);
> +	/* Configure */
> +	writel(pll_div_ctl_val, pll_div_ctl);
> +
> +	__udelay(100);
> +
> +	/* Disable reset */
> +	setbits_le32(pll_gnrl_ctl, INTPLL_RST_MASK);
> +	/* Wait Lock */
> +	while (!(readl(pll_gnrl_ctl) & INTPLL_LOCK_MASK))
> +		;
> +	/* Clear bypass */
> +	clrbits_le32(pll_gnrl_ctl, INTPLL_BYPASS_MASK);
> +	setbits_le32(pll_gnrl_ctl, pll_clke_masks);
> +
> +	return 0;
> +}
> +
> +u32 get_root_src_clk(enum clk_root_src root_src)
> +{
> +	switch (root_src) {
> +	case OSC_24M_CLK:
> +		return 24000000u;
> +	case OSC_HDMI_CLK:
> +		return 26000000u;
> +	case OSC_32K_CLK:
> +		return 32000u;
> +	case ARM_PLL_CLK:
> +	case GPU_PLL_CLK:
> +	case VPU_PLL_CLK:
> +	case SYSTEM_PLL1_800M_CLK:
> +	case SYSTEM_PLL1_400M_CLK:
> +	case SYSTEM_PLL1_266M_CLK:
> +	case SYSTEM_PLL1_200M_CLK:
> +	case SYSTEM_PLL1_160M_CLK:
> +	case SYSTEM_PLL1_133M_CLK:
> +	case SYSTEM_PLL1_100M_CLK:
> +	case SYSTEM_PLL1_80M_CLK:
> +	case SYSTEM_PLL1_40M_CLK:
> +	case SYSTEM_PLL2_1000M_CLK:
> +	case SYSTEM_PLL2_500M_CLK:
> +	case SYSTEM_PLL2_333M_CLK:
> +	case SYSTEM_PLL2_250M_CLK:
> +	case SYSTEM_PLL2_200M_CLK:
> +	case SYSTEM_PLL2_166M_CLK:
> +	case SYSTEM_PLL2_125M_CLK:
> +	case SYSTEM_PLL2_100M_CLK:
> +	case SYSTEM_PLL2_50M_CLK:
> +	case SYSTEM_PLL3_CLK:
> +		return decode_intpll(root_src);
> +	default:
> +		return 0;
> +	}
> +
> +	return 0;
> +}
> +
> +u32 get_root_clk(enum clk_root_index clock_id)
> +{
> +	enum clk_root_src root_src;
> +	u32 post_podf, pre_podf, root_src_clk;
> +
> +	if (clock_root_enabled(clock_id) <= 0)
> +		return 0;
> +
> +	if (clock_get_prediv(clock_id, &pre_podf) < 0)
> +		return 0;
> +
> +	if (clock_get_postdiv(clock_id, &post_podf) < 0)
> +		return 0;
> +
> +	if (clock_get_src(clock_id, &root_src) < 0)
> +		return 0;
> +
> +	root_src_clk = get_root_src_clk(root_src);
> +
> +	return root_src_clk / (post_podf + 1) / (pre_podf + 1);
> +}
> +
> +u32 mxc_get_clock(enum mxc_clock clk)
> +{
> +	switch (clk) {
> +	case MXC_ARM_CLK:
> +		return get_root_clk(ARM_A53_CLK_ROOT);
> +	default:
> +		printf("Unsupported mxc_clock %d\n", clk);
> +		break;
> +	}
> +
> +	return 0;
> +}
> +
> +u32 imx_get_uartclk(void)
> +{
> +	return get_root_clk(UART1_CLK_ROOT);
> +}
> +
> +#ifdef CONFIG_SPL_BUILD
> +void dram_pll_init(ulong pll_val)
> +{
> +	fracpll_configure(ANATOP_DRAM_PLL, pll_val);
> +}
> +
> +static struct dram_bypass_clk_setting imx8mm_dram_bypass_tbl[] = {
> +	DRAM_BYPASS_ROOT_CONFIG(MHZ(100), 2, CLK_ROOT_PRE_DIV1, 2,
> +				CLK_ROOT_PRE_DIV2),
> +	DRAM_BYPASS_ROOT_CONFIG(MHZ(250), 3, CLK_ROOT_PRE_DIV2, 2,
> +				CLK_ROOT_PRE_DIV2),
> +	DRAM_BYPASS_ROOT_CONFIG(MHZ(400), 1, CLK_ROOT_PRE_DIV2, 3,
> +				CLK_ROOT_PRE_DIV2),
> +};
> +
> +void dram_enable_bypass(ulong clk_val)
> +{
> +	int i;
> +	struct dram_bypass_clk_setting *config;
> +
> +	for (i = 0; i < ARRAY_SIZE(imx8mm_dram_bypass_tbl); i++) {
> +		if (clk_val == imx8mm_dram_bypass_tbl[i].clk)
> +			break;
> +	}
> +
> +	if (i == ARRAY_SIZE(imx8mm_dram_bypass_tbl)) {
> +		printf("No matched freq table %lu\n", clk_val);
> +		return;
> +	}
> +
> +	config = &imx8mm_dram_bypass_tbl[i];
> +
> +	clock_set_target_val(DRAM_ALT_CLK_ROOT, CLK_ROOT_ON |
> +
> CLK_ROOT_SOURCE_SEL(config->alt_root_sel) |
> +			     CLK_ROOT_PRE_DIV(config->alt_pre_div));
> +	clock_set_target_val(DRAM_APB_CLK_ROOT, CLK_ROOT_ON |
> +
> CLK_ROOT_SOURCE_SEL(config->apb_root_sel) |
> +			     CLK_ROOT_PRE_DIV(config->apb_pre_div));
> +	clock_set_target_val(DRAM_SEL_CFG, CLK_ROOT_ON |
> +			     CLK_ROOT_SOURCE_SEL(1));
> +}
> +
> +void dram_disable_bypass(void)
> +{
> +	clock_set_target_val(DRAM_SEL_CFG, CLK_ROOT_ON |
> +			     CLK_ROOT_SOURCE_SEL(0));
> +	clock_set_target_val(DRAM_APB_CLK_ROOT, CLK_ROOT_ON |
> +			     CLK_ROOT_SOURCE_SEL(4) |
> +			     CLK_ROOT_PRE_DIV(CLK_ROOT_PRE_DIV5));
> +}
> +#endif
> +
> diff --git a/arch/arm/mach-imx/imx8m/clock_imx8mq.c
> b/arch/arm/mach-imx/imx8m/clock_imx8mq.c index feecdb50f6..9cfac911e3
> 100644 --- a/arch/arm/mach-imx/imx8m/clock_imx8mq.c
> +++ b/arch/arm/mach-imx/imx8m/clock_imx8mq.c
> @@ -282,7 +282,7 @@ static u32 get_root_src_clk(enum clk_root_src
> root_src) return 0;
>  }
>  
> -static u32 get_root_clk(enum clk_root_index clock_id)
> +u32 get_root_clk(enum clk_root_index clock_id)
>  {
>  	enum clk_root_src root_src;
>  	u32 post_podf, pre_podf, root_src_clk;
> diff --git a/arch/arm/mach-imx/imx8m/clock_slice.c
> b/arch/arm/mach-imx/imx8m/clock_slice.c index 1a67c626f1..dc2a018e00
> 100644 --- a/arch/arm/mach-imx/imx8m/clock_slice.c
> +++ b/arch/arm/mach-imx/imx8m/clock_slice.c
> @@ -13,6 +13,7 @@
>  
>  static struct ccm_reg *ccm_reg = (struct ccm_reg *)CCM_BASE_ADDR;
>  
> +#ifdef CONFIG_IMX8MQ
>  static struct clk_root_map root_array[] = {
>  	{ARM_A53_CLK_ROOT, CORE_CLOCK_SLICE, 0,
>  	 {OSC_25M_CLK, ARM_PLL_CLK, SYSTEM_PLL2_500M_CLK,
> @@ -474,6 +475,466 @@ static struct clk_root_map root_array[] = {
>  	 {DRAM_PLL1_CLK}
>  	},
>  };
> +#elif defined(CONFIG_IMX8MM)
> +static struct clk_root_map root_array[] = {
> +	{ARM_A53_CLK_ROOT, CORE_CLOCK_SLICE, 0,
> +	 {OSC_24M_CLK, ARM_PLL_CLK, SYSTEM_PLL2_500M_CLK,
> +	  SYSTEM_PLL2_1000M_CLK, SYSTEM_PLL1_800M_CLK,
> +	  SYSTEM_PLL1_400M_CLK, AUDIO_PLL1_CLK, SYSTEM_PLL3_CLK}
> +	},
> +	{ARM_M4_CLK_ROOT, CORE_CLOCK_SLICE, 1,
> +	 {OSC_24M_CLK, SYSTEM_PLL2_200M_CLK, SYSTEM_PLL2_250M_CLK,
> +	  SYSTEM_PLL1_266M_CLK, SYSTEM_PLL1_800M_CLK,
> +	  AUDIO_PLL1_CLK, VIDEO_PLL_CLK, SYSTEM_PLL3_CLK}
> +	},
> +	{VPU_A53_CLK_ROOT, CORE_CLOCK_SLICE, 2,
> +	 {OSC_24M_CLK, ARM_PLL_CLK, SYSTEM_PLL2_500M_CLK,
> +	  SYSTEM_PLL2_1000M_CLK, SYSTEM_PLL1_800M_CLK,
> +	  SYSTEM_PLL1_400M_CLK, AUDIO_PLL1_CLK, VPU_PLL_CLK}
> +	},
> +	{GPU3D_CLK_ROOT, CORE_CLOCK_SLICE, 3,
> +	 {OSC_24M_CLK, GPU_PLL_CLK, SYSTEM_PLL1_800M_CLK,
> +	  SYSTEM_PLL3_CLK, SYSTEM_PLL2_1000M_CLK,
> +	  AUDIO_PLL1_CLK, VIDEO_PLL_CLK, AUDIO_PLL2_CLK}
> +	},
> +	{GPU2D_CLK_ROOT, CORE_CLOCK_SLICE, 4,
> +	 {OSC_24M_CLK, GPU_PLL_CLK, SYSTEM_PLL1_800M_CLK,
> +	  SYSTEM_PLL3_CLK, SYSTEM_PLL2_1000M_CLK,
> +	  AUDIO_PLL1_CLK, VIDEO_PLL_CLK, AUDIO_PLL2_CLK}
> +	},
> +	{MAIN_AXI_CLK_ROOT, BUS_CLOCK_SLICE, 0,
> +	 {OSC_24M_CLK, SYSTEM_PLL2_333M_CLK, SYSTEM_PLL1_800M_CLK,
> +	  SYSTEM_PLL2_250M_CLK, SYSTEM_PLL2_1000M_CLK,
> +	  AUDIO_PLL1_CLK, VIDEO_PLL_CLK, SYSTEM_PLL1_100M_CLK}
> +	},
> +	{ENET_AXI_CLK_ROOT, BUS_CLOCK_SLICE, 1,
> +	 {OSC_24M_CLK, SYSTEM_PLL1_266M_CLK, SYSTEM_PLL1_800M_CLK,
> +	  SYSTEM_PLL2_250M_CLK, SYSTEM_PLL2_200M_CLK,
> +	  AUDIO_PLL1_CLK, VIDEO_PLL_CLK, SYSTEM_PLL3_CLK}
> +	},
> +	{NAND_USDHC_BUS_CLK_ROOT, BUS_CLOCK_SLICE, 2,
> +	 {OSC_24M_CLK, SYSTEM_PLL1_266M_CLK, SYSTEM_PLL1_800M_CLK,
> +	  SYSTEM_PLL2_200M_CLK, SYSTEM_PLL1_133M_CLK,
> +	  SYSTEM_PLL3_CLK, SYSTEM_PLL2_250M_CLK, AUDIO_PLL1_CLK}
> +	},
> +	{VPU_BUS_CLK_ROOT, BUS_CLOCK_SLICE, 3,
> +	 {OSC_24M_CLK, SYSTEM_PLL1_800M_CLK, VPU_PLL_CLK,
> +	  AUDIO_PLL2_CLK, SYSTEM_PLL3_CLK, SYSTEM_PLL2_1000M_CLK,
> +	  SYSTEM_PLL2_200M_CLK, SYSTEM_PLL1_100M_CLK}
> +	},
> +	{DISPLAY_AXI_CLK_ROOT, BUS_CLOCK_SLICE, 4,
> +	 {OSC_24M_CLK, SYSTEM_PLL2_1000M_CLK, SYSTEM_PLL1_800M_CLK,
> +	  SYSTEM_PLL3_CLK, SYSTEM_PLL1_40M_CLK, AUDIO_PLL2_CLK,
> +	  EXT_CLK_1, EXT_CLK_4}
> +	},
> +	{DISPLAY_APB_CLK_ROOT, BUS_CLOCK_SLICE, 5,
> +	 {OSC_24M_CLK, SYSTEM_PLL2_125M_CLK, SYSTEM_PLL1_800M_CLK,
> +	  SYSTEM_PLL3_CLK, SYSTEM_PLL1_40M_CLK, AUDIO_PLL2_CLK,
> +	  EXT_CLK_1, EXT_CLK_3}
> +	},
> +	{DISPLAY_RTRM_CLK_ROOT, BUS_CLOCK_SLICE, 6,
> +	 {OSC_24M_CLK, SYSTEM_PLL1_800M_CLK, SYSTEM_PLL2_200M_CLK,
> +	  SYSTEM_PLL2_1000M_CLK, AUDIO_PLL1_CLK, VIDEO_PLL_CLK,
> +	  EXT_CLK_2, EXT_CLK_3}
> +	},
> +	{USB_BUS_CLK_ROOT, BUS_CLOCK_SLICE, 7,
> +	 {OSC_24M_CLK, SYSTEM_PLL2_500M_CLK, SYSTEM_PLL1_800M_CLK,
> +	  SYSTEM_PLL2_100M_CLK, SYSTEM_PLL2_200M_CLK,
> +	  EXT_CLK_2, EXT_CLK_4, AUDIO_PLL2_CLK}
> +	},
> +	{GPU_AXI_CLK_ROOT, BUS_CLOCK_SLICE, 8,
> +	 {OSC_24M_CLK, SYSTEM_PLL1_800M_CLK, GPU_PLL_CLK,
> +	  SYSTEM_PLL3_CLK, SYSTEM_PLL2_1000M_CLK,
> +	  AUDIO_PLL1_CLK, VIDEO_PLL_CLK, AUDIO_PLL2_CLK}
> +	},
> +	{GPU_AHB_CLK_ROOT, BUS_CLOCK_SLICE, 9,
> +	 {OSC_24M_CLK, SYSTEM_PLL1_800M_CLK, GPU_PLL_CLK,
> +	  SYSTEM_PLL3_CLK, SYSTEM_PLL2_1000M_CLK,
> +	  AUDIO_PLL1_CLK, VIDEO_PLL_CLK, AUDIO_PLL2_CLK}
> +	},
> +	{NOC_CLK_ROOT, BUS_CLOCK_SLICE, 10,
> +	 {OSC_24M_CLK, SYSTEM_PLL1_800M_CLK, SYSTEM_PLL3_CLK,
> +	  SYSTEM_PLL2_1000M_CLK, SYSTEM_PLL2_500M_CLK,
> +	  AUDIO_PLL1_CLK, VIDEO_PLL_CLK, AUDIO_PLL2_CLK}
> +	},
> +	{NOC_APB_CLK_ROOT, BUS_CLOCK_SLICE, 11,
> +	 {OSC_24M_CLK, SYSTEM_PLL1_400M_CLK, SYSTEM_PLL3_CLK,
> +	  SYSTEM_PLL2_333M_CLK, SYSTEM_PLL2_200M_CLK,
> +	  SYSTEM_PLL1_800M_CLK, AUDIO_PLL1_CLK, VIDEO_PLL_CLK}
> +	},
> +	{AHB_CLK_ROOT, AHB_CLOCK_SLICE, 0,
> +	 {OSC_24M_CLK, SYSTEM_PLL1_133M_CLK, SYSTEM_PLL1_800M_CLK,
> +	  SYSTEM_PLL1_400M_CLK, SYSTEM_PLL2_125M_CLK,
> +	  SYSTEM_PLL3_CLK, AUDIO_PLL1_CLK, VIDEO_PLL_CLK}
> +	},
> +	{AUDIO_AHB_CLK_ROOT, AHB_CLOCK_SLICE, 1,
> +	 {OSC_24M_CLK, SYSTEM_PLL2_500M_CLK, SYSTEM_PLL1_800M_CLK,
> +	  SYSTEM_PLL2_1000M_CLK, SYSTEM_PLL2_166M_CLK,
> +	  SYSTEM_PLL3_CLK, AUDIO_PLL1_CLK, VIDEO_PLL_CLK}
> +	},
> +	{MIPI_DSI_ESC_RX_CLK_ROOT, AHB_CLOCK_SLICE, 2,
> +	 {OSC_24M_CLK, SYSTEM_PLL2_100M_CLK, SYSTEM_PLL1_80M_CLK,
> +	  SYSTEM_PLL1_800M_CLK, SYSTEM_PLL2_1000M_CLK,
> +	  SYSTEM_PLL3_CLK, EXT_CLK_3, AUDIO_PLL2_CLK}
> +	},
> +	{DRAM_ALT_CLK_ROOT, IP_CLOCK_SLICE, 0,
> +	 {OSC_24M_CLK, SYSTEM_PLL1_800M_CLK, SYSTEM_PLL1_100M_CLK,
> +	  SYSTEM_PLL2_500M_CLK, SYSTEM_PLL2_1000M_CLK,
> +	  SYSTEM_PLL3_CLK, AUDIO_PLL1_CLK, SYSTEM_PLL1_266M_CLK}
> +	},
> +	{DRAM_APB_CLK_ROOT, IP_CLOCK_SLICE, 1,
> +	 {OSC_24M_CLK, SYSTEM_PLL2_200M_CLK, SYSTEM_PLL1_40M_CLK,
> +	  SYSTEM_PLL1_160M_CLK, SYSTEM_PLL1_800M_CLK,
> +	  SYSTEM_PLL3_CLK, SYSTEM_PLL2_250M_CLK, AUDIO_PLL2_CLK}
> +	},
> +	{VPU_G1_CLK_ROOT, IP_CLOCK_SLICE, 2,
> +	 {OSC_24M_CLK, VPU_PLL_CLK, SYSTEM_PLL1_800M_CLK,
> +	  SYSTEM_PLL2_1000M_CLK, SYSTEM_PLL1_100M_CLK,
> +	  SYSTEM_PLL2_125M_CLK, SYSTEM_PLL3_CLK, AUDIO_PLL1_CLK}
> +	},
> +	{VPU_G2_CLK_ROOT, IP_CLOCK_SLICE, 3,
> +	 {OSC_24M_CLK, VPU_PLL_CLK, SYSTEM_PLL1_800M_CLK,
> +	  SYSTEM_PLL2_1000M_CLK, SYSTEM_PLL1_100M_CLK,
> +	  SYSTEM_PLL2_125M_CLK, SYSTEM_PLL3_CLK, AUDIO_PLL1_CLK}
> +	},
> +	{DISPLAY_DTRC_CLK_ROOT, IP_CLOCK_SLICE, 4,
> +	 {OSC_24M_CLK, VIDEO_PLL2_CLK, SYSTEM_PLL1_800M_CLK,
> +	  SYSTEM_PLL2_1000M_CLK, SYSTEM_PLL1_160M_CLK,
> +	  VIDEO_PLL_CLK, SYSTEM_PLL3_CLK, AUDIO_PLL2_CLK}
> +	},
> +	{DISPLAY_DC8000_CLK_ROOT, IP_CLOCK_SLICE, 5,
> +	 {OSC_24M_CLK, VIDEO_PLL2_CLK, SYSTEM_PLL1_800M_CLK,
> +	  SYSTEM_PLL2_1000M_CLK, SYSTEM_PLL1_160M_CLK,
> +	  VIDEO_PLL_CLK, SYSTEM_PLL3_CLK, AUDIO_PLL2_CLK}
> +	},
> +	{PCIE_CTRL_CLK_ROOT, IP_CLOCK_SLICE, 6,
> +	 {OSC_24M_CLK, SYSTEM_PLL2_250M_CLK, SYSTEM_PLL2_200M_CLK,
> +	  SYSTEM_PLL1_266M_CLK, SYSTEM_PLL1_800M_CLK,
> +	  SYSTEM_PLL2_500M_CLK, SYSTEM_PLL2_333M_CLK,
> SYSTEM_PLL3_CLK}
> +	},
> +	{PCIE_PHY_CLK_ROOT, IP_CLOCK_SLICE, 7,
> +	 {OSC_24M_CLK, SYSTEM_PLL2_100M_CLK, SYSTEM_PLL2_500M_CLK,
> +	  EXT_CLK_1, EXT_CLK_2, EXT_CLK_3, EXT_CLK_4,
> +	  SYSTEM_PLL1_400M_CLK}
> +	},
> +	{PCIE_AUX_CLK_ROOT, IP_CLOCK_SLICE, 8,
> +	 {OSC_24M_CLK, SYSTEM_PLL2_200M_CLK, SYSTEM_PLL2_50M_CLK,
> +	  SYSTEM_PLL3_CLK, SYSTEM_PLL2_100M_CLK, SYSTEM_PLL1_80M_CLK,
> +	  SYSTEM_PLL1_160M_CLK, SYSTEM_PLL1_200M_CLK}
> +	},
> +	{DC_PIXEL_CLK_ROOT, IP_CLOCK_SLICE, 9,
> +	 {OSC_24M_CLK, VIDEO_PLL_CLK, AUDIO_PLL2_CLK,
> +	  AUDIO_PLL1_CLK, SYSTEM_PLL1_800M_CLK,
> +	  SYSTEM_PLL2_1000M_CLK, SYSTEM_PLL3_CLK, EXT_CLK_4}
> +	},
> +	{LCDIF_PIXEL_CLK_ROOT, IP_CLOCK_SLICE, 10,
> +	 {OSC_24M_CLK, VIDEO_PLL_CLK, AUDIO_PLL2_CLK,
> +	  AUDIO_PLL1_CLK, SYSTEM_PLL1_800M_CLK,
> +	  SYSTEM_PLL2_1000M_CLK, SYSTEM_PLL3_CLK, EXT_CLK_4}
> +	},
> +	{SAI1_CLK_ROOT, IP_CLOCK_SLICE, 11,
> +	 {OSC_24M_CLK, AUDIO_PLL1_CLK, AUDIO_PLL2_CLK,
> +	  VIDEO_PLL_CLK, SYSTEM_PLL1_133M_CLK,
> +	  OSC_HDMI_CLK, EXT_CLK_1, EXT_CLK_2}
> +	},
> +	{SAI2_CLK_ROOT, IP_CLOCK_SLICE, 12,
> +	 {OSC_24M_CLK, AUDIO_PLL1_CLK, AUDIO_PLL2_CLK,
> +	  VIDEO_PLL_CLK, SYSTEM_PLL1_133M_CLK,
> +	  OSC_HDMI_CLK, EXT_CLK_2, EXT_CLK_3}
> +	},
> +	{SAI3_CLK_ROOT, IP_CLOCK_SLICE, 13,
> +	 {OSC_24M_CLK, AUDIO_PLL1_CLK, AUDIO_PLL2_CLK,
> +	  VIDEO_PLL_CLK, SYSTEM_PLL1_133M_CLK,
> +	  OSC_HDMI_CLK, EXT_CLK_3, EXT_CLK_4}
> +	},
> +	{SAI4_CLK_ROOT, IP_CLOCK_SLICE, 14,
> +	 {OSC_24M_CLK, AUDIO_PLL1_CLK, AUDIO_PLL2_CLK,
> +	  VIDEO_PLL_CLK, SYSTEM_PLL1_133M_CLK,
> +	  OSC_HDMI_CLK, EXT_CLK_1, EXT_CLK_2}
> +	},
> +	{SAI5_CLK_ROOT, IP_CLOCK_SLICE, 15,
> +	 {OSC_24M_CLK, AUDIO_PLL1_CLK, AUDIO_PLL2_CLK,
> +	  VIDEO_PLL_CLK, SYSTEM_PLL1_133M_CLK,
> +	  OSC_HDMI_CLK, EXT_CLK_2, EXT_CLK_3}
> +	},
> +	{SAI6_CLK_ROOT, IP_CLOCK_SLICE, 16,
> +	 {OSC_24M_CLK, AUDIO_PLL1_CLK, AUDIO_PLL2_CLK,
> +	  VIDEO_PLL_CLK, SYSTEM_PLL1_133M_CLK,
> +	  OSC_HDMI_CLK, EXT_CLK_3, EXT_CLK_4}
> +	},
> +	{SPDIF1_CLK_ROOT, IP_CLOCK_SLICE, 17,
> +	 {OSC_24M_CLK, AUDIO_PLL1_CLK, AUDIO_PLL2_CLK,
> +	  VIDEO_PLL_CLK, SYSTEM_PLL1_133M_CLK,
> +	  OSC_HDMI_CLK, EXT_CLK_2, EXT_CLK_3}
> +	},
> +	{SPDIF2_CLK_ROOT, IP_CLOCK_SLICE, 18,
> +	 {OSC_24M_CLK, AUDIO_PLL1_CLK, AUDIO_PLL2_CLK,
> +	  VIDEO_PLL_CLK, SYSTEM_PLL1_133M_CLK,
> +	  OSC_HDMI_CLK, EXT_CLK_3, EXT_CLK_4}
> +	},
> +	{ENET_REF_CLK_ROOT, IP_CLOCK_SLICE, 19,
> +	 {OSC_24M_CLK, SYSTEM_PLL2_125M_CLK, SYSTEM_PLL2_50M_CLK,
> +	  SYSTEM_PLL2_100M_CLK, SYSTEM_PLL1_160M_CLK,
> +	  AUDIO_PLL1_CLK, VIDEO_PLL_CLK, EXT_CLK_4}
> +	},
> +	{ENET_TIMER_CLK_ROOT, IP_CLOCK_SLICE, 20,
> +	 {OSC_24M_CLK, SYSTEM_PLL2_100M_CLK, AUDIO_PLL1_CLK,
> +	  EXT_CLK_1, EXT_CLK_2, EXT_CLK_3, EXT_CLK_4,
> +	  VIDEO_PLL_CLK}
> +	},
> +	{ENET_PHY_REF_CLK_ROOT, IP_CLOCK_SLICE, 21,
> +	 {OSC_24M_CLK, SYSTEM_PLL2_50M_CLK, SYSTEM_PLL2_125M_CLK,
> +	  SYSTEM_PLL2_200M_CLK, SYSTEM_PLL2_500M_CLK,
> +	  AUDIO_PLL1_CLK, VIDEO_PLL_CLK, AUDIO_PLL2_CLK}
> +	},
> +	{NAND_CLK_ROOT, IP_CLOCK_SLICE, 22,
> +	 {OSC_24M_CLK, SYSTEM_PLL2_500M_CLK, AUDIO_PLL1_CLK,
> +	  SYSTEM_PLL1_400M_CLK, AUDIO_PLL2_CLK, SYSTEM_PLL3_CLK,
> +	  SYSTEM_PLL2_250M_CLK, VIDEO_PLL_CLK}
> +	},
> +	{QSPI_CLK_ROOT, IP_CLOCK_SLICE, 23,
> +	 {OSC_24M_CLK, SYSTEM_PLL1_400M_CLK, SYSTEM_PLL2_333M_CLK,
> +	  SYSTEM_PLL2_500M_CLK, AUDIO_PLL2_CLK,
> +	  SYSTEM_PLL1_266M_CLK, SYSTEM_PLL3_CLK,
> SYSTEM_PLL1_100M_CLK}
> +	},
> +	{USDHC1_CLK_ROOT, IP_CLOCK_SLICE, 24,
> +	 {OSC_24M_CLK, SYSTEM_PLL1_400M_CLK, SYSTEM_PLL1_800M_CLK,
> +	  SYSTEM_PLL2_500M_CLK, SYSTEM_PLL3_CLK,
> +	  SYSTEM_PLL1_266M_CLK, AUDIO_PLL2_CLK, SYSTEM_PLL1_100M_CLK}
> +	},
> +	{USDHC2_CLK_ROOT, IP_CLOCK_SLICE, 25,
> +	 {OSC_24M_CLK, SYSTEM_PLL1_400M_CLK, SYSTEM_PLL1_800M_CLK,
> +	  SYSTEM_PLL2_500M_CLK, SYSTEM_PLL3_CLK,
> +	  SYSTEM_PLL1_266M_CLK, AUDIO_PLL2_CLK, SYSTEM_PLL1_100M_CLK}
> +	},
> +	{I2C1_CLK_ROOT, IP_CLOCK_SLICE, 26,
> +	 {OSC_24M_CLK, SYSTEM_PLL1_160M_CLK, SYSTEM_PLL2_50M_CLK,
> +	  SYSTEM_PLL3_CLK, AUDIO_PLL1_CLK, VIDEO_PLL_CLK,
> +	  AUDIO_PLL2_CLK, SYSTEM_PLL1_133M_CLK}
> +	},
> +	{I2C2_CLK_ROOT, IP_CLOCK_SLICE, 27,
> +	 {OSC_24M_CLK, SYSTEM_PLL1_160M_CLK, SYSTEM_PLL2_50M_CLK,
> +	  SYSTEM_PLL3_CLK, AUDIO_PLL1_CLK, VIDEO_PLL_CLK,
> +	  AUDIO_PLL2_CLK, SYSTEM_PLL1_133M_CLK}
> +	},
> +	{I2C3_CLK_ROOT, IP_CLOCK_SLICE, 28,
> +	 {OSC_24M_CLK, SYSTEM_PLL1_160M_CLK, SYSTEM_PLL2_50M_CLK,
> +	  SYSTEM_PLL3_CLK, AUDIO_PLL1_CLK, VIDEO_PLL_CLK,
> +	  AUDIO_PLL2_CLK, SYSTEM_PLL1_133M_CLK}
> +	},
> +	{I2C4_CLK_ROOT, IP_CLOCK_SLICE, 29,
> +	 {OSC_24M_CLK, SYSTEM_PLL1_160M_CLK, SYSTEM_PLL2_50M_CLK,
> +	  SYSTEM_PLL3_CLK, AUDIO_PLL1_CLK, VIDEO_PLL_CLK,
> +	  AUDIO_PLL2_CLK, SYSTEM_PLL1_133M_CLK}
> +	},
> +	{UART1_CLK_ROOT, IP_CLOCK_SLICE, 30,
> +	 {OSC_24M_CLK, SYSTEM_PLL1_80M_CLK, SYSTEM_PLL2_200M_CLK,
> +	  SYSTEM_PLL2_100M_CLK, SYSTEM_PLL3_CLK,
> +	  EXT_CLK_2, EXT_CLK_4, AUDIO_PLL2_CLK}
> +	},
> +	{UART2_CLK_ROOT, IP_CLOCK_SLICE, 31,
> +	 {OSC_24M_CLK, SYSTEM_PLL1_80M_CLK, SYSTEM_PLL2_200M_CLK,
> +	  SYSTEM_PLL2_100M_CLK, SYSTEM_PLL3_CLK,
> +	  EXT_CLK_2, EXT_CLK_3, AUDIO_PLL2_CLK}
> +	},
> +	{UART3_CLK_ROOT, IP_CLOCK_SLICE, 32,
> +	 {OSC_24M_CLK, SYSTEM_PLL1_80M_CLK, SYSTEM_PLL2_200M_CLK,
> +	  SYSTEM_PLL2_100M_CLK, SYSTEM_PLL3_CLK,
> +	  EXT_CLK_2, EXT_CLK_4, AUDIO_PLL2_CLK}
> +	},
> +	{UART4_CLK_ROOT, IP_CLOCK_SLICE, 33,
> +	 {OSC_24M_CLK, SYSTEM_PLL1_80M_CLK, SYSTEM_PLL2_200M_CLK,
> +	  SYSTEM_PLL2_100M_CLK, SYSTEM_PLL3_CLK,
> +	  EXT_CLK_2, EXT_CLK_3, AUDIO_PLL2_CLK}
> +	},
> +	{USB_CORE_REF_CLK_ROOT, IP_CLOCK_SLICE, 34,
> +	 {OSC_24M_CLK, SYSTEM_PLL1_100M_CLK, SYSTEM_PLL1_40M_CLK,
> +	  SYSTEM_PLL2_100M_CLK, SYSTEM_PLL2_200M_CLK,
> +	  EXT_CLK_2, EXT_CLK_3, AUDIO_PLL2_CLK}
> +	},
> +	{USB_PHY_REF_CLK_ROOT, IP_CLOCK_SLICE, 35,
> +	 {OSC_24M_CLK, SYSTEM_PLL1_100M_CLK, SYSTEM_PLL1_40M_CLK,
> +	  SYSTEM_PLL2_100M_CLK, SYSTEM_PLL2_200M_CLK,
> +	  EXT_CLK_2, EXT_CLK_3, AUDIO_PLL2_CLK}
> +	},
> +	{GIC_CLK_ROOT, IP_CLOCK_SLICE, 36,
> +	 {OSC_24M_CLK, SYSTEM_PLL2_200M_CLK, SYSTEM_PLL1_40M_CLK,
> +	  SYSTEM_PLL2_100M_CLK, SYSTEM_PLL1_800M_CLK,
> +	  EXT_CLK_2, EXT_CLK_4, AUDIO_PLL2_CLK}
> +	},
> +	{ECSPI1_CLK_ROOT, IP_CLOCK_SLICE, 37,
> +	 {OSC_24M_CLK, SYSTEM_PLL2_200M_CLK, SYSTEM_PLL1_40M_CLK,
> +	  SYSTEM_PLL1_160M_CLK, SYSTEM_PLL1_800M_CLK,
> +	  SYSTEM_PLL3_CLK, SYSTEM_PLL2_250M_CLK, AUDIO_PLL2_CLK}
> +	},
> +	{ECSPI2_CLK_ROOT, IP_CLOCK_SLICE, 38,
> +	 {OSC_24M_CLK, SYSTEM_PLL2_200M_CLK, SYSTEM_PLL1_40M_CLK,
> +	  SYSTEM_PLL1_160M_CLK, SYSTEM_PLL1_800M_CLK,
> +	  SYSTEM_PLL3_CLK, SYSTEM_PLL2_250M_CLK, AUDIO_PLL2_CLK}
> +	},
> +	{PWM1_CLK_ROOT, IP_CLOCK_SLICE, 39,
> +	 {OSC_24M_CLK, SYSTEM_PLL2_100M_CLK, SYSTEM_PLL1_160M_CLK,
> +	  SYSTEM_PLL1_40M_CLK, SYSTEM_PLL3_CLK, EXT_CLK_1,
> +	  SYSTEM_PLL1_80M_CLK, VIDEO_PLL_CLK}
> +	},
> +	{PWM2_CLK_ROOT, IP_CLOCK_SLICE, 40,
> +	 {OSC_24M_CLK, SYSTEM_PLL2_100M_CLK, SYSTEM_PLL1_160M_CLK,
> +	  SYSTEM_PLL1_40M_CLK, SYSTEM_PLL3_CLK, EXT_CLK_1,
> +	  SYSTEM_PLL1_80M_CLK, VIDEO_PLL_CLK}
> +	},
> +	{PWM3_CLK_ROOT, IP_CLOCK_SLICE, 41,
> +	 {OSC_24M_CLK, SYSTEM_PLL2_100M_CLK, SYSTEM_PLL1_160M_CLK,
> +	  SYSTEM_PLL1_40M_CLK, SYSTEM_PLL3_CLK, EXT_CLK_2,
> +	  SYSTEM_PLL1_80M_CLK, VIDEO_PLL_CLK}
> +	},
> +	{PWM4_CLK_ROOT, IP_CLOCK_SLICE, 42,
> +	 {OSC_24M_CLK, SYSTEM_PLL2_100M_CLK, SYSTEM_PLL1_160M_CLK,
> +	  SYSTEM_PLL1_40M_CLK, SYSTEM_PLL3_CLK, EXT_CLK_2,
> +	  SYSTEM_PLL1_80M_CLK, VIDEO_PLL_CLK}
> +	},
> +	{GPT1_CLK_ROOT, IP_CLOCK_SLICE, 43,
> +	 {OSC_24M_CLK, SYSTEM_PLL2_100M_CLK, SYSTEM_PLL1_400M_CLK,
> +	  SYSTEM_PLL1_40M_CLK, VIDEO_PLL_CLK,
> +	  SYSTEM_PLL1_80M_CLK, AUDIO_PLL1_CLK, EXT_CLK_1}
> +	},
> +	{GPT2_CLK_ROOT, IP_CLOCK_SLICE, 44,
> +	 {OSC_24M_CLK, SYSTEM_PLL2_100M_CLK, SYSTEM_PLL1_400M_CLK,
> +	  SYSTEM_PLL1_40M_CLK, VIDEO_PLL_CLK,
> +	  SYSTEM_PLL1_80M_CLK, AUDIO_PLL1_CLK, EXT_CLK_2}
> +	},
> +	{GPT3_CLK_ROOT, IP_CLOCK_SLICE, 45,
> +	 {OSC_24M_CLK, SYSTEM_PLL2_100M_CLK, SYSTEM_PLL1_400M_CLK,
> +	  SYSTEM_PLL1_40M_CLK, VIDEO_PLL_CLK,
> +	  SYSTEM_PLL1_80M_CLK, AUDIO_PLL1_CLK, EXT_CLK_3}
> +	},
> +	{GPT4_CLK_ROOT, IP_CLOCK_SLICE, 46,
> +	 {OSC_24M_CLK, SYSTEM_PLL2_100M_CLK, SYSTEM_PLL1_400M_CLK,
> +	  SYSTEM_PLL1_40M_CLK, VIDEO_PLL_CLK,
> +	  SYSTEM_PLL1_80M_CLK, AUDIO_PLL1_CLK, EXT_CLK_1}
> +	},
> +	{GPT5_CLK_ROOT, IP_CLOCK_SLICE, 47,
> +	 {OSC_24M_CLK, SYSTEM_PLL2_100M_CLK, SYSTEM_PLL1_400M_CLK,
> +	  SYSTEM_PLL1_40M_CLK, VIDEO_PLL_CLK,
> +	  SYSTEM_PLL1_80M_CLK, AUDIO_PLL1_CLK, EXT_CLK_2}
> +	},
> +	{GPT6_CLK_ROOT, IP_CLOCK_SLICE, 48,
> +	 {OSC_24M_CLK, SYSTEM_PLL2_100M_CLK, SYSTEM_PLL1_400M_CLK,
> +	  SYSTEM_PLL1_40M_CLK, VIDEO_PLL_CLK,
> +	  SYSTEM_PLL1_80M_CLK, AUDIO_PLL1_CLK, EXT_CLK_3}
> +	},
> +	{TRACE_CLK_ROOT, IP_CLOCK_SLICE, 49,
> +	 {OSC_24M_CLK, SYSTEM_PLL1_133M_CLK, SYSTEM_PLL1_160M_CLK,
> +	  VPU_PLL_CLK, SYSTEM_PLL2_125M_CLK,
> +	  SYSTEM_PLL3_CLK, EXT_CLK_1, EXT_CLK_3}
> +	},
> +	{WDOG_CLK_ROOT, IP_CLOCK_SLICE, 50,
> +	 {OSC_24M_CLK, SYSTEM_PLL1_133M_CLK, SYSTEM_PLL1_160M_CLK,
> +	  VPU_PLL_CLK, SYSTEM_PLL2_125M_CLK,
> +	  SYSTEM_PLL3_CLK, SYSTEM_PLL1_80M_CLK, SYSTEM_PLL2_166M_CLK}
> +	},
> +	{WRCLK_CLK_ROOT, IP_CLOCK_SLICE, 51,
> +	 {OSC_24M_CLK, SYSTEM_PLL1_40M_CLK, VPU_PLL_CLK,
> +	  SYSTEM_PLL3_CLK, SYSTEM_PLL2_200M_CLK,
> +	  SYSTEM_PLL1_266M_CLK, SYSTEM_PLL2_500M_CLK,
> SYSTEM_PLL1_100M_CLK}
> +	},
> +	{IPP_DO_CLKO1, IP_CLOCK_SLICE, 52,
> +	 {OSC_24M_CLK, SYSTEM_PLL1_800M_CLK, OSC_HDMI_CLK,
> +	  SYSTEM_PLL1_200M_CLK, AUDIO_PLL2_CLK,
> +	  SYSTEM_PLL2_500M_CLK, VPU_PLL_CLK, SYSTEM_PLL1_80M_CLK}
> +	},
> +	{IPP_DO_CLKO2, IP_CLOCK_SLICE, 53,
> +	 {OSC_24M_CLK, SYSTEM_PLL2_200M_CLK, SYSTEM_PLL1_400M_CLK,
> +	  SYSTEM_PLL2_166M_CLK, SYSTEM_PLL3_CLK,
> +	  AUDIO_PLL1_CLK, VIDEO_PLL_CLK, OSC_32K_CLK}
> +	},
> +	{MIPI_DSI_CORE_CLK_ROOT, IP_CLOCK_SLICE, 54,
> +	 {OSC_24M_CLK, SYSTEM_PLL1_266M_CLK, SYSTEM_PLL2_250M_CLK,
> +	  SYSTEM_PLL1_800M_CLK, SYSTEM_PLL2_1000M_CLK,
> +	  SYSTEM_PLL3_CLK, AUDIO_PLL2_CLK, VIDEO_PLL_CLK}
> +	},
> +	{MIPI_DSI_PHY_REF_CLK_ROOT, IP_CLOCK_SLICE, 55,
> +	 {OSC_24M_CLK, SYSTEM_PLL2_125M_CLK, SYSTEM_PLL2_100M_CLK,
> +	  SYSTEM_PLL1_800M_CLK, SYSTEM_PLL2_1000M_CLK,
> +	  EXT_CLK_2, AUDIO_PLL2_CLK, VIDEO_PLL_CLK}
> +	},
> +	{MIPI_DSI_DBI_CLK_ROOT, IP_CLOCK_SLICE, 56,
> +	 {OSC_24M_CLK, SYSTEM_PLL1_266M_CLK, SYSTEM_PLL2_100M_CLK,
> +	  SYSTEM_PLL1_800M_CLK, SYSTEM_PLL2_1000M_CLK,
> +	  SYSTEM_PLL3_CLK, AUDIO_PLL2_CLK, VIDEO_PLL_CLK}
> +	},
> +	{USDHC3_CLK_ROOT, IP_CLOCK_SLICE, 57,
> +	 {OSC_24M_CLK, SYSTEM_PLL1_400M_CLK, SYSTEM_PLL1_800M_CLK,
> +	  SYSTEM_PLL2_500M_CLK, SYSTEM_PLL3_CLK,
> +	  SYSTEM_PLL1_266M_CLK, AUDIO_PLL2_CLK, SYSTEM_PLL1_100M_CLK}
> +	},
> +	{MIPI_CSI1_CORE_CLK_ROOT, IP_CLOCK_SLICE, 58,
> +	 {OSC_24M_CLK, SYSTEM_PLL1_266M_CLK, SYSTEM_PLL2_250M_CLK,
> +	  SYSTEM_PLL1_800M_CLK, SYSTEM_PLL2_1000M_CLK,
> +	  SYSTEM_PLL3_CLK, AUDIO_PLL2_CLK, VIDEO_PLL_CLK}
> +	},
> +	{MIPI_CSI1_PHY_REF_CLK_ROOT, IP_CLOCK_SLICE, 59,
> +	 {OSC_24M_CLK, SYSTEM_PLL2_333M_CLK, SYSTEM_PLL2_100M_CLK,
> +	  SYSTEM_PLL1_800M_CLK, SYSTEM_PLL2_1000M_CLK,
> +	  EXT_CLK_2, AUDIO_PLL2_CLK, VIDEO_PLL_CLK}
> +	},
> +	{MIPI_CSI1_ESC_CLK_ROOT, IP_CLOCK_SLICE, 60,
> +	 {OSC_24M_CLK, SYSTEM_PLL2_100M_CLK, SYSTEM_PLL1_80M_CLK,
> +	  SYSTEM_PLL1_800M_CLK, SYSTEM_PLL2_1000M_CLK,
> +	  SYSTEM_PLL3_CLK, EXT_CLK_3, AUDIO_PLL2_CLK}
> +	},
> +	{MIPI_CSI2_CORE_CLK_ROOT, IP_CLOCK_SLICE, 61,
> +	 {OSC_24M_CLK, SYSTEM_PLL1_266M_CLK, SYSTEM_PLL2_250M_CLK,
> +	  SYSTEM_PLL1_800M_CLK, SYSTEM_PLL2_1000M_CLK,
> +	  SYSTEM_PLL3_CLK, AUDIO_PLL2_CLK, VIDEO_PLL_CLK}
> +	},
> +	{MIPI_CSI2_PHY_REF_CLK_ROOT, IP_CLOCK_SLICE, 62,
> +	 {OSC_24M_CLK, SYSTEM_PLL2_333M_CLK, SYSTEM_PLL2_100M_CLK,
> +	  SYSTEM_PLL1_800M_CLK, SYSTEM_PLL2_1000M_CLK,
> +	  EXT_CLK_2, AUDIO_PLL2_CLK, VIDEO_PLL_CLK}
> +	},
> +	{MIPI_CSI2_ESC_CLK_ROOT, IP_CLOCK_SLICE, 63,
> +	 {OSC_24M_CLK, SYSTEM_PLL2_100M_CLK, SYSTEM_PLL1_80M_CLK,
> +	  SYSTEM_PLL1_800M_CLK, SYSTEM_PLL2_1000M_CLK,
> +	  SYSTEM_PLL3_CLK, EXT_CLK_3, AUDIO_PLL2_CLK}
> +	},
> +	{PCIE2_CTRL_CLK_ROOT, IP_CLOCK_SLICE, 64,
> +	 {OSC_24M_CLK, SYSTEM_PLL2_250M_CLK, SYSTEM_PLL2_200M_CLK,
> +	  SYSTEM_PLL1_266M_CLK, SYSTEM_PLL1_800M_CLK,
> +	  SYSTEM_PLL2_500M_CLK, SYSTEM_PLL2_333M_CLK,
> SYSTEM_PLL3_CLK}
> +	},
> +	{PCIE2_PHY_CLK_ROOT, IP_CLOCK_SLICE, 65,
> +	 {OSC_24M_CLK, SYSTEM_PLL2_100M_CLK, SYSTEM_PLL2_500M_CLK,
> +	  EXT_CLK_1, EXT_CLK_2, EXT_CLK_3,
> +	  EXT_CLK_4, SYSTEM_PLL1_400M_CLK}
> +	},
> +	{PCIE2_AUX_CLK_ROOT, IP_CLOCK_SLICE, 66,
> +	 {OSC_24M_CLK, SYSTEM_PLL2_200M_CLK, SYSTEM_PLL2_50M_CLK,
> +	  SYSTEM_PLL3_CLK, SYSTEM_PLL2_100M_CLK,
> +	  SYSTEM_PLL1_80M_CLK, SYSTEM_PLL1_160M_CLK,
> SYSTEM_PLL1_200M_CLK}
> +	},
> +	{ECSPI3_CLK_ROOT, IP_CLOCK_SLICE, 67,
> +	 {OSC_24M_CLK, SYSTEM_PLL2_200M_CLK, SYSTEM_PLL1_40M_CLK,
> +	  SYSTEM_PLL1_160M_CLK, SYSTEM_PLL1_800M_CLK,
> +	  SYSTEM_PLL3_CLK, SYSTEM_PLL2_250M_CLK, AUDIO_PLL2_CLK}
> +	},
> +	{PDM_CLK_ROOT, IP_CLOCK_SLICE, 68,
> +	 {OSC_24M_CLK, SYSTEM_PLL2_100M_CLK, AUDIO_PLL1_CLK,
> +	  SYSTEM_PLL1_800M_CLK, SYSTEM_PLL2_1000M_CLK,
> +	  SYSTEM_PLL3_CLK, EXT_CLK_3, AUDIO_PLL2_CLK},
> +	},
> +	{VPU_H1_CLK_ROOT, IP_CLOCK_SLICE, 69,
> +	 {OSC_24M_CLK, VPU_PLL_CLK, SYSTEM_PLL1_800M_CLK,
> +	  SYSTEM_PLL2_1000M_CLK, AUDIO_PLL2_CLK,
> +	  SYSTEM_PLL2_125M_CLK, SYSTEM_PLL3_CLK, AUDIO_PLL1_CLK}
> +	},
> +	{DRAM_SEL_CFG, DRAM_SEL_CLOCK_SLICE, 0,
> +	 {DRAM_PLL1_CLK}
> +	},
> +	{CORE_SEL_CFG, CORE_SEL_CLOCK_SLICE, 0,
> +	 {DRAM_PLL1_CLK}
> +	},
> +};
> +#endif
>  
>  static int select(enum clk_root_index clock_id)
>  {




Best regards,

Lukasz Majewski

--

DENX Software Engineering GmbH,      Managing Director: Wolfgang Denk
HRB 165235 Munich, Office: Kirchenstr.5, D-82194 Groebenzell, Germany
Phone: (+49)-8142-66989-59 Fax: (+49)-8142-66989-80 Email: lukma at denx.de
-------------- next part --------------
A non-text attachment was scrubbed...
Name: not available
Type: application/pgp-signature
Size: 488 bytes
Desc: OpenPGP digital signature
URL: <http://lists.denx.de/pipermail/u-boot/attachments/20190708/c339875f/attachment.sig>

^ permalink raw reply	[flat|nested] 75+ messages in thread

* [U-Boot] [PATCH V2 18/51] imx8m: add clk support for i.MX8MM
  2019-07-08  9:07   ` Lukasz Majewski
@ 2019-07-08  9:32     ` Peng Fan
  2019-07-08 10:13       ` Lukasz Majewski
  2019-07-10  0:49     ` Peng Fan
  1 sibling, 1 reply; 75+ messages in thread
From: Peng Fan @ 2019-07-08  9:32 UTC (permalink / raw)
  To: u-boot


> Subject: Re: [U-Boot] [PATCH V2 18/51] imx8m: add clk support for i.MX8MM
> 
> Hi Peng,
> 
> > Introduce clk implementation for i.MX8MM, including pll configuration,
> > ccm configuration. Export get_root_clk for CLK UCLASS driver usage.
> >
> > Signed-off-by: Peng Fan <peng.fan@nxp.com>
> > ---
> >  arch/arm/include/asm/arch-imx8m/clock.h        |   3 +
> >  arch/arm/include/asm/arch-imx8m/clock_imx8mm.h | 387
> ++++++++++++++
> >  arch/arm/mach-imx/imx8m/Makefile               |   1 +
> >  arch/arm/mach-imx/imx8m/clock_imx8mm.c         | 699
> > +++++++++++++++++++++++++
> > arch/arm/mach-imx/imx8m/clock_imx8mq.c         |   2 +-
> > arch/arm/mach-imx/imx8m/clock_slice.c          | 461
> ++++++++++++++++
> > 6 files changed, 1552 insertions(+), 1 deletion(-) create mode 100644
> > arch/arm/include/asm/arch-imx8m/clock_imx8mm.h create mode 100644
> > arch/arm/mach-imx/imx8m/clock_imx8mm.c
> >
> > diff --git a/arch/arm/include/asm/arch-imx8m/clock.h
> > b/arch/arm/include/asm/arch-imx8m/clock.h index
> > 7225c760fe..5cf4398ebc 100644 ---
> > a/arch/arm/include/asm/arch-imx8m/clock.h +++
> > b/arch/arm/include/asm/arch-imx8m/clock.h @@ -7,6 +7,8 @@
> >
> >  #ifdef CONFIG_IMX8MQ
> >  #include <asm/arch/clock_imx8mq.h>
> > +#elif defined(CONFIG_IMX8MM)
> > +#include <asm/arch/clock_imx8mm.h>
> >  #else
> >  #error "Error no clock.h"
> >  #endif
> > @@ -254,6 +256,7 @@ void init_clk_usdhc(u32 index);
> >  void init_uart_clk(u32 index);
> >  void init_wdog_clk(void);
> >  unsigned int mxc_get_clock(enum mxc_clock clk);
> > +u32 get_root_clk(enum clk_root_index clock_id);
> >  int clock_enable(enum clk_ccgr_index index, bool enable);
> >  int clock_root_enabled(enum clk_root_index clock_id);
> >  int clock_root_cfg(enum clk_root_index clock_id, enum root_pre_div
> > pre_div, diff --git a/arch/arm/include/asm/arch-imx8m/clock_imx8mm.h
> > b/arch/arm/include/asm/arch-imx8m/clock_imx8mm.h new file mode
> 100644
> > index 0000000000..305514a4ec
> > --- /dev/null
> > +++ b/arch/arm/include/asm/arch-imx8m/clock_imx8mm.h
> > @@ -0,0 +1,387 @@
> > +/* SPDX-License-Identifier: GPL-2.0+ */
> > +/*
> > + * Copyright 2018-2019 NXP
> > + *
> > + * Peng Fan <peng.fan@nxp.com>
> > + */
> > +
> > +#ifndef _ASM_ARCH_IMX8MM_CLOCK_H
> > +#define _ASM_ARCH_IMX8MM_CLOCK_H
> > +
> > +#define PLL_1443X_RATE(_rate, _m, _p, _s, _k)
> > \
> > +	{							\
> > +		.rate	=
> > (_rate),			\
> > +		.mdiv	=
> > (_m),				\
> > +		.pdiv	=
> > (_p),				\
> > +		.sdiv	=
> > (_s),				\
> > +		.kdiv	=
> > (_k),				\
> > +	}
> > +
> > +#define LOCK_STATUS	BIT(31)
> > +#define LOCK_SEL_MASK	BIT(29)
> > +#define CLKE_MASK	BIT(11)
> > +#define RST_MASK	BIT(9)
> > +#define BYPASS_MASK	BIT(4)
> > +#define	MDIV_SHIFT	12
> > +#define	MDIV_MASK	GENMASK(21, 12)
> > +#define PDIV_SHIFT	4
> > +#define PDIV_MASK	GENMASK(9, 4)
> > +#define SDIV_SHIFT	0
> > +#define SDIV_MASK	GENMASK(2, 0)
> > +#define KDIV_SHIFT	0
> > +#define KDIV_MASK	GENMASK(15, 0)
> > +
> > +struct imx_int_pll_rate_table {
> > +	u32 rate;
> > +	int mdiv;
> > +	int pdiv;
> > +	int sdiv;
> > +	int kdiv;
> > +};
> > +
> > +enum pll_clocks {
> > +	ANATOP_ARM_PLL,
> > +	ANATOP_VPU_PLL,
> > +	ANATOP_GPU_PLL,
> > +	ANATOP_SYSTEM_PLL1,
> > +	ANATOP_SYSTEM_PLL2,
> > +	ANATOP_SYSTEM_PLL3,
> > +	ANATOP_AUDIO_PLL1,
> > +	ANATOP_AUDIO_PLL2,
> > +	ANATOP_VIDEO_PLL,
> > +	ANATOP_DRAM_PLL,
> > +};
> > +
> > +enum clk_root_index {
> > +	ARM_A53_CLK_ROOT		= 0,
> > +	ARM_M4_CLK_ROOT			= 1,
> > +	VPU_A53_CLK_ROOT		= 2,
> > +	GPU3D_CLK_ROOT			= 3,
> > +	GPU2D_CLK_ROOT			= 4,
> > +	MAIN_AXI_CLK_ROOT		= 16,
> > +	ENET_AXI_CLK_ROOT		= 17,
> > +	NAND_USDHC_BUS_CLK_ROOT		= 18,
> > +	VPU_BUS_CLK_ROOT		= 19,
> > +	DISPLAY_AXI_CLK_ROOT		= 20,
> > +	DISPLAY_APB_CLK_ROOT		= 21,
> > +	DISPLAY_RTRM_CLK_ROOT		= 22,
> > +	USB_BUS_CLK_ROOT		= 23,
> > +	GPU_AXI_CLK_ROOT		= 24,
> > +	GPU_AHB_CLK_ROOT		= 25,
> > +	NOC_CLK_ROOT			= 26,
> > +	NOC_APB_CLK_ROOT		= 27,
> > +	AHB_CLK_ROOT			= 32,
> > +	IPG_CLK_ROOT			= 33,
> > +	AUDIO_AHB_CLK_ROOT		= 34,
> > +	MIPI_DSI_ESC_RX_CLK_ROOT	= 36,
> > +	DRAM_SEL_CFG			= 48,
> > +	CORE_SEL_CFG			= 49,
> > +	DRAM_ALT_CLK_ROOT		= 64,
> > +	DRAM_APB_CLK_ROOT		= 65,
> > +	VPU_G1_CLK_ROOT			= 66,
> > +	VPU_G2_CLK_ROOT			= 67,
> > +	DISPLAY_DTRC_CLK_ROOT		= 68,
> > +	DISPLAY_DC8000_CLK_ROOT		= 69,
> > +	PCIE_CTRL_CLK_ROOT		= 70,
> > +	PCIE_PHY_CLK_ROOT		= 71,
> > +	PCIE_AUX_CLK_ROOT		= 72,
> > +	DC_PIXEL_CLK_ROOT		= 73,
> > +	LCDIF_PIXEL_CLK_ROOT		= 74,
> > +	SAI1_CLK_ROOT			= 75,
> > +	SAI2_CLK_ROOT			= 76,
> > +	SAI3_CLK_ROOT			= 77,
> > +	SAI4_CLK_ROOT			= 78,
> > +	SAI5_CLK_ROOT			= 79,
> > +	SAI6_CLK_ROOT			= 80,
> > +	SPDIF1_CLK_ROOT			= 81,
> > +	SPDIF2_CLK_ROOT			= 82,
> > +	ENET_REF_CLK_ROOT		= 83,
> > +	ENET_TIMER_CLK_ROOT		= 84,
> > +	ENET_PHY_REF_CLK_ROOT		= 85,
> > +	NAND_CLK_ROOT			= 86,
> > +	QSPI_CLK_ROOT			= 87,
> > +	USDHC1_CLK_ROOT			= 88,
> > +	USDHC2_CLK_ROOT			= 89,
> > +	I2C1_CLK_ROOT			= 90,
> > +	I2C2_CLK_ROOT			= 91,
> > +	I2C3_CLK_ROOT			= 92,
> > +	I2C4_CLK_ROOT			= 93,
> > +	UART1_CLK_ROOT			= 94,
> > +	UART2_CLK_ROOT			= 95,
> > +	UART3_CLK_ROOT			= 96,
> > +	UART4_CLK_ROOT			= 97,
> > +	USB_CORE_REF_CLK_ROOT		= 98,
> > +	USB_PHY_REF_CLK_ROOT		= 99,
> > +	GIC_CLK_ROOT			= 100,
> > +	ECSPI1_CLK_ROOT			= 101,
> > +	ECSPI2_CLK_ROOT			= 102,
> > +	PWM1_CLK_ROOT			= 103,
> > +	PWM2_CLK_ROOT			= 104,
> > +	PWM3_CLK_ROOT			= 105,
> > +	PWM4_CLK_ROOT			= 106,
> > +	GPT1_CLK_ROOT			= 107,
> > +	GPT2_CLK_ROOT			= 108,
> > +	GPT3_CLK_ROOT			= 109,
> > +	GPT4_CLK_ROOT			= 110,
> > +	GPT5_CLK_ROOT			= 111,
> > +	GPT6_CLK_ROOT			= 112,
> > +	TRACE_CLK_ROOT			= 113,
> > +	WDOG_CLK_ROOT			= 114,
> > +	WRCLK_CLK_ROOT			= 115,
> > +	IPP_DO_CLKO1			= 116,
> > +	IPP_DO_CLKO2			= 117,
> > +	MIPI_DSI_CORE_CLK_ROOT		= 118,
> > +	MIPI_DSI_PHY_REF_CLK_ROOT	= 119,
> > +	MIPI_DSI_DBI_CLK_ROOT		= 120,
> > +	USDHC3_CLK_ROOT			= 121,
> > +	MIPI_CSI1_CORE_CLK_ROOT		= 122,
> > +	MIPI_CSI1_PHY_REF_CLK_ROOT	= 123,
> > +	MIPI_CSI1_ESC_CLK_ROOT		= 124,
> > +	MIPI_CSI2_CORE_CLK_ROOT		= 125,
> > +	MIPI_CSI2_PHY_REF_CLK_ROOT	= 126,
> > +	MIPI_CSI2_ESC_CLK_ROOT		= 127,
> > +	PCIE2_CTRL_CLK_ROOT		= 128,
> > +	PCIE2_PHY_CLK_ROOT		= 129,
> > +	PCIE2_AUX_CLK_ROOT		= 130,
> > +	ECSPI3_CLK_ROOT			= 131,
> > +	PDM_CLK_ROOT			= 132,
> > +	VPU_H1_CLK_ROOT			= 133,
> > +	CLK_ROOT_MAX,
> > +};
> > +
> > +enum clk_root_src {
> > +	OSC_24M_CLK,
> > +	ARM_PLL_CLK,
> > +	DRAM_PLL1_CLK,
> > +	VIDEO_PLL2_CLK,
> > +	VPU_PLL_CLK,
> > +	GPU_PLL_CLK,
> > +	SYSTEM_PLL1_800M_CLK,
> > +	SYSTEM_PLL1_400M_CLK,
> > +	SYSTEM_PLL1_266M_CLK,
> > +	SYSTEM_PLL1_200M_CLK,
> > +	SYSTEM_PLL1_160M_CLK,
> > +	SYSTEM_PLL1_133M_CLK,
> > +	SYSTEM_PLL1_100M_CLK,
> > +	SYSTEM_PLL1_80M_CLK,
> > +	SYSTEM_PLL1_40M_CLK,
> > +	SYSTEM_PLL2_1000M_CLK,
> > +	SYSTEM_PLL2_500M_CLK,
> > +	SYSTEM_PLL2_333M_CLK,
> > +	SYSTEM_PLL2_250M_CLK,
> > +	SYSTEM_PLL2_200M_CLK,
> > +	SYSTEM_PLL2_166M_CLK,
> > +	SYSTEM_PLL2_125M_CLK,
> > +	SYSTEM_PLL2_100M_CLK,
> > +	SYSTEM_PLL2_50M_CLK,
> > +	SYSTEM_PLL3_CLK,
> > +	AUDIO_PLL1_CLK,
> > +	AUDIO_PLL2_CLK,
> > +	VIDEO_PLL_CLK,
> > +	OSC_32K_CLK,
> > +	EXT_CLK_1,
> > +	EXT_CLK_2,
> > +	EXT_CLK_3,
> > +	EXT_CLK_4,
> > +	OSC_HDMI_CLK
> > +};
> > +
> > +enum clk_ccgr_index {
> > +	CCGR_DVFS = 0,
> > +	CCGR_ANAMIX = 1,
> > +	CCGR_CPU = 2,
> > +	CCGR_CSU = 3,
> > +	CCGR_DEBUG = 4,
> > +	CCGR_DDR1 = 5,
> > +	CCGR_ECSPI1 = 7,
> > +	CCGR_ECSPI2 = 8,
> > +	CCGR_ECSPI3 = 9,
> > +	CCGR_ENET1 = 10,
> > +	CCGR_GPIO1 = 11,
> > +	CCGR_GPIO2 = 12,
> > +	CCGR_GPIO3 = 13,
> > +	CCGR_GPIO4 = 14,
> > +	CCGR_GPIO5 = 15,
> > +	CCGR_GPT1 = 16,
> > +	CCGR_GPT2 = 17,
> > +	CCGR_GPT3 = 18,
> > +	CCGR_GPT4 = 19,
> > +	CCGR_GPT5 = 20,
> > +	CCGR_GPT6 = 21,
> > +	CCGR_HS = 22,
> > +	CCGR_I2C1 = 23,
> > +	CCGR_I2C2 = 24,
> > +	CCGR_I2C3 = 25,
> > +	CCGR_I2C4 = 26,
> > +	CCGR_IOMUX = 27,
> > +	CCGR_IOMUX1 = 28,
> > +	CCGR_IOMUX2 = 29,
> > +	CCGR_IOMUX3 = 30,
> > +	CCGR_IOMUX4 = 31,
> > +	CCGR_SNVSMIX_IPG_CLK = 32,
> > +	CCGR_MU = 33,
> > +	CCGR_OCOTP = 34,
> > +	CCGR_OCRAM = 35,
> > +	CCGR_OCRAM_S = 36,
> > +	CCGR_PCIE = 37,
> > +	CCGR_PERFMON1 = 38,
> > +	CCGR_PERFMON2 = 39,
> > +	CCGR_PWM1 = 40,
> > +	CCGR_PWM2 = 41,
> > +	CCGR_PWM3 = 42,
> > +	CCGR_PWM4 = 43,
> > +	CCGR_QOS = 44,
> > +	CCGR_QOS_DISPMIX = 45,
> > +	CCGR_QOS_ETHENET = 46,
> > +	CCGR_QSPI = 47,
> > +	CCGR_RAWNAND = 48,
> > +	CCGR_RDC = 49,
> > +	CCGR_ROM = 50,
> > +	CCGR_SAI1 = 51,
> > +	CCGR_SAI2 = 52,
> > +	CCGR_SAI3 = 53,
> > +	CCGR_SAI4 = 54,
> > +	CCGR_SAI5 = 55,
> > +	CCGR_SAI6 = 56,
> > +	CCGR_SCTR = 57,
> > +	CCGR_SDMA1 = 58,
> > +	CCGR_SDMA2 = 59,
> > +	CCGR_SEC_DEBUG = 60,
> > +	CCGR_SEMA1 = 61,
> > +	CCGR_SEMA2 = 62,
> > +	CCGR_SIM_DISPLAY = 63,
> > +	CCGR_SIM_ENET = 64,
> > +	CCGR_SIM_M = 65,
> > +	CCGR_SIM_MAIN = 66,
> > +	CCGR_SIM_S = 67,
> > +	CCGR_SIM_WAKEUP = 68,
> > +	CCGR_SIM_HSIO = 69,
> > +	CCGR_SIM_VPU = 70,
> > +	CCGR_SNVS = 71,
> > +	CCGR_TRACE = 72,
> > +	CCGR_UART1 = 73,
> > +	CCGR_UART2 = 74,
> > +	CCGR_UART3 = 75,
> > +	CCGR_UART4 = 76,
> > +	CCGR_USB_MSCALE_PL301 = 77,
> > +	CCGR_GPU3D = 79,
> > +	CCGR_USDHC1 = 81,
> > +	CCGR_USDHC2 = 82,
> > +	CCGR_WDOG1 = 83,
> > +	CCGR_WDOG2 = 84,
> > +	CCGR_WDOG3 = 85,
> > +	CCGR_VPUG1 = 86,
> > +	CCGR_GPU_BUS = 87,
> > +	CCGR_VPUH1 = 89,
> > +	CCGR_VPUG2 = 90,
> > +	CCGR_PDM = 91,
> > +	CCGR_GIC = 92,
> > +	CCGR_DISPMIX = 93,
> > +	CCGR_USDHC3 = 94,
> > +	CCGR_SDMA3 = 95,
> > +	CCGR_XTAL = 96,
> > +	CCGR_PLL = 97,
> > +	CCGR_TEMP_SENSOR = 98,
> > +	CCGR_VPUMIX_BUS = 99,
> > +	CCGR_GPU2D = 102,
> > +	CCGR_MAX
> > +};
> > +
> > +enum clk_src_index {
> > +	CLK_SRC_CKIL_SYNC_REQ = 0,
> > +	CLK_SRC_ARM_PLL_EN = 1,
> > +	CLK_SRC_GPU_PLL_EN = 2,
> > +	CLK_SRC_VPU_PLL_EN = 3,
> > +	CLK_SRC_DRAM_PLL_EN = 4,
> > +	CLK_SRC_SYSTEM_PLL1_EN = 5,
> > +	CLK_SRC_SYSTEM_PLL2_EN = 6,
> > +	CLK_SRC_SYSTEM_PLL3_EN = 7,
> > +	CLK_SRC_AUDIO_PLL1_EN = 8,
> > +	CLK_SRC_AUDIO_PLL2_EN = 9,
> > +	CLK_SRC_VIDEO_PLL1_EN = 10,
> > +	CLK_SRC_RESERVED = 11,
> > +	CLK_SRC_ARM_PLL = 12,
> > +	CLK_SRC_GPU_PLL = 13,
> > +	CLK_SRC_VPU_PLL = 14,
> > +	CLK_SRC_DRAM_PLL = 15,
> > +	CLK_SRC_SYSTEM_PLL1_800M = 16,
> > +	CLK_SRC_SYSTEM_PLL1_400M = 17,
> > +	CLK_SRC_SYSTEM_PLL1_266M = 18,
> > +	CLK_SRC_SYSTEM_PLL1_200M = 19,
> > +	CLK_SRC_SYSTEM_PLL1_160M = 20,
> > +	CLK_SRC_SYSTEM_PLL1_133M = 21,
> > +	CLK_SRC_SYSTEM_PLL1_100M = 22,
> > +	CLK_SRC_SYSTEM_PLL1_80M = 23,
> > +	CLK_SRC_SYSTEM_PLL1_40M = 24,
> > +	CLK_SRC_SYSTEM_PLL2_1000M = 25,
> > +	CLK_SRC_SYSTEM_PLL2_500M = 26,
> > +	CLK_SRC_SYSTEM_PLL2_333M = 27,
> > +	CLK_SRC_SYSTEM_PLL2_250M = 28,
> > +	CLK_SRC_SYSTEM_PLL2_200M = 29,
> > +	CLK_SRC_SYSTEM_PLL2_166M = 30,
> > +	CLK_SRC_SYSTEM_PLL2_125M = 31,
> > +	CLK_SRC_SYSTEM_PLL2_100M = 32,
> > +	CLK_SRC_SYSTEM_PLL2_50M = 33,
> > +	CLK_SRC_SYSTEM_PLL3 = 34,
> > +	CLK_SRC_AUDIO_PLL1 = 35,
> > +	CLK_SRC_AUDIO_PLL2 = 36,
> > +	CLK_SRC_VIDEO_PLL1 = 37,
> > +};
> > +
> > +#define INTPLL_LOCK_MASK			BIT(31)
> > +#define INTPLL_LOCK_SEL_MASK			BIT(29)
> > +#define INTPLL_EXT_BYPASS_MASK			BIT(28)
> > +#define INTPLL_DIV20_CLKE_MASK			BIT(27)
> > +#define INTPLL_DIV20_CLKE_OVERRIDE_MASK		BIT(26)
> > +#define INTPLL_DIV10_CLKE_MASK			BIT(25)
> > +#define INTPLL_DIV10_CLKE_OVERRIDE_MASK		BIT(24)
> > +#define INTPLL_DIV8_CLKE_MASK			BIT(23)
> > +#define INTPLL_DIV8_CLKE_OVERRIDE_MASK		BIT(22)
> > +#define INTPLL_DIV6_CLKE_MASK			BIT(21)
> > +#define INTPLL_DIV6_CLKE_OVERRIDE_MASK		BIT(20)
> > +#define INTPLL_DIV5_CLKE_MASK			BIT(19)
> > +#define INTPLL_DIV5_CLKE_OVERRIDE_MASK		BIT(18)
> > +#define INTPLL_DIV4_CLKE_MASK			BIT(17)
> > +#define INTPLL_DIV4_CLKE_OVERRIDE_MASK		BIT(16)
> > +#define INTPLL_DIV3_CLKE_MASK			BIT(15)
> > +#define INTPLL_DIV3_CLKE_OVERRIDE_MASK		BIT(14)
> > +#define INTPLL_DIV2_CLKE_MASK			BIT(13)
> > +#define INTPLL_DIV2_CLKE_OVERRIDE_MASK		BIT(12)
> > +#define INTPLL_CLKE_MASK			BIT(11)
> > +#define INTPLL_CLKE_OVERRIDE_MASK		BIT(10)
> > +#define INTPLL_RST_MASK				BIT(9)
> > +#define INTPLL_RST_OVERRIDE_MASK		BIT(8)
> > +#define INTPLL_BYPASS_MASK			BIT(4)
> > +#define INTPLL_PAD_CLK_SEL_MASK			GENMASK(3, 2)
> > +#define INTPLL_REF_CLK_SEL_MASK			GENMASK(1, 0)
> > +
> > +#define INTPLL_MAIN_DIV_MASK		GENMASK(21, 12)
> > +#define INTPLL_MAIN_DIV_VAL(n)		((n << 12) &
> > GENMASK(21, 12)) +#define INTPLL_MAIN_DIV_SHIFT		12
> > +#define INTPLL_PRE_DIV_MASK		GENMASK(9, 4)
> > +#define INTPLL_PRE_DIV_VAL(n)		((n << 4) & GENMASK(9,
> > 4)) +#define INTPLL_PRE_DIV_SHIFT		4
> > +#define INTPLL_POST_DIV_MASK		GENMASK(2, 0)
> > +#define INTPLL_POST_DIV_VAL(n)		((n << 0) & GENMASK(2,
> > 0)) +#define INTPLL_POST_DIV_SHIFT		0
> > +
> > +#define INTPLL_LOCK_CON_DLY_MASK	GENMASK(5, 4)
> > +#define INTPLL_LOCK_CON_DLY_SHIFT	4
> > +#define INTPLL_LOCK_CON_OUT_MASK	GENMASK(3, 2)
> > +#define INTPLL_LOCK_CON_OUT_SHIFT	2
> > +#define INTPLL_LOCK_CON_IN_MASK		GENMASK(1, 0)
> > +#define INTPLL_LOCK_CON_IN_SHIFT	0
> > +
> > +#define INTPLL_LRD_EN_MASK		BIT(21)
> > +#define INTPLL_FOUT_MASK		BIT(20)
> > +#define INTPLL_AFC_SEL_MASK		BIT(19)
> > +#define INTPLL_PBIAS_CTRL_MASK		BIT(18)
> > +#define INTPLL_PBIAS_CTRL_EN_MASK	BIT(17)
> > +#define INTPLL_AFCINIT_SEL_MASK		BIT(16)
> > +#define INTPLL_FSEL_MASK		BIT(14)
> > +#define INTPLL_FEED_EN_MASK		BIT(13)
> > +#define INTPLL_EXTAFC_MASK		GENMASK(7, 3)
> > +#define INTPLL_AFC_EN_MASK		BIT(2)
> > +#define INTPLL_ICP_MASK			GENMASK(1, 0)
> > +
> > +#endif
> > diff --git a/arch/arm/mach-imx/imx8m/Makefile
> > b/arch/arm/mach-imx/imx8m/Makefile index 42a1544c6b..92184f3135
> 100644
> > --- a/arch/arm/mach-imx/imx8m/Makefile
> > +++ b/arch/arm/mach-imx/imx8m/Makefile
> > @@ -5,3 +5,4 @@
> >  obj-y += lowlevel_init.o
> >  obj-y += clock_slice.o soc.o
> >  obj-$(CONFIG_IMX8MQ) += clock_imx8mq.o
> > +obj-$(CONFIG_IMX8MM) += clock_imx8mm.o
> > diff --git a/arch/arm/mach-imx/imx8m/clock_imx8mm.c
> > b/arch/arm/mach-imx/imx8m/clock_imx8mm.c new file mode 100644
> > index 0000000000..07399023d5
> > --- /dev/null
> > +++ b/arch/arm/mach-imx/imx8m/clock_imx8mm.c
> > @@ -0,0 +1,699 @@
> > +// SPDX-License-Identifier: GPL-2.0+
> > +/*
> > + * Copyright 2018-2019 NXP
> > + *
> > + * Peng Fan <peng.fan@nxp.com>
> > + */
> > +
> > +#include <common.h>
> > +#include <asm/arch/clock.h>
> > +#include <asm/arch/imx-regs.h>
> > +#include <asm/arch/sys_proto.h>
> > +#include <asm/io.h>
> > +#include <clk.h>
> > +#include <clk-uclass.h>
> > +#include <dt-bindings/clock/imx8mm-clock.h>
> > +#include <div64.h>
> > +#include <errno.h>
> > +
> > +DECLARE_GLOBAL_DATA_PTR;
> > +
> > +static struct anamix_pll *ana_pll = (struct anamix_pll
> > *)ANATOP_BASE_ADDR; +
> > +void enable_ocotp_clk(unsigned char enable)
> > +{
> > +	clock_enable(CCGR_OCOTP, !!enable);
> > +}
> > +
> > +int enable_i2c_clk(unsigned char enable, unsigned int i2c_num)
> > +{
> > +	/* 0 - 3 is valid i2c num */
> > +	if (i2c_num > 3)
> > +		return -EINVAL;
> > +
> > +	clock_enable(CCGR_I2C1 + i2c_num, !!enable);
> > +
> 
> This is exactly what we want to remove from the legacy U-Boot code base
> - the i2c_num index.
> 
> First of all this function is a generic one and shall be excluded, not
> copied (similar instanced of it you will find for: mx53, mx6, mx7 and
> even mx8).
> 
> 
> BUT most of all the problem is with DTS/DM adoption. To operate it
> correctly you need the index (i2c_num), which is not present in the DTS
> description.
> 
> Instead, you have the udevice, which doesn't need and shouldn't have
> this information.

SPL_DM is not a must. keep enable_i2c_clk could help non-DM.

> 
> By introducing this code you also introduce a hack to convert the I2C
> controller base address to index, which is wrong. Moreover, the alias
> doesn't help here as it may be different from the controller (as
> described here: https://patchwork.ozlabs.org/patch/1019855/).
> 
> I had similar problem with eMMC driver (the above link). The only way
> to do it correctly was to port CCF. And that _was_ the motivation to
> port it.

With CONFIG_IS_ENABLED(CLK), you could use clk uclass api, right? 

> 
> 
> Considering the above - I'm against for adding this code for new SoCs.

I would hope not push me to convert to CCF now. I tried to continue
CCF after you addressed Simon's comments, but my board not boot up.
It costs me too much time on this, I would wait CCF land in mainline
and mature, then I reconsider converting i.MX8M.

Regards,
Peng.

> 
> NAK.
> 
> > +	return 0;
> > +}
> > +
> > +void init_uart_clk(u32 index)
> > +{
> > +	/*
> > +	 * set uart clock root
> > +	 * 24M OSC
> > +	 */
> > +	switch (index) {
> > +	case 0:
> > +		clock_enable(CCGR_UART1, 0);
> > +		clock_set_target_val(UART1_CLK_ROOT, CLK_ROOT_ON |
> > +				     CLK_ROOT_SOURCE_SEL(0));
> > +		clock_enable(CCGR_UART1, 1);
> > +		return;
> > +	case 1:
> > +		clock_enable(CCGR_UART2, 0);
> > +		clock_set_target_val(UART2_CLK_ROOT, CLK_ROOT_ON |
> > +				     CLK_ROOT_SOURCE_SEL(0));
> > +		clock_enable(CCGR_UART2, 1);
> > +		return;
> > +	case 2:
> > +		clock_enable(CCGR_UART3, 0);
> > +		clock_set_target_val(UART3_CLK_ROOT, CLK_ROOT_ON |
> > +				     CLK_ROOT_SOURCE_SEL(0));
> > +		clock_enable(CCGR_UART3, 1);
> > +		return;
> > +	case 3:
> > +		clock_enable(CCGR_UART4, 0);
> > +		clock_set_target_val(UART4_CLK_ROOT, CLK_ROOT_ON |
> > +				     CLK_ROOT_SOURCE_SEL(0));
> > +		clock_enable(CCGR_UART4, 1);
> > +		return;
> > +	default:
> > +		printf("Invalid uart index\n");
> > +		return;
> > +	}
> > +}
> > +
> > +void init_clk_usdhc(u32 index)
> > +{
> > +	/*
> > +	 * set usdhc clock root
> > +	 * sys pll1 400M
> > +	 */
> > +	switch (index) {
> > +	case 0:
> > +		clock_enable(CCGR_USDHC1, 0);
> > +		clock_set_target_val(USDHC1_CLK_ROOT, CLK_ROOT_ON |
> > +				     CLK_ROOT_SOURCE_SEL(1) |
> > +
> > CLK_ROOT_POST_DIV(CLK_ROOT_POST_DIV2));
> > +		clock_enable(CCGR_USDHC1, 1);
> > +		return;
> > +	case 1:
> > +		clock_enable(CCGR_USDHC2, 0);
> > +		clock_set_target_val(USDHC2_CLK_ROOT, CLK_ROOT_ON |
> > +				     CLK_ROOT_SOURCE_SEL(1) |
> > +
> > CLK_ROOT_POST_DIV(CLK_ROOT_POST_DIV2));
> > +		clock_enable(CCGR_USDHC2, 1);
> > +		return;
> > +	case 2:
> > +		clock_enable(CCGR_USDHC3, 0);
> > +		clock_set_target_val(USDHC3_CLK_ROOT, CLK_ROOT_ON |
> > +				     CLK_ROOT_SOURCE_SEL(1) |
> > +
> > CLK_ROOT_POST_DIV(CLK_ROOT_POST_DIV2));
> > +		clock_enable(CCGR_USDHC3, 1);
> > +		return;
> > +	default:
> > +		printf("Invalid usdhc index\n");
> > +		return;
> > +	}
> > +}
> > +
> > +void init_wdog_clk(void)
> > +{
> > +	clock_enable(CCGR_WDOG1, 0);
> > +	clock_enable(CCGR_WDOG2, 0);
> > +	clock_enable(CCGR_WDOG3, 0);
> > +	clock_set_target_val(WDOG_CLK_ROOT, CLK_ROOT_ON |
> > +			     CLK_ROOT_SOURCE_SEL(0));
> > +	clock_enable(CCGR_WDOG1, 1);
> > +	clock_enable(CCGR_WDOG2, 1);
> > +	clock_enable(CCGR_WDOG3, 1);
> > +}
> > +
> > +int clock_init(void)
> > +{
> > +	u32 val_cfg0;
> > +
> > +	/*
> > +	 * The gate is not exported to clk tree, so configure them
> > here.
> > +	 * According to ANAMIX SPEC
> > +	 * sys pll1 fixed at 800MHz
> > +	 * sys pll2 fixed at 1GHz
> > +	 * Here we only enable the outputs.
> > +	 */
> > +	val_cfg0 = readl(&ana_pll->sys_pll1_gnrl_ctl);
> > +	val_cfg0 |= INTPLL_CLKE_MASK | INTPLL_DIV2_CLKE_MASK |
> > +		INTPLL_DIV3_CLKE_MASK | INTPLL_DIV4_CLKE_MASK |
> > +		INTPLL_DIV5_CLKE_MASK | INTPLL_DIV6_CLKE_MASK |
> > +		INTPLL_DIV8_CLKE_MASK | INTPLL_DIV10_CLKE_MASK |
> > +		INTPLL_DIV20_CLKE_MASK;
> > +	writel(val_cfg0, &ana_pll->sys_pll1_gnrl_ctl);
> > +
> > +	val_cfg0 = readl(&ana_pll->sys_pll2_gnrl_ctl);
> > +	val_cfg0 |= INTPLL_CLKE_MASK | INTPLL_DIV2_CLKE_MASK |
> > +		INTPLL_DIV3_CLKE_MASK | INTPLL_DIV4_CLKE_MASK |
> > +		INTPLL_DIV5_CLKE_MASK | INTPLL_DIV6_CLKE_MASK |
> > +		INTPLL_DIV8_CLKE_MASK | INTPLL_DIV10_CLKE_MASK |
> > +		INTPLL_DIV20_CLKE_MASK;
> > +	writel(val_cfg0, &ana_pll->sys_pll2_gnrl_ctl);
> > +
> > +	intpll_configure(ANATOP_SYSTEM_PLL3, MHZ(750));
> > +	clock_set_target_val(NOC_CLK_ROOT,
> > +			     CLK_ROOT_ON | CLK_ROOT_SOURCE_SEL(2));
> > +
> > +	/* config GIC to sys_pll2_100m */
> > +	clock_enable(CCGR_GIC, 0);
> > +	clock_set_target_val(GIC_CLK_ROOT, CLK_ROOT_ON |
> > +			     CLK_ROOT_SOURCE_SEL(3));
> > +	clock_enable(CCGR_GIC, 1);
> > +
> > +	clock_set_target_val(NAND_USDHC_BUS_CLK_ROOT, CLK_ROOT_ON |
> > +			     CLK_ROOT_SOURCE_SEL(1));
> > +
> > +	clock_enable(CCGR_DDR1, 0);
> > +	clock_set_target_val(DRAM_ALT_CLK_ROOT, CLK_ROOT_ON |
> > +			     CLK_ROOT_SOURCE_SEL(1));
> > +	clock_set_target_val(DRAM_APB_CLK_ROOT, CLK_ROOT_ON |
> > +			     CLK_ROOT_SOURCE_SEL(1));
> > +	clock_enable(CCGR_DDR1, 1);
> > +
> > +	init_wdog_clk();
> > +
> > +	clock_enable(CCGR_TEMP_SENSOR, 1);
> > +
> > +	clock_enable(CCGR_SEC_DEBUG, 1);
> > +
> > +	return 0;
> > +}
> > +
> > +u32 decode_intpll(enum clk_root_src intpll)
> > +{
> > +	u32 pll_gnrl_ctl, pll_div_ctl, pll_clke_mask;
> > +	u32 main_div, pre_div, post_div, div;
> > +	u64 freq;
> > +
> > +	switch (intpll) {
> > +	case ARM_PLL_CLK:
> > +		pll_gnrl_ctl = readl(&ana_pll->arm_pll_gnrl_ctl);
> > +		pll_div_ctl = readl(&ana_pll->arm_pll_div_ctl);
> > +		break;
> > +	case GPU_PLL_CLK:
> > +		pll_gnrl_ctl = readl(&ana_pll->gpu_pll_gnrl_ctl);
> > +		pll_div_ctl = readl(&ana_pll->gpu_pll_div_ctl);
> > +		break;
> > +	case VPU_PLL_CLK:
> > +		pll_gnrl_ctl = readl(&ana_pll->vpu_pll_gnrl_ctl);
> > +		pll_div_ctl = readl(&ana_pll->vpu_pll_div_ctl);
> > +		break;
> > +	case SYSTEM_PLL1_800M_CLK:
> > +	case SYSTEM_PLL1_400M_CLK:
> > +	case SYSTEM_PLL1_266M_CLK:
> > +	case SYSTEM_PLL1_200M_CLK:
> > +	case SYSTEM_PLL1_160M_CLK:
> > +	case SYSTEM_PLL1_133M_CLK:
> > +	case SYSTEM_PLL1_100M_CLK:
> > +	case SYSTEM_PLL1_80M_CLK:
> > +	case SYSTEM_PLL1_40M_CLK:
> > +		pll_gnrl_ctl = readl(&ana_pll->sys_pll1_gnrl_ctl);
> > +		pll_div_ctl = readl(&ana_pll->sys_pll1_div_ctl);
> > +		break;
> > +	case SYSTEM_PLL2_1000M_CLK:
> > +	case SYSTEM_PLL2_500M_CLK:
> > +	case SYSTEM_PLL2_333M_CLK:
> > +	case SYSTEM_PLL2_250M_CLK:
> > +	case SYSTEM_PLL2_200M_CLK:
> > +	case SYSTEM_PLL2_166M_CLK:
> > +	case SYSTEM_PLL2_125M_CLK:
> > +	case SYSTEM_PLL2_100M_CLK:
> > +	case SYSTEM_PLL2_50M_CLK:
> > +		pll_gnrl_ctl = readl(&ana_pll->sys_pll2_gnrl_ctl);
> > +		pll_div_ctl = readl(&ana_pll->sys_pll2_div_ctl);
> > +		break;
> > +	case SYSTEM_PLL3_CLK:
> > +		pll_gnrl_ctl = readl(&ana_pll->sys_pll3_gnrl_ctl);
> > +		pll_div_ctl = readl(&ana_pll->sys_pll3_div_ctl);
> > +		break;
> > +	default:
> > +		return -EINVAL;
> > +	}
> > +
> > +	/* Only support SYS_XTAL 24M, PAD_CLK not take into
> > consideration */
> > +	if ((pll_gnrl_ctl & INTPLL_REF_CLK_SEL_MASK) != 0)
> > +		return 0;
> > +
> > +	if ((pll_gnrl_ctl & INTPLL_RST_MASK) == 0)
> > +		return 0;
> > +
> > +	/*
> > +	 * When BYPASS is equal to 1, PLL enters the bypass mode
> > +	 * regardless of the values of RESETB
> > +	 */
> > +	if (pll_gnrl_ctl & INTPLL_BYPASS_MASK)
> > +		return 24000000u;
> > +
> > +	if (!(pll_gnrl_ctl & INTPLL_LOCK_MASK)) {
> > +		puts("pll not locked\n");
> > +		return 0;
> > +	}
> > +
> > +	switch (intpll) {
> > +	case ARM_PLL_CLK:
> > +	case GPU_PLL_CLK:
> > +	case VPU_PLL_CLK:
> > +	case SYSTEM_PLL3_CLK:
> > +	case SYSTEM_PLL1_800M_CLK:
> > +	case SYSTEM_PLL2_1000M_CLK:
> > +		pll_clke_mask = INTPLL_CLKE_MASK;
> > +		div = 1;
> > +		break;
> > +
> > +	case SYSTEM_PLL1_400M_CLK:
> > +	case SYSTEM_PLL2_500M_CLK:
> > +		pll_clke_mask = INTPLL_DIV2_CLKE_MASK;
> > +		div = 2;
> > +		break;
> > +
> > +	case SYSTEM_PLL1_266M_CLK:
> > +	case SYSTEM_PLL2_333M_CLK:
> > +		pll_clke_mask = INTPLL_DIV3_CLKE_MASK;
> > +		div = 3;
> > +		break;
> > +
> > +	case SYSTEM_PLL1_200M_CLK:
> > +	case SYSTEM_PLL2_250M_CLK:
> > +		pll_clke_mask = INTPLL_DIV4_CLKE_MASK;
> > +		div = 4;
> > +		break;
> > +
> > +	case SYSTEM_PLL1_160M_CLK:
> > +	case SYSTEM_PLL2_200M_CLK:
> > +		pll_clke_mask = INTPLL_DIV5_CLKE_MASK;
> > +		div = 5;
> > +		break;
> > +
> > +	case SYSTEM_PLL1_133M_CLK:
> > +	case SYSTEM_PLL2_166M_CLK:
> > +		pll_clke_mask = INTPLL_DIV6_CLKE_MASK;
> > +		div = 6;
> > +		break;
> > +
> > +	case SYSTEM_PLL1_100M_CLK:
> > +	case SYSTEM_PLL2_125M_CLK:
> > +		pll_clke_mask = INTPLL_DIV8_CLKE_MASK;
> > +		div = 8;
> > +		break;
> > +
> > +	case SYSTEM_PLL1_80M_CLK:
> > +	case SYSTEM_PLL2_100M_CLK:
> > +		pll_clke_mask = INTPLL_DIV10_CLKE_MASK;
> > +		div = 10;
> > +		break;
> > +
> > +	case SYSTEM_PLL1_40M_CLK:
> > +	case SYSTEM_PLL2_50M_CLK:
> > +		pll_clke_mask = INTPLL_DIV20_CLKE_MASK;
> > +		div = 20;
> > +		break;
> > +	default:
> > +		return -EINVAL;
> > +	}
> > +
> > +	if ((pll_gnrl_ctl & pll_clke_mask) == 0)
> > +		return 0;
> > +
> > +	main_div = (pll_div_ctl & INTPLL_MAIN_DIV_MASK) >>
> > +		INTPLL_MAIN_DIV_SHIFT;
> > +	pre_div = (pll_div_ctl & INTPLL_PRE_DIV_MASK) >>
> > +		INTPLL_PRE_DIV_SHIFT;
> > +	post_div = (pll_div_ctl & INTPLL_POST_DIV_MASK) >>
> > +		INTPLL_POST_DIV_SHIFT;
> > +
> > +	/* FFVCO = (m * FFIN) / p, FFOUT = (m * FFIN) / (p * 2^s) */
> > +	freq = 24000000ULL * main_div;
> > +	return lldiv(freq, pre_div * (1 << post_div) * div);
> > +}
> > +
> > +u32 decode_fracpll(enum clk_root_src frac_pll)
> > +{
> > +	u32 pll_gnrl_ctl, pll_fdiv_ctl0, pll_fdiv_ctl1;
> > +	u32 main_div, pre_div, post_div, k;
> > +
> > +	switch (frac_pll) {
> > +	case DRAM_PLL1_CLK:
> > +		pll_gnrl_ctl = readl(&ana_pll->dram_pll_gnrl_ctl);
> > +		pll_fdiv_ctl0 = readl(&ana_pll->dram_pll_fdiv_ctl0);
> > +		pll_fdiv_ctl1 = readl(&ana_pll->dram_pll_fdiv_ctl1);
> > +		break;
> > +	case AUDIO_PLL1_CLK:
> > +		pll_gnrl_ctl = readl(&ana_pll->audio_pll1_gnrl_ctl);
> > +		pll_fdiv_ctl0 =
> > readl(&ana_pll->audio_pll1_fdiv_ctl0);
> > +		pll_fdiv_ctl1 =
> > readl(&ana_pll->audio_pll1_fdiv_ctl1);
> > +		break;
> > +	case AUDIO_PLL2_CLK:
> > +		pll_gnrl_ctl = readl(&ana_pll->audio_pll2_gnrl_ctl);
> > +		pll_fdiv_ctl0 =
> > readl(&ana_pll->audio_pll2_fdiv_ctl0);
> > +		pll_fdiv_ctl1 =
> > readl(&ana_pll->audio_pll2_fdiv_ctl1);
> > +		break;
> > +	case VIDEO_PLL_CLK:
> > +		pll_gnrl_ctl = readl(&ana_pll->video_pll1_gnrl_ctl);
> > +		pll_fdiv_ctl0 =
> > readl(&ana_pll->video_pll1_fdiv_ctl0);
> > +		pll_fdiv_ctl1 =
> > readl(&ana_pll->video_pll1_fdiv_ctl1);
> > +		break;
> > +	default:
> > +		printf("Not supported\n");
> > +		return 0;
> > +	}
> > +
> > +	/* Only support SYS_XTAL 24M, PAD_CLK not take into
> > consideration */
> > +	if ((pll_gnrl_ctl & INTPLL_REF_CLK_SEL_MASK) != 0)
> > +		return 0;
> > +
> > +	if ((pll_gnrl_ctl & INTPLL_RST_MASK) == 0)
> > +		return 0;
> > +	/*
> > +	 * When BYPASS is equal to 1, PLL enters the bypass mode
> > +	 * regardless of the values of RESETB
> > +	 */
> > +	if (pll_gnrl_ctl & INTPLL_BYPASS_MASK)
> > +		return 24000000u;
> > +
> > +	if (!(pll_gnrl_ctl & INTPLL_LOCK_MASK)) {
> > +		puts("pll not locked\n");
> > +		return 0;
> > +	}
> > +
> > +	if (!(pll_gnrl_ctl & INTPLL_CLKE_MASK))
> > +		return 0;
> > +
> > +	main_div = (pll_fdiv_ctl0 & INTPLL_MAIN_DIV_MASK) >>
> > +		INTPLL_MAIN_DIV_SHIFT;
> > +	pre_div = (pll_fdiv_ctl0 & INTPLL_PRE_DIV_MASK) >>
> > +		INTPLL_PRE_DIV_SHIFT;
> > +	post_div = (pll_fdiv_ctl0 & INTPLL_POST_DIV_MASK) >>
> > +		INTPLL_POST_DIV_SHIFT;
> > +
> > +	k = pll_fdiv_ctl1 & GENMASK(15, 0);
> > +
> > +	/*
> > +	 * FFOUT = ((m + k / 65536) * FFIN) / (p * 2^s),
> > +	 * 1 ≤ p ≤ 63, 64 ≤ m ≤ 1023, 0 ≤ s ≤ 6
> > +	 */
> > +	return lldiv((main_div * 65536 + k) * 24000000ULL,
> > +		     65536 * pre_div * (1 << post_div));
> > +}
> > +
> > +static struct imx_int_pll_rate_table imx8mm_fracpll_tbl[] = {
> > +	PLL_1443X_RATE(800000000U, 300, 9, 0, 0),
> > +	PLL_1443X_RATE(750000000U, 250, 8, 0, 0),
> > +	PLL_1443X_RATE(650000000U, 325, 3, 2, 0),
> > +	PLL_1443X_RATE(600000000U, 300, 3, 2, 0),
> > +	PLL_1443X_RATE(594000000U, 99, 1, 2, 0),
> > +	PLL_1443X_RATE(400000000U, 300, 9, 1, 0),
> > +	PLL_1443X_RATE(266666667U, 400, 9, 2, 0),
> > +	PLL_1443X_RATE(167000000U, 334, 3, 4, 0),
> > +	PLL_1443X_RATE(100000000U, 300, 9, 3, 0),
> > +};
> > +
> > +int fracpll_configure(enum pll_clocks pll, u32 freq)
> > +{
> > +	int i;
> > +	u32 tmp, div_val;
> > +	void *pll_base;
> > +	struct imx_int_pll_rate_table *rate;
> > +
> > +	for (i = 0; i < ARRAY_SIZE(imx8mm_fracpll_tbl); i++) {
> > +		if (freq == imx8mm_fracpll_tbl[i].rate)
> > +			break;
> > +	}
> > +
> > +	if (i == ARRAY_SIZE(imx8mm_fracpll_tbl)) {
> > +		printf("No matched freq table %u\n", freq);
> > +		return -EINVAL;
> > +	}
> > +
> > +	rate = &imx8mm_fracpll_tbl[i];
> > +
> > +	switch (pll) {
> > +	case ANATOP_DRAM_PLL:
> > +		setbits_le32(GPC_BASE_ADDR + 0xEC, 1 << 7);
> > +		setbits_le32(GPC_BASE_ADDR + 0xF8, 1 << 5);
> > +		writel(SRC_DDR1_ENABLE_MASK, SRC_BASE_ADDR + 0x1004);
> > +
> > +		pll_base = &ana_pll->dram_pll_gnrl_ctl;
> > +		break;
> > +	case ANATOP_VIDEO_PLL:
> > +		pll_base = &ana_pll->video_pll1_gnrl_ctl;
> > +		break;
> > +	default:
> > +		return 0;
> > +	}
> > +	/* Bypass clock and set lock to pll output lock */
> > +	tmp = readl(pll_base);
> > +	tmp |= BYPASS_MASK;
> > +	writel(tmp, pll_base);
> > +
> > +	/* Enable RST */
> > +	tmp &= ~RST_MASK;
> > +	writel(tmp, pll_base);
> > +
> > +	div_val = (rate->mdiv << MDIV_SHIFT) | (rate->pdiv <<
> > PDIV_SHIFT) |
> > +		(rate->sdiv << SDIV_SHIFT);
> > +	writel(div_val, pll_base + 4);
> > +	writel(rate->kdiv << KDIV_SHIFT, pll_base + 8);
> > +
> > +	__udelay(100);
> > +
> > +	/* Disable RST */
> > +	tmp |= RST_MASK;
> > +	writel(tmp, pll_base);
> > +
> > +	/* Wait Lock*/
> > +	while (!(readl(pll_base) & LOCK_STATUS))
> > +		;
> > +
> > +	/* Bypass */
> > +	tmp &= ~BYPASS_MASK;
> > +	writel(tmp, pll_base);
> > +
> > +	return 0;
> > +}
> > +
> > +int intpll_configure(enum pll_clocks pll, ulong freq)
> > +{
> > +	void __iomem *pll_gnrl_ctl, __iomem *pll_div_ctl;
> > +	u32 pll_div_ctl_val, pll_clke_masks;
> > +
> > +	switch (pll) {
> > +	case ANATOP_SYSTEM_PLL1:
> > +		pll_gnrl_ctl = &ana_pll->sys_pll1_gnrl_ctl;
> > +		pll_div_ctl = &ana_pll->sys_pll1_div_ctl;
> > +		pll_clke_masks = INTPLL_DIV20_CLKE_MASK |
> > +			INTPLL_DIV10_CLKE_MASK |
> > INTPLL_DIV8_CLKE_MASK |
> > +			INTPLL_DIV6_CLKE_MASK |
> > INTPLL_DIV5_CLKE_MASK |
> > +			INTPLL_DIV4_CLKE_MASK |
> > INTPLL_DIV3_CLKE_MASK |
> > +			INTPLL_DIV2_CLKE_MASK | INTPLL_CLKE_MASK;
> > +		break;
> > +	case ANATOP_SYSTEM_PLL2:
> > +		pll_gnrl_ctl = &ana_pll->sys_pll2_gnrl_ctl;
> > +		pll_div_ctl = &ana_pll->sys_pll2_div_ctl;
> > +		pll_clke_masks = INTPLL_DIV20_CLKE_MASK |
> > +			INTPLL_DIV10_CLKE_MASK |
> > INTPLL_DIV8_CLKE_MASK |
> > +			INTPLL_DIV6_CLKE_MASK |
> > INTPLL_DIV5_CLKE_MASK |
> > +			INTPLL_DIV4_CLKE_MASK |
> > INTPLL_DIV3_CLKE_MASK |
> > +			INTPLL_DIV2_CLKE_MASK | INTPLL_CLKE_MASK;
> > +		break;
> > +	case ANATOP_SYSTEM_PLL3:
> > +		pll_gnrl_ctl = &ana_pll->sys_pll3_gnrl_ctl;
> > +		pll_div_ctl = &ana_pll->sys_pll3_div_ctl;
> > +		pll_clke_masks = INTPLL_CLKE_MASK;
> > +		break;
> > +	case ANATOP_ARM_PLL:
> > +		pll_gnrl_ctl = &ana_pll->arm_pll_gnrl_ctl;
> > +		pll_div_ctl = &ana_pll->arm_pll_div_ctl;
> > +		pll_clke_masks = INTPLL_CLKE_MASK;
> > +		break;
> > +	case ANATOP_GPU_PLL:
> > +		pll_gnrl_ctl = &ana_pll->gpu_pll_gnrl_ctl;
> > +		pll_div_ctl = &ana_pll->gpu_pll_div_ctl;
> > +		pll_clke_masks = INTPLL_CLKE_MASK;
> > +		break;
> > +	case ANATOP_VPU_PLL:
> > +		pll_gnrl_ctl = &ana_pll->vpu_pll_gnrl_ctl;
> > +		pll_div_ctl = &ana_pll->vpu_pll_div_ctl;
> > +		pll_clke_masks = INTPLL_CLKE_MASK;
> > +		break;
> > +	default:
> > +		return -EINVAL;
> > +	};
> > +
> > +	switch (freq) {
> > +	case MHZ(750):
> > +		/* 24 * 0xfa / 2 / 2 ^ 2 */
> > +		pll_div_ctl_val = INTPLL_MAIN_DIV_VAL(0xfa) |
> > +			INTPLL_PRE_DIV_VAL(2) |
> > INTPLL_POST_DIV_VAL(2);
> > +		break;
> > +	case MHZ(800):
> > +		/* 24 * 0x190 / 3 / 2 ^ 2 */
> > +		pll_div_ctl_val = INTPLL_MAIN_DIV_VAL(0x190) |
> > +			INTPLL_PRE_DIV_VAL(3) |
> > INTPLL_POST_DIV_VAL(2);
> > +		break;
> > +	case MHZ(1000):
> > +		/* 24 * 0xfa / 3 / 2 ^ 1 */
> > +		pll_div_ctl_val = INTPLL_MAIN_DIV_VAL(0xfa) |
> > +			INTPLL_PRE_DIV_VAL(3) |
> > INTPLL_POST_DIV_VAL(1);
> > +		break;
> > +	case MHZ(1200):
> > +		/* 24 * 0xc8 / 2 / 2 ^ 1 */
> > +		pll_div_ctl_val = INTPLL_MAIN_DIV_VAL(0xc8) |
> > +			INTPLL_PRE_DIV_VAL(2) |
> > INTPLL_POST_DIV_VAL(1);
> > +		break;
> > +	case MHZ(2000):
> > +		/* 24 * 0xfa / 3 / 2 ^ 0 */
> > +		pll_div_ctl_val = INTPLL_MAIN_DIV_VAL(0xfa) |
> > +			INTPLL_PRE_DIV_VAL(3) |
> > INTPLL_POST_DIV_VAL(0);
> > +		break;
> > +	default:
> > +		return -EINVAL;
> > +	};
> > +	/* Bypass clock and set lock to pll output lock */
> > +	setbits_le32(pll_gnrl_ctl, INTPLL_BYPASS_MASK |
> > +		     INTPLL_LOCK_SEL_MASK);
> > +	/* Enable reset */
> > +	clrbits_le32(pll_gnrl_ctl, INTPLL_RST_MASK);
> > +	/* Configure */
> > +	writel(pll_div_ctl_val, pll_div_ctl);
> > +
> > +	__udelay(100);
> > +
> > +	/* Disable reset */
> > +	setbits_le32(pll_gnrl_ctl, INTPLL_RST_MASK);
> > +	/* Wait Lock */
> > +	while (!(readl(pll_gnrl_ctl) & INTPLL_LOCK_MASK))
> > +		;
> > +	/* Clear bypass */
> > +	clrbits_le32(pll_gnrl_ctl, INTPLL_BYPASS_MASK);
> > +	setbits_le32(pll_gnrl_ctl, pll_clke_masks);
> > +
> > +	return 0;
> > +}
> > +
> > +u32 get_root_src_clk(enum clk_root_src root_src)
> > +{
> > +	switch (root_src) {
> > +	case OSC_24M_CLK:
> > +		return 24000000u;
> > +	case OSC_HDMI_CLK:
> > +		return 26000000u;
> > +	case OSC_32K_CLK:
> > +		return 32000u;
> > +	case ARM_PLL_CLK:
> > +	case GPU_PLL_CLK:
> > +	case VPU_PLL_CLK:
> > +	case SYSTEM_PLL1_800M_CLK:
> > +	case SYSTEM_PLL1_400M_CLK:
> > +	case SYSTEM_PLL1_266M_CLK:
> > +	case SYSTEM_PLL1_200M_CLK:
> > +	case SYSTEM_PLL1_160M_CLK:
> > +	case SYSTEM_PLL1_133M_CLK:
> > +	case SYSTEM_PLL1_100M_CLK:
> > +	case SYSTEM_PLL1_80M_CLK:
> > +	case SYSTEM_PLL1_40M_CLK:
> > +	case SYSTEM_PLL2_1000M_CLK:
> > +	case SYSTEM_PLL2_500M_CLK:
> > +	case SYSTEM_PLL2_333M_CLK:
> > +	case SYSTEM_PLL2_250M_CLK:
> > +	case SYSTEM_PLL2_200M_CLK:
> > +	case SYSTEM_PLL2_166M_CLK:
> > +	case SYSTEM_PLL2_125M_CLK:
> > +	case SYSTEM_PLL2_100M_CLK:
> > +	case SYSTEM_PLL2_50M_CLK:
> > +	case SYSTEM_PLL3_CLK:
> > +		return decode_intpll(root_src);
> > +	default:
> > +		return 0;
> > +	}
> > +
> > +	return 0;
> > +}
> > +
> > +u32 get_root_clk(enum clk_root_index clock_id)
> > +{
> > +	enum clk_root_src root_src;
> > +	u32 post_podf, pre_podf, root_src_clk;
> > +
> > +	if (clock_root_enabled(clock_id) <= 0)
> > +		return 0;
> > +
> > +	if (clock_get_prediv(clock_id, &pre_podf) < 0)
> > +		return 0;
> > +
> > +	if (clock_get_postdiv(clock_id, &post_podf) < 0)
> > +		return 0;
> > +
> > +	if (clock_get_src(clock_id, &root_src) < 0)
> > +		return 0;
> > +
> > +	root_src_clk = get_root_src_clk(root_src);
> > +
> > +	return root_src_clk / (post_podf + 1) / (pre_podf + 1);
> > +}
> > +
> > +u32 mxc_get_clock(enum mxc_clock clk)
> > +{
> > +	switch (clk) {
> > +	case MXC_ARM_CLK:
> > +		return get_root_clk(ARM_A53_CLK_ROOT);
> > +	default:
> > +		printf("Unsupported mxc_clock %d\n", clk);
> > +		break;
> > +	}
> > +
> > +	return 0;
> > +}
> > +
> > +u32 imx_get_uartclk(void)
> > +{
> > +	return get_root_clk(UART1_CLK_ROOT);
> > +}
> > +
> > +#ifdef CONFIG_SPL_BUILD
> > +void dram_pll_init(ulong pll_val)
> > +{
> > +	fracpll_configure(ANATOP_DRAM_PLL, pll_val);
> > +}
> > +
> > +static struct dram_bypass_clk_setting imx8mm_dram_bypass_tbl[] = {
> > +	DRAM_BYPASS_ROOT_CONFIG(MHZ(100), 2, CLK_ROOT_PRE_DIV1, 2,
> > +				CLK_ROOT_PRE_DIV2),
> > +	DRAM_BYPASS_ROOT_CONFIG(MHZ(250), 3, CLK_ROOT_PRE_DIV2, 2,
> > +				CLK_ROOT_PRE_DIV2),
> > +	DRAM_BYPASS_ROOT_CONFIG(MHZ(400), 1, CLK_ROOT_PRE_DIV2, 3,
> > +				CLK_ROOT_PRE_DIV2),
> > +};
> > +
> > +void dram_enable_bypass(ulong clk_val)
> > +{
> > +	int i;
> > +	struct dram_bypass_clk_setting *config;
> > +
> > +	for (i = 0; i < ARRAY_SIZE(imx8mm_dram_bypass_tbl); i++) {
> > +		if (clk_val == imx8mm_dram_bypass_tbl[i].clk)
> > +			break;
> > +	}
> > +
> > +	if (i == ARRAY_SIZE(imx8mm_dram_bypass_tbl)) {
> > +		printf("No matched freq table %lu\n", clk_val);
> > +		return;
> > +	}
> > +
> > +	config = &imx8mm_dram_bypass_tbl[i];
> > +
> > +	clock_set_target_val(DRAM_ALT_CLK_ROOT, CLK_ROOT_ON |
> > +
> > CLK_ROOT_SOURCE_SEL(config->alt_root_sel) |
> > +			     CLK_ROOT_PRE_DIV(config->alt_pre_div));
> > +	clock_set_target_val(DRAM_APB_CLK_ROOT, CLK_ROOT_ON |
> > +
> > CLK_ROOT_SOURCE_SEL(config->apb_root_sel) |
> > +			     CLK_ROOT_PRE_DIV(config->apb_pre_div));
> > +	clock_set_target_val(DRAM_SEL_CFG, CLK_ROOT_ON |
> > +			     CLK_ROOT_SOURCE_SEL(1));
> > +}
> > +
> > +void dram_disable_bypass(void)
> > +{
> > +	clock_set_target_val(DRAM_SEL_CFG, CLK_ROOT_ON |
> > +			     CLK_ROOT_SOURCE_SEL(0));
> > +	clock_set_target_val(DRAM_APB_CLK_ROOT, CLK_ROOT_ON |
> > +			     CLK_ROOT_SOURCE_SEL(4) |
> > +			     CLK_ROOT_PRE_DIV(CLK_ROOT_PRE_DIV5));
> > +}
> > +#endif
> > +
> > diff --git a/arch/arm/mach-imx/imx8m/clock_imx8mq.c
> > b/arch/arm/mach-imx/imx8m/clock_imx8mq.c index
> feecdb50f6..9cfac911e3
> > 100644 --- a/arch/arm/mach-imx/imx8m/clock_imx8mq.c
> > +++ b/arch/arm/mach-imx/imx8m/clock_imx8mq.c
> > @@ -282,7 +282,7 @@ static u32 get_root_src_clk(enum clk_root_src
> > root_src) return 0;
> >  }
> >
> > -static u32 get_root_clk(enum clk_root_index clock_id)
> > +u32 get_root_clk(enum clk_root_index clock_id)
> >  {
> >  	enum clk_root_src root_src;
> >  	u32 post_podf, pre_podf, root_src_clk;
> > diff --git a/arch/arm/mach-imx/imx8m/clock_slice.c
> > b/arch/arm/mach-imx/imx8m/clock_slice.c index 1a67c626f1..dc2a018e00
> > 100644 --- a/arch/arm/mach-imx/imx8m/clock_slice.c
> > +++ b/arch/arm/mach-imx/imx8m/clock_slice.c
> > @@ -13,6 +13,7 @@
> >
> >  static struct ccm_reg *ccm_reg = (struct ccm_reg *)CCM_BASE_ADDR;
> >
> > +#ifdef CONFIG_IMX8MQ
> >  static struct clk_root_map root_array[] = {
> >  	{ARM_A53_CLK_ROOT, CORE_CLOCK_SLICE, 0,
> >  	 {OSC_25M_CLK, ARM_PLL_CLK, SYSTEM_PLL2_500M_CLK,
> > @@ -474,6 +475,466 @@ static struct clk_root_map root_array[] = {
> >  	 {DRAM_PLL1_CLK}
> >  	},
> >  };
> > +#elif defined(CONFIG_IMX8MM)
> > +static struct clk_root_map root_array[] = {
> > +	{ARM_A53_CLK_ROOT, CORE_CLOCK_SLICE, 0,
> > +	 {OSC_24M_CLK, ARM_PLL_CLK, SYSTEM_PLL2_500M_CLK,
> > +	  SYSTEM_PLL2_1000M_CLK, SYSTEM_PLL1_800M_CLK,
> > +	  SYSTEM_PLL1_400M_CLK, AUDIO_PLL1_CLK, SYSTEM_PLL3_CLK}
> > +	},
> > +	{ARM_M4_CLK_ROOT, CORE_CLOCK_SLICE, 1,
> > +	 {OSC_24M_CLK, SYSTEM_PLL2_200M_CLK, SYSTEM_PLL2_250M_CLK,
> > +	  SYSTEM_PLL1_266M_CLK, SYSTEM_PLL1_800M_CLK,
> > +	  AUDIO_PLL1_CLK, VIDEO_PLL_CLK, SYSTEM_PLL3_CLK}
> > +	},
> > +	{VPU_A53_CLK_ROOT, CORE_CLOCK_SLICE, 2,
> > +	 {OSC_24M_CLK, ARM_PLL_CLK, SYSTEM_PLL2_500M_CLK,
> > +	  SYSTEM_PLL2_1000M_CLK, SYSTEM_PLL1_800M_CLK,
> > +	  SYSTEM_PLL1_400M_CLK, AUDIO_PLL1_CLK, VPU_PLL_CLK}
> > +	},
> > +	{GPU3D_CLK_ROOT, CORE_CLOCK_SLICE, 3,
> > +	 {OSC_24M_CLK, GPU_PLL_CLK, SYSTEM_PLL1_800M_CLK,
> > +	  SYSTEM_PLL3_CLK, SYSTEM_PLL2_1000M_CLK,
> > +	  AUDIO_PLL1_CLK, VIDEO_PLL_CLK, AUDIO_PLL2_CLK}
> > +	},
> > +	{GPU2D_CLK_ROOT, CORE_CLOCK_SLICE, 4,
> > +	 {OSC_24M_CLK, GPU_PLL_CLK, SYSTEM_PLL1_800M_CLK,
> > +	  SYSTEM_PLL3_CLK, SYSTEM_PLL2_1000M_CLK,
> > +	  AUDIO_PLL1_CLK, VIDEO_PLL_CLK, AUDIO_PLL2_CLK}
> > +	},
> > +	{MAIN_AXI_CLK_ROOT, BUS_CLOCK_SLICE, 0,
> > +	 {OSC_24M_CLK, SYSTEM_PLL2_333M_CLK, SYSTEM_PLL1_800M_CLK,
> > +	  SYSTEM_PLL2_250M_CLK, SYSTEM_PLL2_1000M_CLK,
> > +	  AUDIO_PLL1_CLK, VIDEO_PLL_CLK, SYSTEM_PLL1_100M_CLK}
> > +	},
> > +	{ENET_AXI_CLK_ROOT, BUS_CLOCK_SLICE, 1,
> > +	 {OSC_24M_CLK, SYSTEM_PLL1_266M_CLK, SYSTEM_PLL1_800M_CLK,
> > +	  SYSTEM_PLL2_250M_CLK, SYSTEM_PLL2_200M_CLK,
> > +	  AUDIO_PLL1_CLK, VIDEO_PLL_CLK, SYSTEM_PLL3_CLK}
> > +	},
> > +	{NAND_USDHC_BUS_CLK_ROOT, BUS_CLOCK_SLICE, 2,
> > +	 {OSC_24M_CLK, SYSTEM_PLL1_266M_CLK, SYSTEM_PLL1_800M_CLK,
> > +	  SYSTEM_PLL2_200M_CLK, SYSTEM_PLL1_133M_CLK,
> > +	  SYSTEM_PLL3_CLK, SYSTEM_PLL2_250M_CLK, AUDIO_PLL1_CLK}
> > +	},
> > +	{VPU_BUS_CLK_ROOT, BUS_CLOCK_SLICE, 3,
> > +	 {OSC_24M_CLK, SYSTEM_PLL1_800M_CLK, VPU_PLL_CLK,
> > +	  AUDIO_PLL2_CLK, SYSTEM_PLL3_CLK, SYSTEM_PLL2_1000M_CLK,
> > +	  SYSTEM_PLL2_200M_CLK, SYSTEM_PLL1_100M_CLK}
> > +	},
> > +	{DISPLAY_AXI_CLK_ROOT, BUS_CLOCK_SLICE, 4,
> > +	 {OSC_24M_CLK, SYSTEM_PLL2_1000M_CLK,
> SYSTEM_PLL1_800M_CLK,
> > +	  SYSTEM_PLL3_CLK, SYSTEM_PLL1_40M_CLK, AUDIO_PLL2_CLK,
> > +	  EXT_CLK_1, EXT_CLK_4}
> > +	},
> > +	{DISPLAY_APB_CLK_ROOT, BUS_CLOCK_SLICE, 5,
> > +	 {OSC_24M_CLK, SYSTEM_PLL2_125M_CLK, SYSTEM_PLL1_800M_CLK,
> > +	  SYSTEM_PLL3_CLK, SYSTEM_PLL1_40M_CLK, AUDIO_PLL2_CLK,
> > +	  EXT_CLK_1, EXT_CLK_3}
> > +	},
> > +	{DISPLAY_RTRM_CLK_ROOT, BUS_CLOCK_SLICE, 6,
> > +	 {OSC_24M_CLK, SYSTEM_PLL1_800M_CLK, SYSTEM_PLL2_200M_CLK,
> > +	  SYSTEM_PLL2_1000M_CLK, AUDIO_PLL1_CLK, VIDEO_PLL_CLK,
> > +	  EXT_CLK_2, EXT_CLK_3}
> > +	},
> > +	{USB_BUS_CLK_ROOT, BUS_CLOCK_SLICE, 7,
> > +	 {OSC_24M_CLK, SYSTEM_PLL2_500M_CLK, SYSTEM_PLL1_800M_CLK,
> > +	  SYSTEM_PLL2_100M_CLK, SYSTEM_PLL2_200M_CLK,
> > +	  EXT_CLK_2, EXT_CLK_4, AUDIO_PLL2_CLK}
> > +	},
> > +	{GPU_AXI_CLK_ROOT, BUS_CLOCK_SLICE, 8,
> > +	 {OSC_24M_CLK, SYSTEM_PLL1_800M_CLK, GPU_PLL_CLK,
> > +	  SYSTEM_PLL3_CLK, SYSTEM_PLL2_1000M_CLK,
> > +	  AUDIO_PLL1_CLK, VIDEO_PLL_CLK, AUDIO_PLL2_CLK}
> > +	},
> > +	{GPU_AHB_CLK_ROOT, BUS_CLOCK_SLICE, 9,
> > +	 {OSC_24M_CLK, SYSTEM_PLL1_800M_CLK, GPU_PLL_CLK,
> > +	  SYSTEM_PLL3_CLK, SYSTEM_PLL2_1000M_CLK,
> > +	  AUDIO_PLL1_CLK, VIDEO_PLL_CLK, AUDIO_PLL2_CLK}
> > +	},
> > +	{NOC_CLK_ROOT, BUS_CLOCK_SLICE, 10,
> > +	 {OSC_24M_CLK, SYSTEM_PLL1_800M_CLK, SYSTEM_PLL3_CLK,
> > +	  SYSTEM_PLL2_1000M_CLK, SYSTEM_PLL2_500M_CLK,
> > +	  AUDIO_PLL1_CLK, VIDEO_PLL_CLK, AUDIO_PLL2_CLK}
> > +	},
> > +	{NOC_APB_CLK_ROOT, BUS_CLOCK_SLICE, 11,
> > +	 {OSC_24M_CLK, SYSTEM_PLL1_400M_CLK, SYSTEM_PLL3_CLK,
> > +	  SYSTEM_PLL2_333M_CLK, SYSTEM_PLL2_200M_CLK,
> > +	  SYSTEM_PLL1_800M_CLK, AUDIO_PLL1_CLK, VIDEO_PLL_CLK}
> > +	},
> > +	{AHB_CLK_ROOT, AHB_CLOCK_SLICE, 0,
> > +	 {OSC_24M_CLK, SYSTEM_PLL1_133M_CLK, SYSTEM_PLL1_800M_CLK,
> > +	  SYSTEM_PLL1_400M_CLK, SYSTEM_PLL2_125M_CLK,
> > +	  SYSTEM_PLL3_CLK, AUDIO_PLL1_CLK, VIDEO_PLL_CLK}
> > +	},
> > +	{AUDIO_AHB_CLK_ROOT, AHB_CLOCK_SLICE, 1,
> > +	 {OSC_24M_CLK, SYSTEM_PLL2_500M_CLK, SYSTEM_PLL1_800M_CLK,
> > +	  SYSTEM_PLL2_1000M_CLK, SYSTEM_PLL2_166M_CLK,
> > +	  SYSTEM_PLL3_CLK, AUDIO_PLL1_CLK, VIDEO_PLL_CLK}
> > +	},
> > +	{MIPI_DSI_ESC_RX_CLK_ROOT, AHB_CLOCK_SLICE, 2,
> > +	 {OSC_24M_CLK, SYSTEM_PLL2_100M_CLK, SYSTEM_PLL1_80M_CLK,
> > +	  SYSTEM_PLL1_800M_CLK, SYSTEM_PLL2_1000M_CLK,
> > +	  SYSTEM_PLL3_CLK, EXT_CLK_3, AUDIO_PLL2_CLK}
> > +	},
> > +	{DRAM_ALT_CLK_ROOT, IP_CLOCK_SLICE, 0,
> > +	 {OSC_24M_CLK, SYSTEM_PLL1_800M_CLK, SYSTEM_PLL1_100M_CLK,
> > +	  SYSTEM_PLL2_500M_CLK, SYSTEM_PLL2_1000M_CLK,
> > +	  SYSTEM_PLL3_CLK, AUDIO_PLL1_CLK, SYSTEM_PLL1_266M_CLK}
> > +	},
> > +	{DRAM_APB_CLK_ROOT, IP_CLOCK_SLICE, 1,
> > +	 {OSC_24M_CLK, SYSTEM_PLL2_200M_CLK, SYSTEM_PLL1_40M_CLK,
> > +	  SYSTEM_PLL1_160M_CLK, SYSTEM_PLL1_800M_CLK,
> > +	  SYSTEM_PLL3_CLK, SYSTEM_PLL2_250M_CLK, AUDIO_PLL2_CLK}
> > +	},
> > +	{VPU_G1_CLK_ROOT, IP_CLOCK_SLICE, 2,
> > +	 {OSC_24M_CLK, VPU_PLL_CLK, SYSTEM_PLL1_800M_CLK,
> > +	  SYSTEM_PLL2_1000M_CLK, SYSTEM_PLL1_100M_CLK,
> > +	  SYSTEM_PLL2_125M_CLK, SYSTEM_PLL3_CLK, AUDIO_PLL1_CLK}
> > +	},
> > +	{VPU_G2_CLK_ROOT, IP_CLOCK_SLICE, 3,
> > +	 {OSC_24M_CLK, VPU_PLL_CLK, SYSTEM_PLL1_800M_CLK,
> > +	  SYSTEM_PLL2_1000M_CLK, SYSTEM_PLL1_100M_CLK,
> > +	  SYSTEM_PLL2_125M_CLK, SYSTEM_PLL3_CLK, AUDIO_PLL1_CLK}
> > +	},
> > +	{DISPLAY_DTRC_CLK_ROOT, IP_CLOCK_SLICE, 4,
> > +	 {OSC_24M_CLK, VIDEO_PLL2_CLK, SYSTEM_PLL1_800M_CLK,
> > +	  SYSTEM_PLL2_1000M_CLK, SYSTEM_PLL1_160M_CLK,
> > +	  VIDEO_PLL_CLK, SYSTEM_PLL3_CLK, AUDIO_PLL2_CLK}
> > +	},
> > +	{DISPLAY_DC8000_CLK_ROOT, IP_CLOCK_SLICE, 5,
> > +	 {OSC_24M_CLK, VIDEO_PLL2_CLK, SYSTEM_PLL1_800M_CLK,
> > +	  SYSTEM_PLL2_1000M_CLK, SYSTEM_PLL1_160M_CLK,
> > +	  VIDEO_PLL_CLK, SYSTEM_PLL3_CLK, AUDIO_PLL2_CLK}
> > +	},
> > +	{PCIE_CTRL_CLK_ROOT, IP_CLOCK_SLICE, 6,
> > +	 {OSC_24M_CLK, SYSTEM_PLL2_250M_CLK, SYSTEM_PLL2_200M_CLK,
> > +	  SYSTEM_PLL1_266M_CLK, SYSTEM_PLL1_800M_CLK,
> > +	  SYSTEM_PLL2_500M_CLK, SYSTEM_PLL2_333M_CLK,
> > SYSTEM_PLL3_CLK}
> > +	},
> > +	{PCIE_PHY_CLK_ROOT, IP_CLOCK_SLICE, 7,
> > +	 {OSC_24M_CLK, SYSTEM_PLL2_100M_CLK, SYSTEM_PLL2_500M_CLK,
> > +	  EXT_CLK_1, EXT_CLK_2, EXT_CLK_3, EXT_CLK_4,
> > +	  SYSTEM_PLL1_400M_CLK}
> > +	},
> > +	{PCIE_AUX_CLK_ROOT, IP_CLOCK_SLICE, 8,
> > +	 {OSC_24M_CLK, SYSTEM_PLL2_200M_CLK, SYSTEM_PLL2_50M_CLK,
> > +	  SYSTEM_PLL3_CLK, SYSTEM_PLL2_100M_CLK,
> SYSTEM_PLL1_80M_CLK,
> > +	  SYSTEM_PLL1_160M_CLK, SYSTEM_PLL1_200M_CLK}
> > +	},
> > +	{DC_PIXEL_CLK_ROOT, IP_CLOCK_SLICE, 9,
> > +	 {OSC_24M_CLK, VIDEO_PLL_CLK, AUDIO_PLL2_CLK,
> > +	  AUDIO_PLL1_CLK, SYSTEM_PLL1_800M_CLK,
> > +	  SYSTEM_PLL2_1000M_CLK, SYSTEM_PLL3_CLK, EXT_CLK_4}
> > +	},
> > +	{LCDIF_PIXEL_CLK_ROOT, IP_CLOCK_SLICE, 10,
> > +	 {OSC_24M_CLK, VIDEO_PLL_CLK, AUDIO_PLL2_CLK,
> > +	  AUDIO_PLL1_CLK, SYSTEM_PLL1_800M_CLK,
> > +	  SYSTEM_PLL2_1000M_CLK, SYSTEM_PLL3_CLK, EXT_CLK_4}
> > +	},
> > +	{SAI1_CLK_ROOT, IP_CLOCK_SLICE, 11,
> > +	 {OSC_24M_CLK, AUDIO_PLL1_CLK, AUDIO_PLL2_CLK,
> > +	  VIDEO_PLL_CLK, SYSTEM_PLL1_133M_CLK,
> > +	  OSC_HDMI_CLK, EXT_CLK_1, EXT_CLK_2}
> > +	},
> > +	{SAI2_CLK_ROOT, IP_CLOCK_SLICE, 12,
> > +	 {OSC_24M_CLK, AUDIO_PLL1_CLK, AUDIO_PLL2_CLK,
> > +	  VIDEO_PLL_CLK, SYSTEM_PLL1_133M_CLK,
> > +	  OSC_HDMI_CLK, EXT_CLK_2, EXT_CLK_3}
> > +	},
> > +	{SAI3_CLK_ROOT, IP_CLOCK_SLICE, 13,
> > +	 {OSC_24M_CLK, AUDIO_PLL1_CLK, AUDIO_PLL2_CLK,
> > +	  VIDEO_PLL_CLK, SYSTEM_PLL1_133M_CLK,
> > +	  OSC_HDMI_CLK, EXT_CLK_3, EXT_CLK_4}
> > +	},
> > +	{SAI4_CLK_ROOT, IP_CLOCK_SLICE, 14,
> > +	 {OSC_24M_CLK, AUDIO_PLL1_CLK, AUDIO_PLL2_CLK,
> > +	  VIDEO_PLL_CLK, SYSTEM_PLL1_133M_CLK,
> > +	  OSC_HDMI_CLK, EXT_CLK_1, EXT_CLK_2}
> > +	},
> > +	{SAI5_CLK_ROOT, IP_CLOCK_SLICE, 15,
> > +	 {OSC_24M_CLK, AUDIO_PLL1_CLK, AUDIO_PLL2_CLK,
> > +	  VIDEO_PLL_CLK, SYSTEM_PLL1_133M_CLK,
> > +	  OSC_HDMI_CLK, EXT_CLK_2, EXT_CLK_3}
> > +	},
> > +	{SAI6_CLK_ROOT, IP_CLOCK_SLICE, 16,
> > +	 {OSC_24M_CLK, AUDIO_PLL1_CLK, AUDIO_PLL2_CLK,
> > +	  VIDEO_PLL_CLK, SYSTEM_PLL1_133M_CLK,
> > +	  OSC_HDMI_CLK, EXT_CLK_3, EXT_CLK_4}
> > +	},
> > +	{SPDIF1_CLK_ROOT, IP_CLOCK_SLICE, 17,
> > +	 {OSC_24M_CLK, AUDIO_PLL1_CLK, AUDIO_PLL2_CLK,
> > +	  VIDEO_PLL_CLK, SYSTEM_PLL1_133M_CLK,
> > +	  OSC_HDMI_CLK, EXT_CLK_2, EXT_CLK_3}
> > +	},
> > +	{SPDIF2_CLK_ROOT, IP_CLOCK_SLICE, 18,
> > +	 {OSC_24M_CLK, AUDIO_PLL1_CLK, AUDIO_PLL2_CLK,
> > +	  VIDEO_PLL_CLK, SYSTEM_PLL1_133M_CLK,
> > +	  OSC_HDMI_CLK, EXT_CLK_3, EXT_CLK_4}
> > +	},
> > +	{ENET_REF_CLK_ROOT, IP_CLOCK_SLICE, 19,
> > +	 {OSC_24M_CLK, SYSTEM_PLL2_125M_CLK, SYSTEM_PLL2_50M_CLK,
> > +	  SYSTEM_PLL2_100M_CLK, SYSTEM_PLL1_160M_CLK,
> > +	  AUDIO_PLL1_CLK, VIDEO_PLL_CLK, EXT_CLK_4}
> > +	},
> > +	{ENET_TIMER_CLK_ROOT, IP_CLOCK_SLICE, 20,
> > +	 {OSC_24M_CLK, SYSTEM_PLL2_100M_CLK, AUDIO_PLL1_CLK,
> > +	  EXT_CLK_1, EXT_CLK_2, EXT_CLK_3, EXT_CLK_4,
> > +	  VIDEO_PLL_CLK}
> > +	},
> > +	{ENET_PHY_REF_CLK_ROOT, IP_CLOCK_SLICE, 21,
> > +	 {OSC_24M_CLK, SYSTEM_PLL2_50M_CLK, SYSTEM_PLL2_125M_CLK,
> > +	  SYSTEM_PLL2_200M_CLK, SYSTEM_PLL2_500M_CLK,
> > +	  AUDIO_PLL1_CLK, VIDEO_PLL_CLK, AUDIO_PLL2_CLK}
> > +	},
> > +	{NAND_CLK_ROOT, IP_CLOCK_SLICE, 22,
> > +	 {OSC_24M_CLK, SYSTEM_PLL2_500M_CLK, AUDIO_PLL1_CLK,
> > +	  SYSTEM_PLL1_400M_CLK, AUDIO_PLL2_CLK, SYSTEM_PLL3_CLK,
> > +	  SYSTEM_PLL2_250M_CLK, VIDEO_PLL_CLK}
> > +	},
> > +	{QSPI_CLK_ROOT, IP_CLOCK_SLICE, 23,
> > +	 {OSC_24M_CLK, SYSTEM_PLL1_400M_CLK, SYSTEM_PLL2_333M_CLK,
> > +	  SYSTEM_PLL2_500M_CLK, AUDIO_PLL2_CLK,
> > +	  SYSTEM_PLL1_266M_CLK, SYSTEM_PLL3_CLK,
> > SYSTEM_PLL1_100M_CLK}
> > +	},
> > +	{USDHC1_CLK_ROOT, IP_CLOCK_SLICE, 24,
> > +	 {OSC_24M_CLK, SYSTEM_PLL1_400M_CLK, SYSTEM_PLL1_800M_CLK,
> > +	  SYSTEM_PLL2_500M_CLK, SYSTEM_PLL3_CLK,
> > +	  SYSTEM_PLL1_266M_CLK, AUDIO_PLL2_CLK,
> SYSTEM_PLL1_100M_CLK}
> > +	},
> > +	{USDHC2_CLK_ROOT, IP_CLOCK_SLICE, 25,
> > +	 {OSC_24M_CLK, SYSTEM_PLL1_400M_CLK, SYSTEM_PLL1_800M_CLK,
> > +	  SYSTEM_PLL2_500M_CLK, SYSTEM_PLL3_CLK,
> > +	  SYSTEM_PLL1_266M_CLK, AUDIO_PLL2_CLK,
> SYSTEM_PLL1_100M_CLK}
> > +	},
> > +	{I2C1_CLK_ROOT, IP_CLOCK_SLICE, 26,
> > +	 {OSC_24M_CLK, SYSTEM_PLL1_160M_CLK, SYSTEM_PLL2_50M_CLK,
> > +	  SYSTEM_PLL3_CLK, AUDIO_PLL1_CLK, VIDEO_PLL_CLK,
> > +	  AUDIO_PLL2_CLK, SYSTEM_PLL1_133M_CLK}
> > +	},
> > +	{I2C2_CLK_ROOT, IP_CLOCK_SLICE, 27,
> > +	 {OSC_24M_CLK, SYSTEM_PLL1_160M_CLK, SYSTEM_PLL2_50M_CLK,
> > +	  SYSTEM_PLL3_CLK, AUDIO_PLL1_CLK, VIDEO_PLL_CLK,
> > +	  AUDIO_PLL2_CLK, SYSTEM_PLL1_133M_CLK}
> > +	},
> > +	{I2C3_CLK_ROOT, IP_CLOCK_SLICE, 28,
> > +	 {OSC_24M_CLK, SYSTEM_PLL1_160M_CLK, SYSTEM_PLL2_50M_CLK,
> > +	  SYSTEM_PLL3_CLK, AUDIO_PLL1_CLK, VIDEO_PLL_CLK,
> > +	  AUDIO_PLL2_CLK, SYSTEM_PLL1_133M_CLK}
> > +	},
> > +	{I2C4_CLK_ROOT, IP_CLOCK_SLICE, 29,
> > +	 {OSC_24M_CLK, SYSTEM_PLL1_160M_CLK, SYSTEM_PLL2_50M_CLK,
> > +	  SYSTEM_PLL3_CLK, AUDIO_PLL1_CLK, VIDEO_PLL_CLK,
> > +	  AUDIO_PLL2_CLK, SYSTEM_PLL1_133M_CLK}
> > +	},
> > +	{UART1_CLK_ROOT, IP_CLOCK_SLICE, 30,
> > +	 {OSC_24M_CLK, SYSTEM_PLL1_80M_CLK, SYSTEM_PLL2_200M_CLK,
> > +	  SYSTEM_PLL2_100M_CLK, SYSTEM_PLL3_CLK,
> > +	  EXT_CLK_2, EXT_CLK_4, AUDIO_PLL2_CLK}
> > +	},
> > +	{UART2_CLK_ROOT, IP_CLOCK_SLICE, 31,
> > +	 {OSC_24M_CLK, SYSTEM_PLL1_80M_CLK, SYSTEM_PLL2_200M_CLK,
> > +	  SYSTEM_PLL2_100M_CLK, SYSTEM_PLL3_CLK,
> > +	  EXT_CLK_2, EXT_CLK_3, AUDIO_PLL2_CLK}
> > +	},
> > +	{UART3_CLK_ROOT, IP_CLOCK_SLICE, 32,
> > +	 {OSC_24M_CLK, SYSTEM_PLL1_80M_CLK, SYSTEM_PLL2_200M_CLK,
> > +	  SYSTEM_PLL2_100M_CLK, SYSTEM_PLL3_CLK,
> > +	  EXT_CLK_2, EXT_CLK_4, AUDIO_PLL2_CLK}
> > +	},
> > +	{UART4_CLK_ROOT, IP_CLOCK_SLICE, 33,
> > +	 {OSC_24M_CLK, SYSTEM_PLL1_80M_CLK, SYSTEM_PLL2_200M_CLK,
> > +	  SYSTEM_PLL2_100M_CLK, SYSTEM_PLL3_CLK,
> > +	  EXT_CLK_2, EXT_CLK_3, AUDIO_PLL2_CLK}
> > +	},
> > +	{USB_CORE_REF_CLK_ROOT, IP_CLOCK_SLICE, 34,
> > +	 {OSC_24M_CLK, SYSTEM_PLL1_100M_CLK, SYSTEM_PLL1_40M_CLK,
> > +	  SYSTEM_PLL2_100M_CLK, SYSTEM_PLL2_200M_CLK,
> > +	  EXT_CLK_2, EXT_CLK_3, AUDIO_PLL2_CLK}
> > +	},
> > +	{USB_PHY_REF_CLK_ROOT, IP_CLOCK_SLICE, 35,
> > +	 {OSC_24M_CLK, SYSTEM_PLL1_100M_CLK, SYSTEM_PLL1_40M_CLK,
> > +	  SYSTEM_PLL2_100M_CLK, SYSTEM_PLL2_200M_CLK,
> > +	  EXT_CLK_2, EXT_CLK_3, AUDIO_PLL2_CLK}
> > +	},
> > +	{GIC_CLK_ROOT, IP_CLOCK_SLICE, 36,
> > +	 {OSC_24M_CLK, SYSTEM_PLL2_200M_CLK, SYSTEM_PLL1_40M_CLK,
> > +	  SYSTEM_PLL2_100M_CLK, SYSTEM_PLL1_800M_CLK,
> > +	  EXT_CLK_2, EXT_CLK_4, AUDIO_PLL2_CLK}
> > +	},
> > +	{ECSPI1_CLK_ROOT, IP_CLOCK_SLICE, 37,
> > +	 {OSC_24M_CLK, SYSTEM_PLL2_200M_CLK, SYSTEM_PLL1_40M_CLK,
> > +	  SYSTEM_PLL1_160M_CLK, SYSTEM_PLL1_800M_CLK,
> > +	  SYSTEM_PLL3_CLK, SYSTEM_PLL2_250M_CLK, AUDIO_PLL2_CLK}
> > +	},
> > +	{ECSPI2_CLK_ROOT, IP_CLOCK_SLICE, 38,
> > +	 {OSC_24M_CLK, SYSTEM_PLL2_200M_CLK, SYSTEM_PLL1_40M_CLK,
> > +	  SYSTEM_PLL1_160M_CLK, SYSTEM_PLL1_800M_CLK,
> > +	  SYSTEM_PLL3_CLK, SYSTEM_PLL2_250M_CLK, AUDIO_PLL2_CLK}
> > +	},
> > +	{PWM1_CLK_ROOT, IP_CLOCK_SLICE, 39,
> > +	 {OSC_24M_CLK, SYSTEM_PLL2_100M_CLK, SYSTEM_PLL1_160M_CLK,
> > +	  SYSTEM_PLL1_40M_CLK, SYSTEM_PLL3_CLK, EXT_CLK_1,
> > +	  SYSTEM_PLL1_80M_CLK, VIDEO_PLL_CLK}
> > +	},
> > +	{PWM2_CLK_ROOT, IP_CLOCK_SLICE, 40,
> > +	 {OSC_24M_CLK, SYSTEM_PLL2_100M_CLK, SYSTEM_PLL1_160M_CLK,
> > +	  SYSTEM_PLL1_40M_CLK, SYSTEM_PLL3_CLK, EXT_CLK_1,
> > +	  SYSTEM_PLL1_80M_CLK, VIDEO_PLL_CLK}
> > +	},
> > +	{PWM3_CLK_ROOT, IP_CLOCK_SLICE, 41,
> > +	 {OSC_24M_CLK, SYSTEM_PLL2_100M_CLK, SYSTEM_PLL1_160M_CLK,
> > +	  SYSTEM_PLL1_40M_CLK, SYSTEM_PLL3_CLK, EXT_CLK_2,
> > +	  SYSTEM_PLL1_80M_CLK, VIDEO_PLL_CLK}
> > +	},
> > +	{PWM4_CLK_ROOT, IP_CLOCK_SLICE, 42,
> > +	 {OSC_24M_CLK, SYSTEM_PLL2_100M_CLK, SYSTEM_PLL1_160M_CLK,
> > +	  SYSTEM_PLL1_40M_CLK, SYSTEM_PLL3_CLK, EXT_CLK_2,
> > +	  SYSTEM_PLL1_80M_CLK, VIDEO_PLL_CLK}
> > +	},
> > +	{GPT1_CLK_ROOT, IP_CLOCK_SLICE, 43,
> > +	 {OSC_24M_CLK, SYSTEM_PLL2_100M_CLK, SYSTEM_PLL1_400M_CLK,
> > +	  SYSTEM_PLL1_40M_CLK, VIDEO_PLL_CLK,
> > +	  SYSTEM_PLL1_80M_CLK, AUDIO_PLL1_CLK, EXT_CLK_1}
> > +	},
> > +	{GPT2_CLK_ROOT, IP_CLOCK_SLICE, 44,
> > +	 {OSC_24M_CLK, SYSTEM_PLL2_100M_CLK, SYSTEM_PLL1_400M_CLK,
> > +	  SYSTEM_PLL1_40M_CLK, VIDEO_PLL_CLK,
> > +	  SYSTEM_PLL1_80M_CLK, AUDIO_PLL1_CLK, EXT_CLK_2}
> > +	},
> > +	{GPT3_CLK_ROOT, IP_CLOCK_SLICE, 45,
> > +	 {OSC_24M_CLK, SYSTEM_PLL2_100M_CLK, SYSTEM_PLL1_400M_CLK,
> > +	  SYSTEM_PLL1_40M_CLK, VIDEO_PLL_CLK,
> > +	  SYSTEM_PLL1_80M_CLK, AUDIO_PLL1_CLK, EXT_CLK_3}
> > +	},
> > +	{GPT4_CLK_ROOT, IP_CLOCK_SLICE, 46,
> > +	 {OSC_24M_CLK, SYSTEM_PLL2_100M_CLK, SYSTEM_PLL1_400M_CLK,
> > +	  SYSTEM_PLL1_40M_CLK, VIDEO_PLL_CLK,
> > +	  SYSTEM_PLL1_80M_CLK, AUDIO_PLL1_CLK, EXT_CLK_1}
> > +	},
> > +	{GPT5_CLK_ROOT, IP_CLOCK_SLICE, 47,
> > +	 {OSC_24M_CLK, SYSTEM_PLL2_100M_CLK, SYSTEM_PLL1_400M_CLK,
> > +	  SYSTEM_PLL1_40M_CLK, VIDEO_PLL_CLK,
> > +	  SYSTEM_PLL1_80M_CLK, AUDIO_PLL1_CLK, EXT_CLK_2}
> > +	},
> > +	{GPT6_CLK_ROOT, IP_CLOCK_SLICE, 48,
> > +	 {OSC_24M_CLK, SYSTEM_PLL2_100M_CLK, SYSTEM_PLL1_400M_CLK,
> > +	  SYSTEM_PLL1_40M_CLK, VIDEO_PLL_CLK,
> > +	  SYSTEM_PLL1_80M_CLK, AUDIO_PLL1_CLK, EXT_CLK_3}
> > +	},
> > +	{TRACE_CLK_ROOT, IP_CLOCK_SLICE, 49,
> > +	 {OSC_24M_CLK, SYSTEM_PLL1_133M_CLK, SYSTEM_PLL1_160M_CLK,
> > +	  VPU_PLL_CLK, SYSTEM_PLL2_125M_CLK,
> > +	  SYSTEM_PLL3_CLK, EXT_CLK_1, EXT_CLK_3}
> > +	},
> > +	{WDOG_CLK_ROOT, IP_CLOCK_SLICE, 50,
> > +	 {OSC_24M_CLK, SYSTEM_PLL1_133M_CLK, SYSTEM_PLL1_160M_CLK,
> > +	  VPU_PLL_CLK, SYSTEM_PLL2_125M_CLK,
> > +	  SYSTEM_PLL3_CLK, SYSTEM_PLL1_80M_CLK,
> SYSTEM_PLL2_166M_CLK}
> > +	},
> > +	{WRCLK_CLK_ROOT, IP_CLOCK_SLICE, 51,
> > +	 {OSC_24M_CLK, SYSTEM_PLL1_40M_CLK, VPU_PLL_CLK,
> > +	  SYSTEM_PLL3_CLK, SYSTEM_PLL2_200M_CLK,
> > +	  SYSTEM_PLL1_266M_CLK, SYSTEM_PLL2_500M_CLK,
> > SYSTEM_PLL1_100M_CLK}
> > +	},
> > +	{IPP_DO_CLKO1, IP_CLOCK_SLICE, 52,
> > +	 {OSC_24M_CLK, SYSTEM_PLL1_800M_CLK, OSC_HDMI_CLK,
> > +	  SYSTEM_PLL1_200M_CLK, AUDIO_PLL2_CLK,
> > +	  SYSTEM_PLL2_500M_CLK, VPU_PLL_CLK, SYSTEM_PLL1_80M_CLK}
> > +	},
> > +	{IPP_DO_CLKO2, IP_CLOCK_SLICE, 53,
> > +	 {OSC_24M_CLK, SYSTEM_PLL2_200M_CLK, SYSTEM_PLL1_400M_CLK,
> > +	  SYSTEM_PLL2_166M_CLK, SYSTEM_PLL3_CLK,
> > +	  AUDIO_PLL1_CLK, VIDEO_PLL_CLK, OSC_32K_CLK}
> > +	},
> > +	{MIPI_DSI_CORE_CLK_ROOT, IP_CLOCK_SLICE, 54,
> > +	 {OSC_24M_CLK, SYSTEM_PLL1_266M_CLK, SYSTEM_PLL2_250M_CLK,
> > +	  SYSTEM_PLL1_800M_CLK, SYSTEM_PLL2_1000M_CLK,
> > +	  SYSTEM_PLL3_CLK, AUDIO_PLL2_CLK, VIDEO_PLL_CLK}
> > +	},
> > +	{MIPI_DSI_PHY_REF_CLK_ROOT, IP_CLOCK_SLICE, 55,
> > +	 {OSC_24M_CLK, SYSTEM_PLL2_125M_CLK, SYSTEM_PLL2_100M_CLK,
> > +	  SYSTEM_PLL1_800M_CLK, SYSTEM_PLL2_1000M_CLK,
> > +	  EXT_CLK_2, AUDIO_PLL2_CLK, VIDEO_PLL_CLK}
> > +	},
> > +	{MIPI_DSI_DBI_CLK_ROOT, IP_CLOCK_SLICE, 56,
> > +	 {OSC_24M_CLK, SYSTEM_PLL1_266M_CLK, SYSTEM_PLL2_100M_CLK,
> > +	  SYSTEM_PLL1_800M_CLK, SYSTEM_PLL2_1000M_CLK,
> > +	  SYSTEM_PLL3_CLK, AUDIO_PLL2_CLK, VIDEO_PLL_CLK}
> > +	},
> > +	{USDHC3_CLK_ROOT, IP_CLOCK_SLICE, 57,
> > +	 {OSC_24M_CLK, SYSTEM_PLL1_400M_CLK, SYSTEM_PLL1_800M_CLK,
> > +	  SYSTEM_PLL2_500M_CLK, SYSTEM_PLL3_CLK,
> > +	  SYSTEM_PLL1_266M_CLK, AUDIO_PLL2_CLK,
> SYSTEM_PLL1_100M_CLK}
> > +	},
> > +	{MIPI_CSI1_CORE_CLK_ROOT, IP_CLOCK_SLICE, 58,
> > +	 {OSC_24M_CLK, SYSTEM_PLL1_266M_CLK, SYSTEM_PLL2_250M_CLK,
> > +	  SYSTEM_PLL1_800M_CLK, SYSTEM_PLL2_1000M_CLK,
> > +	  SYSTEM_PLL3_CLK, AUDIO_PLL2_CLK, VIDEO_PLL_CLK}
> > +	},
> > +	{MIPI_CSI1_PHY_REF_CLK_ROOT, IP_CLOCK_SLICE, 59,
> > +	 {OSC_24M_CLK, SYSTEM_PLL2_333M_CLK, SYSTEM_PLL2_100M_CLK,
> > +	  SYSTEM_PLL1_800M_CLK, SYSTEM_PLL2_1000M_CLK,
> > +	  EXT_CLK_2, AUDIO_PLL2_CLK, VIDEO_PLL_CLK}
> > +	},
> > +	{MIPI_CSI1_ESC_CLK_ROOT, IP_CLOCK_SLICE, 60,
> > +	 {OSC_24M_CLK, SYSTEM_PLL2_100M_CLK, SYSTEM_PLL1_80M_CLK,
> > +	  SYSTEM_PLL1_800M_CLK, SYSTEM_PLL2_1000M_CLK,
> > +	  SYSTEM_PLL3_CLK, EXT_CLK_3, AUDIO_PLL2_CLK}
> > +	},
> > +	{MIPI_CSI2_CORE_CLK_ROOT, IP_CLOCK_SLICE, 61,
> > +	 {OSC_24M_CLK, SYSTEM_PLL1_266M_CLK, SYSTEM_PLL2_250M_CLK,
> > +	  SYSTEM_PLL1_800M_CLK, SYSTEM_PLL2_1000M_CLK,
> > +	  SYSTEM_PLL3_CLK, AUDIO_PLL2_CLK, VIDEO_PLL_CLK}
> > +	},
> > +	{MIPI_CSI2_PHY_REF_CLK_ROOT, IP_CLOCK_SLICE, 62,
> > +	 {OSC_24M_CLK, SYSTEM_PLL2_333M_CLK, SYSTEM_PLL2_100M_CLK,
> > +	  SYSTEM_PLL1_800M_CLK, SYSTEM_PLL2_1000M_CLK,
> > +	  EXT_CLK_2, AUDIO_PLL2_CLK, VIDEO_PLL_CLK}
> > +	},
> > +	{MIPI_CSI2_ESC_CLK_ROOT, IP_CLOCK_SLICE, 63,
> > +	 {OSC_24M_CLK, SYSTEM_PLL2_100M_CLK, SYSTEM_PLL1_80M_CLK,
> > +	  SYSTEM_PLL1_800M_CLK, SYSTEM_PLL2_1000M_CLK,
> > +	  SYSTEM_PLL3_CLK, EXT_CLK_3, AUDIO_PLL2_CLK}
> > +	},
> > +	{PCIE2_CTRL_CLK_ROOT, IP_CLOCK_SLICE, 64,
> > +	 {OSC_24M_CLK, SYSTEM_PLL2_250M_CLK, SYSTEM_PLL2_200M_CLK,
> > +	  SYSTEM_PLL1_266M_CLK, SYSTEM_PLL1_800M_CLK,
> > +	  SYSTEM_PLL2_500M_CLK, SYSTEM_PLL2_333M_CLK,
> > SYSTEM_PLL3_CLK}
> > +	},
> > +	{PCIE2_PHY_CLK_ROOT, IP_CLOCK_SLICE, 65,
> > +	 {OSC_24M_CLK, SYSTEM_PLL2_100M_CLK, SYSTEM_PLL2_500M_CLK,
> > +	  EXT_CLK_1, EXT_CLK_2, EXT_CLK_3,
> > +	  EXT_CLK_4, SYSTEM_PLL1_400M_CLK}
> > +	},
> > +	{PCIE2_AUX_CLK_ROOT, IP_CLOCK_SLICE, 66,
> > +	 {OSC_24M_CLK, SYSTEM_PLL2_200M_CLK, SYSTEM_PLL2_50M_CLK,
> > +	  SYSTEM_PLL3_CLK, SYSTEM_PLL2_100M_CLK,
> > +	  SYSTEM_PLL1_80M_CLK, SYSTEM_PLL1_160M_CLK,
> > SYSTEM_PLL1_200M_CLK}
> > +	},
> > +	{ECSPI3_CLK_ROOT, IP_CLOCK_SLICE, 67,
> > +	 {OSC_24M_CLK, SYSTEM_PLL2_200M_CLK, SYSTEM_PLL1_40M_CLK,
> > +	  SYSTEM_PLL1_160M_CLK, SYSTEM_PLL1_800M_CLK,
> > +	  SYSTEM_PLL3_CLK, SYSTEM_PLL2_250M_CLK, AUDIO_PLL2_CLK}
> > +	},
> > +	{PDM_CLK_ROOT, IP_CLOCK_SLICE, 68,
> > +	 {OSC_24M_CLK, SYSTEM_PLL2_100M_CLK, AUDIO_PLL1_CLK,
> > +	  SYSTEM_PLL1_800M_CLK, SYSTEM_PLL2_1000M_CLK,
> > +	  SYSTEM_PLL3_CLK, EXT_CLK_3, AUDIO_PLL2_CLK},
> > +	},
> > +	{VPU_H1_CLK_ROOT, IP_CLOCK_SLICE, 69,
> > +	 {OSC_24M_CLK, VPU_PLL_CLK, SYSTEM_PLL1_800M_CLK,
> > +	  SYSTEM_PLL2_1000M_CLK, AUDIO_PLL2_CLK,
> > +	  SYSTEM_PLL2_125M_CLK, SYSTEM_PLL3_CLK, AUDIO_PLL1_CLK}
> > +	},
> > +	{DRAM_SEL_CFG, DRAM_SEL_CLOCK_SLICE, 0,
> > +	 {DRAM_PLL1_CLK}
> > +	},
> > +	{CORE_SEL_CFG, CORE_SEL_CLOCK_SLICE, 0,
> > +	 {DRAM_PLL1_CLK}
> > +	},
> > +};
> > +#endif
> >
> >  static int select(enum clk_root_index clock_id)
> >  {
> 
> 
> 
> 
> Best regards,
> 
> Lukasz Majewski
> 
> --
> 
> DENX Software Engineering GmbH,      Managing Director: Wolfgang Denk
> HRB 165235 Munich, Office: Kirchenstr.5, D-82194 Groebenzell, Germany
> Phone: (+49)-8142-66989-59 Fax: (+49)-8142-66989-80 Email:
> lukma at denx.de

^ permalink raw reply	[flat|nested] 75+ messages in thread

* [U-Boot] [PATCH V2 18/51] imx8m: add clk support for i.MX8MM
  2019-07-08  9:32     ` Peng Fan
@ 2019-07-08 10:13       ` Lukasz Majewski
  0 siblings, 0 replies; 75+ messages in thread
From: Lukasz Majewski @ 2019-07-08 10:13 UTC (permalink / raw)
  To: u-boot

Hi Peng,

> > Subject: Re: [U-Boot] [PATCH V2 18/51] imx8m: add clk support for
> > i.MX8MM
> > 
> > Hi Peng,
> >   
> > > Introduce clk implementation for i.MX8MM, including pll
> > > configuration, ccm configuration. Export get_root_clk for CLK
> > > UCLASS driver usage.
> > >
> > > Signed-off-by: Peng Fan <peng.fan@nxp.com>
> > > ---
> > >  arch/arm/include/asm/arch-imx8m/clock.h        |   3 +
> > >  arch/arm/include/asm/arch-imx8m/clock_imx8mm.h | 387  
> > ++++++++++++++  
> > >  arch/arm/mach-imx/imx8m/Makefile               |   1 +
> > >  arch/arm/mach-imx/imx8m/clock_imx8mm.c         | 699
> > > +++++++++++++++++++++++++
> > > arch/arm/mach-imx/imx8m/clock_imx8mq.c         |   2 +-
> > > arch/arm/mach-imx/imx8m/clock_slice.c          | 461  
> > ++++++++++++++++  
> > > 6 files changed, 1552 insertions(+), 1 deletion(-) create mode
> > > 100644 arch/arm/include/asm/arch-imx8m/clock_imx8mm.h create mode
> > > 100644 arch/arm/mach-imx/imx8m/clock_imx8mm.c
> > >
> > > diff --git a/arch/arm/include/asm/arch-imx8m/clock.h
> > > b/arch/arm/include/asm/arch-imx8m/clock.h index
> > > 7225c760fe..5cf4398ebc 100644 ---
> > > a/arch/arm/include/asm/arch-imx8m/clock.h +++
> > > b/arch/arm/include/asm/arch-imx8m/clock.h @@ -7,6 +7,8 @@
> > >
> > >  #ifdef CONFIG_IMX8MQ
> > >  #include <asm/arch/clock_imx8mq.h>
> > > +#elif defined(CONFIG_IMX8MM)
> > > +#include <asm/arch/clock_imx8mm.h>
> > >  #else
> > >  #error "Error no clock.h"
> > >  #endif
> > > @@ -254,6 +256,7 @@ void init_clk_usdhc(u32 index);
> > >  void init_uart_clk(u32 index);
> > >  void init_wdog_clk(void);
> > >  unsigned int mxc_get_clock(enum mxc_clock clk);
> > > +u32 get_root_clk(enum clk_root_index clock_id);
> > >  int clock_enable(enum clk_ccgr_index index, bool enable);
> > >  int clock_root_enabled(enum clk_root_index clock_id);
> > >  int clock_root_cfg(enum clk_root_index clock_id, enum
> > > root_pre_div pre_div, diff --git
> > > a/arch/arm/include/asm/arch-imx8m/clock_imx8mm.h
> > > b/arch/arm/include/asm/arch-imx8m/clock_imx8mm.h new file mode  
> > 100644  
> > > index 0000000000..305514a4ec
> > > --- /dev/null
> > > +++ b/arch/arm/include/asm/arch-imx8m/clock_imx8mm.h
> > > @@ -0,0 +1,387 @@
> > > +/* SPDX-License-Identifier: GPL-2.0+ */
> > > +/*
> > > + * Copyright 2018-2019 NXP
> > > + *
> > > + * Peng Fan <peng.fan@nxp.com>
> > > + */
> > > +
> > > +#ifndef _ASM_ARCH_IMX8MM_CLOCK_H
> > > +#define _ASM_ARCH_IMX8MM_CLOCK_H
> > > +
> > > +#define PLL_1443X_RATE(_rate, _m, _p, _s, _k)
> > > \
> > > +	{
> > > \
> > > +		.rate	=
> > > (_rate),			\
> > > +		.mdiv	=
> > > (_m),				\
> > > +		.pdiv	=
> > > (_p),				\
> > > +		.sdiv	=
> > > (_s),				\
> > > +		.kdiv	=
> > > (_k),				\
> > > +	}
> > > +
> > > +#define LOCK_STATUS	BIT(31)
> > > +#define LOCK_SEL_MASK	BIT(29)
> > > +#define CLKE_MASK	BIT(11)
> > > +#define RST_MASK	BIT(9)
> > > +#define BYPASS_MASK	BIT(4)
> > > +#define	MDIV_SHIFT	12
> > > +#define	MDIV_MASK	GENMASK(21, 12)
> > > +#define PDIV_SHIFT	4
> > > +#define PDIV_MASK	GENMASK(9, 4)
> > > +#define SDIV_SHIFT	0
> > > +#define SDIV_MASK	GENMASK(2, 0)
> > > +#define KDIV_SHIFT	0
> > > +#define KDIV_MASK	GENMASK(15, 0)
> > > +
> > > +struct imx_int_pll_rate_table {
> > > +	u32 rate;
> > > +	int mdiv;
> > > +	int pdiv;
> > > +	int sdiv;
> > > +	int kdiv;
> > > +};
> > > +
> > > +enum pll_clocks {
> > > +	ANATOP_ARM_PLL,
> > > +	ANATOP_VPU_PLL,
> > > +	ANATOP_GPU_PLL,
> > > +	ANATOP_SYSTEM_PLL1,
> > > +	ANATOP_SYSTEM_PLL2,
> > > +	ANATOP_SYSTEM_PLL3,
> > > +	ANATOP_AUDIO_PLL1,
> > > +	ANATOP_AUDIO_PLL2,
> > > +	ANATOP_VIDEO_PLL,
> > > +	ANATOP_DRAM_PLL,
> > > +};
> > > +
> > > +enum clk_root_index {
> > > +	ARM_A53_CLK_ROOT		= 0,
> > > +	ARM_M4_CLK_ROOT			= 1,
> > > +	VPU_A53_CLK_ROOT		= 2,
> > > +	GPU3D_CLK_ROOT			= 3,
> > > +	GPU2D_CLK_ROOT			= 4,
> > > +	MAIN_AXI_CLK_ROOT		= 16,
> > > +	ENET_AXI_CLK_ROOT		= 17,
> > > +	NAND_USDHC_BUS_CLK_ROOT		= 18,
> > > +	VPU_BUS_CLK_ROOT		= 19,
> > > +	DISPLAY_AXI_CLK_ROOT		= 20,
> > > +	DISPLAY_APB_CLK_ROOT		= 21,
> > > +	DISPLAY_RTRM_CLK_ROOT		= 22,
> > > +	USB_BUS_CLK_ROOT		= 23,
> > > +	GPU_AXI_CLK_ROOT		= 24,
> > > +	GPU_AHB_CLK_ROOT		= 25,
> > > +	NOC_CLK_ROOT			= 26,
> > > +	NOC_APB_CLK_ROOT		= 27,
> > > +	AHB_CLK_ROOT			= 32,
> > > +	IPG_CLK_ROOT			= 33,
> > > +	AUDIO_AHB_CLK_ROOT		= 34,
> > > +	MIPI_DSI_ESC_RX_CLK_ROOT	= 36,
> > > +	DRAM_SEL_CFG			= 48,
> > > +	CORE_SEL_CFG			= 49,
> > > +	DRAM_ALT_CLK_ROOT		= 64,
> > > +	DRAM_APB_CLK_ROOT		= 65,
> > > +	VPU_G1_CLK_ROOT			= 66,
> > > +	VPU_G2_CLK_ROOT			= 67,
> > > +	DISPLAY_DTRC_CLK_ROOT		= 68,
> > > +	DISPLAY_DC8000_CLK_ROOT		= 69,
> > > +	PCIE_CTRL_CLK_ROOT		= 70,
> > > +	PCIE_PHY_CLK_ROOT		= 71,
> > > +	PCIE_AUX_CLK_ROOT		= 72,
> > > +	DC_PIXEL_CLK_ROOT		= 73,
> > > +	LCDIF_PIXEL_CLK_ROOT		= 74,
> > > +	SAI1_CLK_ROOT			= 75,
> > > +	SAI2_CLK_ROOT			= 76,
> > > +	SAI3_CLK_ROOT			= 77,
> > > +	SAI4_CLK_ROOT			= 78,
> > > +	SAI5_CLK_ROOT			= 79,
> > > +	SAI6_CLK_ROOT			= 80,
> > > +	SPDIF1_CLK_ROOT			= 81,
> > > +	SPDIF2_CLK_ROOT			= 82,
> > > +	ENET_REF_CLK_ROOT		= 83,
> > > +	ENET_TIMER_CLK_ROOT		= 84,
> > > +	ENET_PHY_REF_CLK_ROOT		= 85,
> > > +	NAND_CLK_ROOT			= 86,
> > > +	QSPI_CLK_ROOT			= 87,
> > > +	USDHC1_CLK_ROOT			= 88,
> > > +	USDHC2_CLK_ROOT			= 89,
> > > +	I2C1_CLK_ROOT			= 90,
> > > +	I2C2_CLK_ROOT			= 91,
> > > +	I2C3_CLK_ROOT			= 92,
> > > +	I2C4_CLK_ROOT			= 93,
> > > +	UART1_CLK_ROOT			= 94,
> > > +	UART2_CLK_ROOT			= 95,
> > > +	UART3_CLK_ROOT			= 96,
> > > +	UART4_CLK_ROOT			= 97,
> > > +	USB_CORE_REF_CLK_ROOT		= 98,
> > > +	USB_PHY_REF_CLK_ROOT		= 99,
> > > +	GIC_CLK_ROOT			= 100,
> > > +	ECSPI1_CLK_ROOT			= 101,
> > > +	ECSPI2_CLK_ROOT			= 102,
> > > +	PWM1_CLK_ROOT			= 103,
> > > +	PWM2_CLK_ROOT			= 104,
> > > +	PWM3_CLK_ROOT			= 105,
> > > +	PWM4_CLK_ROOT			= 106,
> > > +	GPT1_CLK_ROOT			= 107,
> > > +	GPT2_CLK_ROOT			= 108,
> > > +	GPT3_CLK_ROOT			= 109,
> > > +	GPT4_CLK_ROOT			= 110,
> > > +	GPT5_CLK_ROOT			= 111,
> > > +	GPT6_CLK_ROOT			= 112,
> > > +	TRACE_CLK_ROOT			= 113,
> > > +	WDOG_CLK_ROOT			= 114,
> > > +	WRCLK_CLK_ROOT			= 115,
> > > +	IPP_DO_CLKO1			= 116,
> > > +	IPP_DO_CLKO2			= 117,
> > > +	MIPI_DSI_CORE_CLK_ROOT		= 118,
> > > +	MIPI_DSI_PHY_REF_CLK_ROOT	= 119,
> > > +	MIPI_DSI_DBI_CLK_ROOT		= 120,
> > > +	USDHC3_CLK_ROOT			= 121,
> > > +	MIPI_CSI1_CORE_CLK_ROOT		= 122,
> > > +	MIPI_CSI1_PHY_REF_CLK_ROOT	= 123,
> > > +	MIPI_CSI1_ESC_CLK_ROOT		= 124,
> > > +	MIPI_CSI2_CORE_CLK_ROOT		= 125,
> > > +	MIPI_CSI2_PHY_REF_CLK_ROOT	= 126,
> > > +	MIPI_CSI2_ESC_CLK_ROOT		= 127,
> > > +	PCIE2_CTRL_CLK_ROOT		= 128,
> > > +	PCIE2_PHY_CLK_ROOT		= 129,
> > > +	PCIE2_AUX_CLK_ROOT		= 130,
> > > +	ECSPI3_CLK_ROOT			= 131,
> > > +	PDM_CLK_ROOT			= 132,
> > > +	VPU_H1_CLK_ROOT			= 133,
> > > +	CLK_ROOT_MAX,
> > > +};
> > > +
> > > +enum clk_root_src {
> > > +	OSC_24M_CLK,
> > > +	ARM_PLL_CLK,
> > > +	DRAM_PLL1_CLK,
> > > +	VIDEO_PLL2_CLK,
> > > +	VPU_PLL_CLK,
> > > +	GPU_PLL_CLK,
> > > +	SYSTEM_PLL1_800M_CLK,
> > > +	SYSTEM_PLL1_400M_CLK,
> > > +	SYSTEM_PLL1_266M_CLK,
> > > +	SYSTEM_PLL1_200M_CLK,
> > > +	SYSTEM_PLL1_160M_CLK,
> > > +	SYSTEM_PLL1_133M_CLK,
> > > +	SYSTEM_PLL1_100M_CLK,
> > > +	SYSTEM_PLL1_80M_CLK,
> > > +	SYSTEM_PLL1_40M_CLK,
> > > +	SYSTEM_PLL2_1000M_CLK,
> > > +	SYSTEM_PLL2_500M_CLK,
> > > +	SYSTEM_PLL2_333M_CLK,
> > > +	SYSTEM_PLL2_250M_CLK,
> > > +	SYSTEM_PLL2_200M_CLK,
> > > +	SYSTEM_PLL2_166M_CLK,
> > > +	SYSTEM_PLL2_125M_CLK,
> > > +	SYSTEM_PLL2_100M_CLK,
> > > +	SYSTEM_PLL2_50M_CLK,
> > > +	SYSTEM_PLL3_CLK,
> > > +	AUDIO_PLL1_CLK,
> > > +	AUDIO_PLL2_CLK,
> > > +	VIDEO_PLL_CLK,
> > > +	OSC_32K_CLK,
> > > +	EXT_CLK_1,
> > > +	EXT_CLK_2,
> > > +	EXT_CLK_3,
> > > +	EXT_CLK_4,
> > > +	OSC_HDMI_CLK
> > > +};
> > > +
> > > +enum clk_ccgr_index {
> > > +	CCGR_DVFS = 0,
> > > +	CCGR_ANAMIX = 1,
> > > +	CCGR_CPU = 2,
> > > +	CCGR_CSU = 3,
> > > +	CCGR_DEBUG = 4,
> > > +	CCGR_DDR1 = 5,
> > > +	CCGR_ECSPI1 = 7,
> > > +	CCGR_ECSPI2 = 8,
> > > +	CCGR_ECSPI3 = 9,
> > > +	CCGR_ENET1 = 10,
> > > +	CCGR_GPIO1 = 11,
> > > +	CCGR_GPIO2 = 12,
> > > +	CCGR_GPIO3 = 13,
> > > +	CCGR_GPIO4 = 14,
> > > +	CCGR_GPIO5 = 15,
> > > +	CCGR_GPT1 = 16,
> > > +	CCGR_GPT2 = 17,
> > > +	CCGR_GPT3 = 18,
> > > +	CCGR_GPT4 = 19,
> > > +	CCGR_GPT5 = 20,
> > > +	CCGR_GPT6 = 21,
> > > +	CCGR_HS = 22,
> > > +	CCGR_I2C1 = 23,
> > > +	CCGR_I2C2 = 24,
> > > +	CCGR_I2C3 = 25,
> > > +	CCGR_I2C4 = 26,
> > > +	CCGR_IOMUX = 27,
> > > +	CCGR_IOMUX1 = 28,
> > > +	CCGR_IOMUX2 = 29,
> > > +	CCGR_IOMUX3 = 30,
> > > +	CCGR_IOMUX4 = 31,
> > > +	CCGR_SNVSMIX_IPG_CLK = 32,
> > > +	CCGR_MU = 33,
> > > +	CCGR_OCOTP = 34,
> > > +	CCGR_OCRAM = 35,
> > > +	CCGR_OCRAM_S = 36,
> > > +	CCGR_PCIE = 37,
> > > +	CCGR_PERFMON1 = 38,
> > > +	CCGR_PERFMON2 = 39,
> > > +	CCGR_PWM1 = 40,
> > > +	CCGR_PWM2 = 41,
> > > +	CCGR_PWM3 = 42,
> > > +	CCGR_PWM4 = 43,
> > > +	CCGR_QOS = 44,
> > > +	CCGR_QOS_DISPMIX = 45,
> > > +	CCGR_QOS_ETHENET = 46,
> > > +	CCGR_QSPI = 47,
> > > +	CCGR_RAWNAND = 48,
> > > +	CCGR_RDC = 49,
> > > +	CCGR_ROM = 50,
> > > +	CCGR_SAI1 = 51,
> > > +	CCGR_SAI2 = 52,
> > > +	CCGR_SAI3 = 53,
> > > +	CCGR_SAI4 = 54,
> > > +	CCGR_SAI5 = 55,
> > > +	CCGR_SAI6 = 56,
> > > +	CCGR_SCTR = 57,
> > > +	CCGR_SDMA1 = 58,
> > > +	CCGR_SDMA2 = 59,
> > > +	CCGR_SEC_DEBUG = 60,
> > > +	CCGR_SEMA1 = 61,
> > > +	CCGR_SEMA2 = 62,
> > > +	CCGR_SIM_DISPLAY = 63,
> > > +	CCGR_SIM_ENET = 64,
> > > +	CCGR_SIM_M = 65,
> > > +	CCGR_SIM_MAIN = 66,
> > > +	CCGR_SIM_S = 67,
> > > +	CCGR_SIM_WAKEUP = 68,
> > > +	CCGR_SIM_HSIO = 69,
> > > +	CCGR_SIM_VPU = 70,
> > > +	CCGR_SNVS = 71,
> > > +	CCGR_TRACE = 72,
> > > +	CCGR_UART1 = 73,
> > > +	CCGR_UART2 = 74,
> > > +	CCGR_UART3 = 75,
> > > +	CCGR_UART4 = 76,
> > > +	CCGR_USB_MSCALE_PL301 = 77,
> > > +	CCGR_GPU3D = 79,
> > > +	CCGR_USDHC1 = 81,
> > > +	CCGR_USDHC2 = 82,
> > > +	CCGR_WDOG1 = 83,
> > > +	CCGR_WDOG2 = 84,
> > > +	CCGR_WDOG3 = 85,
> > > +	CCGR_VPUG1 = 86,
> > > +	CCGR_GPU_BUS = 87,
> > > +	CCGR_VPUH1 = 89,
> > > +	CCGR_VPUG2 = 90,
> > > +	CCGR_PDM = 91,
> > > +	CCGR_GIC = 92,
> > > +	CCGR_DISPMIX = 93,
> > > +	CCGR_USDHC3 = 94,
> > > +	CCGR_SDMA3 = 95,
> > > +	CCGR_XTAL = 96,
> > > +	CCGR_PLL = 97,
> > > +	CCGR_TEMP_SENSOR = 98,
> > > +	CCGR_VPUMIX_BUS = 99,
> > > +	CCGR_GPU2D = 102,
> > > +	CCGR_MAX
> > > +};
> > > +
> > > +enum clk_src_index {
> > > +	CLK_SRC_CKIL_SYNC_REQ = 0,
> > > +	CLK_SRC_ARM_PLL_EN = 1,
> > > +	CLK_SRC_GPU_PLL_EN = 2,
> > > +	CLK_SRC_VPU_PLL_EN = 3,
> > > +	CLK_SRC_DRAM_PLL_EN = 4,
> > > +	CLK_SRC_SYSTEM_PLL1_EN = 5,
> > > +	CLK_SRC_SYSTEM_PLL2_EN = 6,
> > > +	CLK_SRC_SYSTEM_PLL3_EN = 7,
> > > +	CLK_SRC_AUDIO_PLL1_EN = 8,
> > > +	CLK_SRC_AUDIO_PLL2_EN = 9,
> > > +	CLK_SRC_VIDEO_PLL1_EN = 10,
> > > +	CLK_SRC_RESERVED = 11,
> > > +	CLK_SRC_ARM_PLL = 12,
> > > +	CLK_SRC_GPU_PLL = 13,
> > > +	CLK_SRC_VPU_PLL = 14,
> > > +	CLK_SRC_DRAM_PLL = 15,
> > > +	CLK_SRC_SYSTEM_PLL1_800M = 16,
> > > +	CLK_SRC_SYSTEM_PLL1_400M = 17,
> > > +	CLK_SRC_SYSTEM_PLL1_266M = 18,
> > > +	CLK_SRC_SYSTEM_PLL1_200M = 19,
> > > +	CLK_SRC_SYSTEM_PLL1_160M = 20,
> > > +	CLK_SRC_SYSTEM_PLL1_133M = 21,
> > > +	CLK_SRC_SYSTEM_PLL1_100M = 22,
> > > +	CLK_SRC_SYSTEM_PLL1_80M = 23,
> > > +	CLK_SRC_SYSTEM_PLL1_40M = 24,
> > > +	CLK_SRC_SYSTEM_PLL2_1000M = 25,
> > > +	CLK_SRC_SYSTEM_PLL2_500M = 26,
> > > +	CLK_SRC_SYSTEM_PLL2_333M = 27,
> > > +	CLK_SRC_SYSTEM_PLL2_250M = 28,
> > > +	CLK_SRC_SYSTEM_PLL2_200M = 29,
> > > +	CLK_SRC_SYSTEM_PLL2_166M = 30,
> > > +	CLK_SRC_SYSTEM_PLL2_125M = 31,
> > > +	CLK_SRC_SYSTEM_PLL2_100M = 32,
> > > +	CLK_SRC_SYSTEM_PLL2_50M = 33,
> > > +	CLK_SRC_SYSTEM_PLL3 = 34,
> > > +	CLK_SRC_AUDIO_PLL1 = 35,
> > > +	CLK_SRC_AUDIO_PLL2 = 36,
> > > +	CLK_SRC_VIDEO_PLL1 = 37,
> > > +};
> > > +
> > > +#define INTPLL_LOCK_MASK			BIT(31)
> > > +#define INTPLL_LOCK_SEL_MASK			BIT(29)
> > > +#define INTPLL_EXT_BYPASS_MASK			BIT(28)
> > > +#define INTPLL_DIV20_CLKE_MASK			BIT(27)
> > > +#define INTPLL_DIV20_CLKE_OVERRIDE_MASK		BIT(26)
> > > +#define INTPLL_DIV10_CLKE_MASK			BIT(25)
> > > +#define INTPLL_DIV10_CLKE_OVERRIDE_MASK		BIT(24)
> > > +#define INTPLL_DIV8_CLKE_MASK			BIT(23)
> > > +#define INTPLL_DIV8_CLKE_OVERRIDE_MASK		BIT(22)
> > > +#define INTPLL_DIV6_CLKE_MASK			BIT(21)
> > > +#define INTPLL_DIV6_CLKE_OVERRIDE_MASK		BIT(20)
> > > +#define INTPLL_DIV5_CLKE_MASK			BIT(19)
> > > +#define INTPLL_DIV5_CLKE_OVERRIDE_MASK		BIT(18)
> > > +#define INTPLL_DIV4_CLKE_MASK			BIT(17)
> > > +#define INTPLL_DIV4_CLKE_OVERRIDE_MASK		BIT(16)
> > > +#define INTPLL_DIV3_CLKE_MASK			BIT(15)
> > > +#define INTPLL_DIV3_CLKE_OVERRIDE_MASK		BIT(14)
> > > +#define INTPLL_DIV2_CLKE_MASK			BIT(13)
> > > +#define INTPLL_DIV2_CLKE_OVERRIDE_MASK		BIT(12)
> > > +#define INTPLL_CLKE_MASK			BIT(11)
> > > +#define INTPLL_CLKE_OVERRIDE_MASK		BIT(10)
> > > +#define INTPLL_RST_MASK				BIT(9)
> > > +#define INTPLL_RST_OVERRIDE_MASK		BIT(8)
> > > +#define INTPLL_BYPASS_MASK			BIT(4)
> > > +#define INTPLL_PAD_CLK_SEL_MASK
> > > GENMASK(3, 2) +#define
> > > INTPLL_REF_CLK_SEL_MASK			GENMASK(1, 0) +
> > > +#define INTPLL_MAIN_DIV_MASK		GENMASK(21, 12)
> > > +#define INTPLL_MAIN_DIV_VAL(n)		((n << 12) &
> > > GENMASK(21, 12)) +#define INTPLL_MAIN_DIV_SHIFT		12
> > > +#define INTPLL_PRE_DIV_MASK		GENMASK(9, 4)
> > > +#define INTPLL_PRE_DIV_VAL(n)		((n << 4) &
> > > GENMASK(9, 4)) +#define INTPLL_PRE_DIV_SHIFT		4
> > > +#define INTPLL_POST_DIV_MASK		GENMASK(2, 0)
> > > +#define INTPLL_POST_DIV_VAL(n)		((n << 0) &
> > > GENMASK(2, 0)) +#define INTPLL_POST_DIV_SHIFT		0
> > > +
> > > +#define INTPLL_LOCK_CON_DLY_MASK	GENMASK(5, 4)
> > > +#define INTPLL_LOCK_CON_DLY_SHIFT	4
> > > +#define INTPLL_LOCK_CON_OUT_MASK	GENMASK(3, 2)
> > > +#define INTPLL_LOCK_CON_OUT_SHIFT	2
> > > +#define INTPLL_LOCK_CON_IN_MASK		GENMASK(1, 0)
> > > +#define INTPLL_LOCK_CON_IN_SHIFT	0
> > > +
> > > +#define INTPLL_LRD_EN_MASK		BIT(21)
> > > +#define INTPLL_FOUT_MASK		BIT(20)
> > > +#define INTPLL_AFC_SEL_MASK		BIT(19)
> > > +#define INTPLL_PBIAS_CTRL_MASK		BIT(18)
> > > +#define INTPLL_PBIAS_CTRL_EN_MASK	BIT(17)
> > > +#define INTPLL_AFCINIT_SEL_MASK		BIT(16)
> > > +#define INTPLL_FSEL_MASK		BIT(14)
> > > +#define INTPLL_FEED_EN_MASK		BIT(13)
> > > +#define INTPLL_EXTAFC_MASK		GENMASK(7, 3)
> > > +#define INTPLL_AFC_EN_MASK		BIT(2)
> > > +#define INTPLL_ICP_MASK			GENMASK(1, 0)
> > > +
> > > +#endif
> > > diff --git a/arch/arm/mach-imx/imx8m/Makefile
> > > b/arch/arm/mach-imx/imx8m/Makefile index 42a1544c6b..92184f3135  
> > 100644  
> > > --- a/arch/arm/mach-imx/imx8m/Makefile
> > > +++ b/arch/arm/mach-imx/imx8m/Makefile
> > > @@ -5,3 +5,4 @@
> > >  obj-y += lowlevel_init.o
> > >  obj-y += clock_slice.o soc.o
> > >  obj-$(CONFIG_IMX8MQ) += clock_imx8mq.o
> > > +obj-$(CONFIG_IMX8MM) += clock_imx8mm.o
> > > diff --git a/arch/arm/mach-imx/imx8m/clock_imx8mm.c
> > > b/arch/arm/mach-imx/imx8m/clock_imx8mm.c new file mode 100644
> > > index 0000000000..07399023d5
> > > --- /dev/null
> > > +++ b/arch/arm/mach-imx/imx8m/clock_imx8mm.c
> > > @@ -0,0 +1,699 @@
> > > +// SPDX-License-Identifier: GPL-2.0+
> > > +/*
> > > + * Copyright 2018-2019 NXP
> > > + *
> > > + * Peng Fan <peng.fan@nxp.com>
> > > + */
> > > +
> > > +#include <common.h>
> > > +#include <asm/arch/clock.h>
> > > +#include <asm/arch/imx-regs.h>
> > > +#include <asm/arch/sys_proto.h>
> > > +#include <asm/io.h>
> > > +#include <clk.h>
> > > +#include <clk-uclass.h>
> > > +#include <dt-bindings/clock/imx8mm-clock.h>
> > > +#include <div64.h>
> > > +#include <errno.h>
> > > +
> > > +DECLARE_GLOBAL_DATA_PTR;
> > > +
> > > +static struct anamix_pll *ana_pll = (struct anamix_pll
> > > *)ANATOP_BASE_ADDR; +
> > > +void enable_ocotp_clk(unsigned char enable)
> > > +{
> > > +	clock_enable(CCGR_OCOTP, !!enable);
> > > +}
> > > +
> > > +int enable_i2c_clk(unsigned char enable, unsigned int i2c_num)
> > > +{
> > > +	/* 0 - 3 is valid i2c num */
> > > +	if (i2c_num > 3)
> > > +		return -EINVAL;
> > > +
> > > +	clock_enable(CCGR_I2C1 + i2c_num, !!enable);
> > > +  
> > 
> > This is exactly what we want to remove from the legacy U-Boot code
> > base
> > - the i2c_num index.
> > 
> > First of all this function is a generic one and shall be excluded,
> > not copied (similar instanced of it you will find for: mx53, mx6,
> > mx7 and even mx8).
> > 
> > 
> > BUT most of all the problem is with DTS/DM adoption. To operate it
> > correctly you need the index (i2c_num), which is not present in the
> > DTS description.
> > 
> > Instead, you have the udevice, which doesn't need and shouldn't have
> > this information.  
> 
> SPL_DM is not a must. keep enable_i2c_clk could help non-DM.

The SPL conversion for DM has been deferred - yes. However, I do have a
feeling that we will come into it (DM SPL conversion) sooner than
latter.

> 
> > 
> > By introducing this code you also introduce a hack to convert the
> > I2C controller base address to index, which is wrong. Moreover, the
> > alias doesn't help here as it may be different from the controller
> > (as described here: https://patchwork.ozlabs.org/patch/1019855/).
> > 
> > I had similar problem with eMMC driver (the above link). The only
> > way to do it correctly was to port CCF. And that _was_ the
> > motivation to port it.  
> 
> With CONFIG_IS_ENABLED(CLK), you could use clk uclass api, right? 

As I've pointed out in the CCF README, the uclass has several problems
on its own. 

The whole point of CCF is:

1. Avoid the need to define indexes (which doesn't match with aliases).

2. Reduce the maintenance effort as the code comes from Linux kernel
(at least as much as possible).

> 
> > 
> > 
> > Considering the above - I'm against for adding this code for new
> > SoCs.  
> 
> I would hope not push me to convert to CCF now.

I don't want to push you (this is not how the community works).

I've just explained what problems I've encountered previously (with
i.MX6Q conversion to DM/DTS) and why I've decided to port CCF (I even
had the first patchset which was cleaning up the "legacy" clock code to
work with DM/DTS based drivers; fsl_esdhc, fec, etc).

> I tried to continue
> CCF after you addressed Simon's comments, but my board not boot up.

This is strange - in the end I did not change much of it. The most
notable change was to use udev->uclass_priv instead of
udev->driver_data.

(I guess that you have some udev->driver_data referenced instead of
udev->uclass_priv in one of ported i.MX8 drivers).

> It costs me too much time on this, 

Hmm.... What can I say - you are not the only one here.

> I would wait CCF land in mainline
> and mature, then I reconsider converting i.MX8M.

Frankly speaking, it never works like that. After the code is pulled it
will stay there until the last i.MX8 device is removed from the code
base.

The only way to get the adoption (and in fact help with
testing/improving the code) is to add support for it from the outset.


In the end of the day it is up to the community to decide.

> 
> Regards,
> Peng.
> 
> > 
> > NAK.
> >   
> > > +	return 0;
> > > +}
> > > +
> > > +void init_uart_clk(u32 index)
> > > +{
> > > +	/*
> > > +	 * set uart clock root
> > > +	 * 24M OSC
> > > +	 */
> > > +	switch (index) {
> > > +	case 0:
> > > +		clock_enable(CCGR_UART1, 0);
> > > +		clock_set_target_val(UART1_CLK_ROOT, CLK_ROOT_ON
> > > |
> > > +				     CLK_ROOT_SOURCE_SEL(0));
> > > +		clock_enable(CCGR_UART1, 1);
> > > +		return;
> > > +	case 1:
> > > +		clock_enable(CCGR_UART2, 0);
> > > +		clock_set_target_val(UART2_CLK_ROOT, CLK_ROOT_ON
> > > |
> > > +				     CLK_ROOT_SOURCE_SEL(0));
> > > +		clock_enable(CCGR_UART2, 1);
> > > +		return;
> > > +	case 2:
> > > +		clock_enable(CCGR_UART3, 0);
> > > +		clock_set_target_val(UART3_CLK_ROOT, CLK_ROOT_ON
> > > |
> > > +				     CLK_ROOT_SOURCE_SEL(0));
> > > +		clock_enable(CCGR_UART3, 1);
> > > +		return;
> > > +	case 3:
> > > +		clock_enable(CCGR_UART4, 0);
> > > +		clock_set_target_val(UART4_CLK_ROOT, CLK_ROOT_ON
> > > |
> > > +				     CLK_ROOT_SOURCE_SEL(0));
> > > +		clock_enable(CCGR_UART4, 1);
> > > +		return;
> > > +	default:
> > > +		printf("Invalid uart index\n");
> > > +		return;
> > > +	}
> > > +}
> > > +
> > > +void init_clk_usdhc(u32 index)
> > > +{
> > > +	/*
> > > +	 * set usdhc clock root
> > > +	 * sys pll1 400M
> > > +	 */
> > > +	switch (index) {
> > > +	case 0:
> > > +		clock_enable(CCGR_USDHC1, 0);
> > > +		clock_set_target_val(USDHC1_CLK_ROOT,
> > > CLK_ROOT_ON |
> > > +				     CLK_ROOT_SOURCE_SEL(1) |
> > > +
> > > CLK_ROOT_POST_DIV(CLK_ROOT_POST_DIV2));
> > > +		clock_enable(CCGR_USDHC1, 1);
> > > +		return;
> > > +	case 1:
> > > +		clock_enable(CCGR_USDHC2, 0);
> > > +		clock_set_target_val(USDHC2_CLK_ROOT,
> > > CLK_ROOT_ON |
> > > +				     CLK_ROOT_SOURCE_SEL(1) |
> > > +
> > > CLK_ROOT_POST_DIV(CLK_ROOT_POST_DIV2));
> > > +		clock_enable(CCGR_USDHC2, 1);
> > > +		return;
> > > +	case 2:
> > > +		clock_enable(CCGR_USDHC3, 0);
> > > +		clock_set_target_val(USDHC3_CLK_ROOT,
> > > CLK_ROOT_ON |
> > > +				     CLK_ROOT_SOURCE_SEL(1) |
> > > +
> > > CLK_ROOT_POST_DIV(CLK_ROOT_POST_DIV2));
> > > +		clock_enable(CCGR_USDHC3, 1);
> > > +		return;
> > > +	default:
> > > +		printf("Invalid usdhc index\n");
> > > +		return;
> > > +	}
> > > +}
> > > +
> > > +void init_wdog_clk(void)
> > > +{
> > > +	clock_enable(CCGR_WDOG1, 0);
> > > +	clock_enable(CCGR_WDOG2, 0);
> > > +	clock_enable(CCGR_WDOG3, 0);
> > > +	clock_set_target_val(WDOG_CLK_ROOT, CLK_ROOT_ON |
> > > +			     CLK_ROOT_SOURCE_SEL(0));
> > > +	clock_enable(CCGR_WDOG1, 1);
> > > +	clock_enable(CCGR_WDOG2, 1);
> > > +	clock_enable(CCGR_WDOG3, 1);
> > > +}
> > > +
> > > +int clock_init(void)
> > > +{
> > > +	u32 val_cfg0;
> > > +
> > > +	/*
> > > +	 * The gate is not exported to clk tree, so configure
> > > them here.
> > > +	 * According to ANAMIX SPEC
> > > +	 * sys pll1 fixed at 800MHz
> > > +	 * sys pll2 fixed at 1GHz
> > > +	 * Here we only enable the outputs.
> > > +	 */
> > > +	val_cfg0 = readl(&ana_pll->sys_pll1_gnrl_ctl);
> > > +	val_cfg0 |= INTPLL_CLKE_MASK | INTPLL_DIV2_CLKE_MASK |
> > > +		INTPLL_DIV3_CLKE_MASK | INTPLL_DIV4_CLKE_MASK |
> > > +		INTPLL_DIV5_CLKE_MASK | INTPLL_DIV6_CLKE_MASK |
> > > +		INTPLL_DIV8_CLKE_MASK | INTPLL_DIV10_CLKE_MASK |
> > > +		INTPLL_DIV20_CLKE_MASK;
> > > +	writel(val_cfg0, &ana_pll->sys_pll1_gnrl_ctl);
> > > +
> > > +	val_cfg0 = readl(&ana_pll->sys_pll2_gnrl_ctl);
> > > +	val_cfg0 |= INTPLL_CLKE_MASK | INTPLL_DIV2_CLKE_MASK |
> > > +		INTPLL_DIV3_CLKE_MASK | INTPLL_DIV4_CLKE_MASK |
> > > +		INTPLL_DIV5_CLKE_MASK | INTPLL_DIV6_CLKE_MASK |
> > > +		INTPLL_DIV8_CLKE_MASK | INTPLL_DIV10_CLKE_MASK |
> > > +		INTPLL_DIV20_CLKE_MASK;
> > > +	writel(val_cfg0, &ana_pll->sys_pll2_gnrl_ctl);
> > > +
> > > +	intpll_configure(ANATOP_SYSTEM_PLL3, MHZ(750));
> > > +	clock_set_target_val(NOC_CLK_ROOT,
> > > +			     CLK_ROOT_ON |
> > > CLK_ROOT_SOURCE_SEL(2)); +
> > > +	/* config GIC to sys_pll2_100m */
> > > +	clock_enable(CCGR_GIC, 0);
> > > +	clock_set_target_val(GIC_CLK_ROOT, CLK_ROOT_ON |
> > > +			     CLK_ROOT_SOURCE_SEL(3));
> > > +	clock_enable(CCGR_GIC, 1);
> > > +
> > > +	clock_set_target_val(NAND_USDHC_BUS_CLK_ROOT,
> > > CLK_ROOT_ON |
> > > +			     CLK_ROOT_SOURCE_SEL(1));
> > > +
> > > +	clock_enable(CCGR_DDR1, 0);
> > > +	clock_set_target_val(DRAM_ALT_CLK_ROOT, CLK_ROOT_ON |
> > > +			     CLK_ROOT_SOURCE_SEL(1));
> > > +	clock_set_target_val(DRAM_APB_CLK_ROOT, CLK_ROOT_ON |
> > > +			     CLK_ROOT_SOURCE_SEL(1));
> > > +	clock_enable(CCGR_DDR1, 1);
> > > +
> > > +	init_wdog_clk();
> > > +
> > > +	clock_enable(CCGR_TEMP_SENSOR, 1);
> > > +
> > > +	clock_enable(CCGR_SEC_DEBUG, 1);
> > > +
> > > +	return 0;
> > > +}
> > > +
> > > +u32 decode_intpll(enum clk_root_src intpll)
> > > +{
> > > +	u32 pll_gnrl_ctl, pll_div_ctl, pll_clke_mask;
> > > +	u32 main_div, pre_div, post_div, div;
> > > +	u64 freq;
> > > +
> > > +	switch (intpll) {
> > > +	case ARM_PLL_CLK:
> > > +		pll_gnrl_ctl = readl(&ana_pll->arm_pll_gnrl_ctl);
> > > +		pll_div_ctl = readl(&ana_pll->arm_pll_div_ctl);
> > > +		break;
> > > +	case GPU_PLL_CLK:
> > > +		pll_gnrl_ctl = readl(&ana_pll->gpu_pll_gnrl_ctl);
> > > +		pll_div_ctl = readl(&ana_pll->gpu_pll_div_ctl);
> > > +		break;
> > > +	case VPU_PLL_CLK:
> > > +		pll_gnrl_ctl = readl(&ana_pll->vpu_pll_gnrl_ctl);
> > > +		pll_div_ctl = readl(&ana_pll->vpu_pll_div_ctl);
> > > +		break;
> > > +	case SYSTEM_PLL1_800M_CLK:
> > > +	case SYSTEM_PLL1_400M_CLK:
> > > +	case SYSTEM_PLL1_266M_CLK:
> > > +	case SYSTEM_PLL1_200M_CLK:
> > > +	case SYSTEM_PLL1_160M_CLK:
> > > +	case SYSTEM_PLL1_133M_CLK:
> > > +	case SYSTEM_PLL1_100M_CLK:
> > > +	case SYSTEM_PLL1_80M_CLK:
> > > +	case SYSTEM_PLL1_40M_CLK:
> > > +		pll_gnrl_ctl =
> > > readl(&ana_pll->sys_pll1_gnrl_ctl);
> > > +		pll_div_ctl = readl(&ana_pll->sys_pll1_div_ctl);
> > > +		break;
> > > +	case SYSTEM_PLL2_1000M_CLK:
> > > +	case SYSTEM_PLL2_500M_CLK:
> > > +	case SYSTEM_PLL2_333M_CLK:
> > > +	case SYSTEM_PLL2_250M_CLK:
> > > +	case SYSTEM_PLL2_200M_CLK:
> > > +	case SYSTEM_PLL2_166M_CLK:
> > > +	case SYSTEM_PLL2_125M_CLK:
> > > +	case SYSTEM_PLL2_100M_CLK:
> > > +	case SYSTEM_PLL2_50M_CLK:
> > > +		pll_gnrl_ctl =
> > > readl(&ana_pll->sys_pll2_gnrl_ctl);
> > > +		pll_div_ctl = readl(&ana_pll->sys_pll2_div_ctl);
> > > +		break;
> > > +	case SYSTEM_PLL3_CLK:
> > > +		pll_gnrl_ctl =
> > > readl(&ana_pll->sys_pll3_gnrl_ctl);
> > > +		pll_div_ctl = readl(&ana_pll->sys_pll3_div_ctl);
> > > +		break;
> > > +	default:
> > > +		return -EINVAL;
> > > +	}
> > > +
> > > +	/* Only support SYS_XTAL 24M, PAD_CLK not take into
> > > consideration */
> > > +	if ((pll_gnrl_ctl & INTPLL_REF_CLK_SEL_MASK) != 0)
> > > +		return 0;
> > > +
> > > +	if ((pll_gnrl_ctl & INTPLL_RST_MASK) == 0)
> > > +		return 0;
> > > +
> > > +	/*
> > > +	 * When BYPASS is equal to 1, PLL enters the bypass mode
> > > +	 * regardless of the values of RESETB
> > > +	 */
> > > +	if (pll_gnrl_ctl & INTPLL_BYPASS_MASK)
> > > +		return 24000000u;
> > > +
> > > +	if (!(pll_gnrl_ctl & INTPLL_LOCK_MASK)) {
> > > +		puts("pll not locked\n");
> > > +		return 0;
> > > +	}
> > > +
> > > +	switch (intpll) {
> > > +	case ARM_PLL_CLK:
> > > +	case GPU_PLL_CLK:
> > > +	case VPU_PLL_CLK:
> > > +	case SYSTEM_PLL3_CLK:
> > > +	case SYSTEM_PLL1_800M_CLK:
> > > +	case SYSTEM_PLL2_1000M_CLK:
> > > +		pll_clke_mask = INTPLL_CLKE_MASK;
> > > +		div = 1;
> > > +		break;
> > > +
> > > +	case SYSTEM_PLL1_400M_CLK:
> > > +	case SYSTEM_PLL2_500M_CLK:
> > > +		pll_clke_mask = INTPLL_DIV2_CLKE_MASK;
> > > +		div = 2;
> > > +		break;
> > > +
> > > +	case SYSTEM_PLL1_266M_CLK:
> > > +	case SYSTEM_PLL2_333M_CLK:
> > > +		pll_clke_mask = INTPLL_DIV3_CLKE_MASK;
> > > +		div = 3;
> > > +		break;
> > > +
> > > +	case SYSTEM_PLL1_200M_CLK:
> > > +	case SYSTEM_PLL2_250M_CLK:
> > > +		pll_clke_mask = INTPLL_DIV4_CLKE_MASK;
> > > +		div = 4;
> > > +		break;
> > > +
> > > +	case SYSTEM_PLL1_160M_CLK:
> > > +	case SYSTEM_PLL2_200M_CLK:
> > > +		pll_clke_mask = INTPLL_DIV5_CLKE_MASK;
> > > +		div = 5;
> > > +		break;
> > > +
> > > +	case SYSTEM_PLL1_133M_CLK:
> > > +	case SYSTEM_PLL2_166M_CLK:
> > > +		pll_clke_mask = INTPLL_DIV6_CLKE_MASK;
> > > +		div = 6;
> > > +		break;
> > > +
> > > +	case SYSTEM_PLL1_100M_CLK:
> > > +	case SYSTEM_PLL2_125M_CLK:
> > > +		pll_clke_mask = INTPLL_DIV8_CLKE_MASK;
> > > +		div = 8;
> > > +		break;
> > > +
> > > +	case SYSTEM_PLL1_80M_CLK:
> > > +	case SYSTEM_PLL2_100M_CLK:
> > > +		pll_clke_mask = INTPLL_DIV10_CLKE_MASK;
> > > +		div = 10;
> > > +		break;
> > > +
> > > +	case SYSTEM_PLL1_40M_CLK:
> > > +	case SYSTEM_PLL2_50M_CLK:
> > > +		pll_clke_mask = INTPLL_DIV20_CLKE_MASK;
> > > +		div = 20;
> > > +		break;
> > > +	default:
> > > +		return -EINVAL;
> > > +	}
> > > +
> > > +	if ((pll_gnrl_ctl & pll_clke_mask) == 0)
> > > +		return 0;
> > > +
> > > +	main_div = (pll_div_ctl & INTPLL_MAIN_DIV_MASK) >>
> > > +		INTPLL_MAIN_DIV_SHIFT;
> > > +	pre_div = (pll_div_ctl & INTPLL_PRE_DIV_MASK) >>
> > > +		INTPLL_PRE_DIV_SHIFT;
> > > +	post_div = (pll_div_ctl & INTPLL_POST_DIV_MASK) >>
> > > +		INTPLL_POST_DIV_SHIFT;
> > > +
> > > +	/* FFVCO = (m * FFIN) / p, FFOUT = (m * FFIN) / (p *
> > > 2^s) */
> > > +	freq = 24000000ULL * main_div;
> > > +	return lldiv(freq, pre_div * (1 << post_div) * div);
> > > +}
> > > +
> > > +u32 decode_fracpll(enum clk_root_src frac_pll)
> > > +{
> > > +	u32 pll_gnrl_ctl, pll_fdiv_ctl0, pll_fdiv_ctl1;
> > > +	u32 main_div, pre_div, post_div, k;
> > > +
> > > +	switch (frac_pll) {
> > > +	case DRAM_PLL1_CLK:
> > > +		pll_gnrl_ctl =
> > > readl(&ana_pll->dram_pll_gnrl_ctl);
> > > +		pll_fdiv_ctl0 =
> > > readl(&ana_pll->dram_pll_fdiv_ctl0);
> > > +		pll_fdiv_ctl1 =
> > > readl(&ana_pll->dram_pll_fdiv_ctl1);
> > > +		break;
> > > +	case AUDIO_PLL1_CLK:
> > > +		pll_gnrl_ctl =
> > > readl(&ana_pll->audio_pll1_gnrl_ctl);
> > > +		pll_fdiv_ctl0 =
> > > readl(&ana_pll->audio_pll1_fdiv_ctl0);
> > > +		pll_fdiv_ctl1 =
> > > readl(&ana_pll->audio_pll1_fdiv_ctl1);
> > > +		break;
> > > +	case AUDIO_PLL2_CLK:
> > > +		pll_gnrl_ctl =
> > > readl(&ana_pll->audio_pll2_gnrl_ctl);
> > > +		pll_fdiv_ctl0 =
> > > readl(&ana_pll->audio_pll2_fdiv_ctl0);
> > > +		pll_fdiv_ctl1 =
> > > readl(&ana_pll->audio_pll2_fdiv_ctl1);
> > > +		break;
> > > +	case VIDEO_PLL_CLK:
> > > +		pll_gnrl_ctl =
> > > readl(&ana_pll->video_pll1_gnrl_ctl);
> > > +		pll_fdiv_ctl0 =
> > > readl(&ana_pll->video_pll1_fdiv_ctl0);
> > > +		pll_fdiv_ctl1 =
> > > readl(&ana_pll->video_pll1_fdiv_ctl1);
> > > +		break;
> > > +	default:
> > > +		printf("Not supported\n");
> > > +		return 0;
> > > +	}
> > > +
> > > +	/* Only support SYS_XTAL 24M, PAD_CLK not take into
> > > consideration */
> > > +	if ((pll_gnrl_ctl & INTPLL_REF_CLK_SEL_MASK) != 0)
> > > +		return 0;
> > > +
> > > +	if ((pll_gnrl_ctl & INTPLL_RST_MASK) == 0)
> > > +		return 0;
> > > +	/*
> > > +	 * When BYPASS is equal to 1, PLL enters the bypass mode
> > > +	 * regardless of the values of RESETB
> > > +	 */
> > > +	if (pll_gnrl_ctl & INTPLL_BYPASS_MASK)
> > > +		return 24000000u;
> > > +
> > > +	if (!(pll_gnrl_ctl & INTPLL_LOCK_MASK)) {
> > > +		puts("pll not locked\n");
> > > +		return 0;
> > > +	}
> > > +
> > > +	if (!(pll_gnrl_ctl & INTPLL_CLKE_MASK))
> > > +		return 0;
> > > +
> > > +	main_div = (pll_fdiv_ctl0 & INTPLL_MAIN_DIV_MASK) >>
> > > +		INTPLL_MAIN_DIV_SHIFT;
> > > +	pre_div = (pll_fdiv_ctl0 & INTPLL_PRE_DIV_MASK) >>
> > > +		INTPLL_PRE_DIV_SHIFT;
> > > +	post_div = (pll_fdiv_ctl0 & INTPLL_POST_DIV_MASK) >>
> > > +		INTPLL_POST_DIV_SHIFT;
> > > +
> > > +	k = pll_fdiv_ctl1 & GENMASK(15, 0);
> > > +
> > > +	/*
> > > +	 * FFOUT = ((m + k / 65536) * FFIN) / (p * 2^s),
> > > +	 * 1 ≤ p ≤ 63, 64 ≤ m ≤ 1023, 0 ≤ s ≤ 6
> > > +	 */
> > > +	return lldiv((main_div * 65536 + k) * 24000000ULL,
> > > +		     65536 * pre_div * (1 << post_div));
> > > +}
> > > +
> > > +static struct imx_int_pll_rate_table imx8mm_fracpll_tbl[] = {
> > > +	PLL_1443X_RATE(800000000U, 300, 9, 0, 0),
> > > +	PLL_1443X_RATE(750000000U, 250, 8, 0, 0),
> > > +	PLL_1443X_RATE(650000000U, 325, 3, 2, 0),
> > > +	PLL_1443X_RATE(600000000U, 300, 3, 2, 0),
> > > +	PLL_1443X_RATE(594000000U, 99, 1, 2, 0),
> > > +	PLL_1443X_RATE(400000000U, 300, 9, 1, 0),
> > > +	PLL_1443X_RATE(266666667U, 400, 9, 2, 0),
> > > +	PLL_1443X_RATE(167000000U, 334, 3, 4, 0),
> > > +	PLL_1443X_RATE(100000000U, 300, 9, 3, 0),
> > > +};
> > > +
> > > +int fracpll_configure(enum pll_clocks pll, u32 freq)
> > > +{
> > > +	int i;
> > > +	u32 tmp, div_val;
> > > +	void *pll_base;
> > > +	struct imx_int_pll_rate_table *rate;
> > > +
> > > +	for (i = 0; i < ARRAY_SIZE(imx8mm_fracpll_tbl); i++) {
> > > +		if (freq == imx8mm_fracpll_tbl[i].rate)
> > > +			break;
> > > +	}
> > > +
> > > +	if (i == ARRAY_SIZE(imx8mm_fracpll_tbl)) {
> > > +		printf("No matched freq table %u\n", freq);
> > > +		return -EINVAL;
> > > +	}
> > > +
> > > +	rate = &imx8mm_fracpll_tbl[i];
> > > +
> > > +	switch (pll) {
> > > +	case ANATOP_DRAM_PLL:
> > > +		setbits_le32(GPC_BASE_ADDR + 0xEC, 1 << 7);
> > > +		setbits_le32(GPC_BASE_ADDR + 0xF8, 1 << 5);
> > > +		writel(SRC_DDR1_ENABLE_MASK, SRC_BASE_ADDR +
> > > 0x1004); +
> > > +		pll_base = &ana_pll->dram_pll_gnrl_ctl;
> > > +		break;
> > > +	case ANATOP_VIDEO_PLL:
> > > +		pll_base = &ana_pll->video_pll1_gnrl_ctl;
> > > +		break;
> > > +	default:
> > > +		return 0;
> > > +	}
> > > +	/* Bypass clock and set lock to pll output lock */
> > > +	tmp = readl(pll_base);
> > > +	tmp |= BYPASS_MASK;
> > > +	writel(tmp, pll_base);
> > > +
> > > +	/* Enable RST */
> > > +	tmp &= ~RST_MASK;
> > > +	writel(tmp, pll_base);
> > > +
> > > +	div_val = (rate->mdiv << MDIV_SHIFT) | (rate->pdiv <<
> > > PDIV_SHIFT) |
> > > +		(rate->sdiv << SDIV_SHIFT);
> > > +	writel(div_val, pll_base + 4);
> > > +	writel(rate->kdiv << KDIV_SHIFT, pll_base + 8);
> > > +
> > > +	__udelay(100);
> > > +
> > > +	/* Disable RST */
> > > +	tmp |= RST_MASK;
> > > +	writel(tmp, pll_base);
> > > +
> > > +	/* Wait Lock*/
> > > +	while (!(readl(pll_base) & LOCK_STATUS))
> > > +		;
> > > +
> > > +	/* Bypass */
> > > +	tmp &= ~BYPASS_MASK;
> > > +	writel(tmp, pll_base);
> > > +
> > > +	return 0;
> > > +}
> > > +
> > > +int intpll_configure(enum pll_clocks pll, ulong freq)
> > > +{
> > > +	void __iomem *pll_gnrl_ctl, __iomem *pll_div_ctl;
> > > +	u32 pll_div_ctl_val, pll_clke_masks;
> > > +
> > > +	switch (pll) {
> > > +	case ANATOP_SYSTEM_PLL1:
> > > +		pll_gnrl_ctl = &ana_pll->sys_pll1_gnrl_ctl;
> > > +		pll_div_ctl = &ana_pll->sys_pll1_div_ctl;
> > > +		pll_clke_masks = INTPLL_DIV20_CLKE_MASK |
> > > +			INTPLL_DIV10_CLKE_MASK |
> > > INTPLL_DIV8_CLKE_MASK |
> > > +			INTPLL_DIV6_CLKE_MASK |
> > > INTPLL_DIV5_CLKE_MASK |
> > > +			INTPLL_DIV4_CLKE_MASK |
> > > INTPLL_DIV3_CLKE_MASK |
> > > +			INTPLL_DIV2_CLKE_MASK | INTPLL_CLKE_MASK;
> > > +		break;
> > > +	case ANATOP_SYSTEM_PLL2:
> > > +		pll_gnrl_ctl = &ana_pll->sys_pll2_gnrl_ctl;
> > > +		pll_div_ctl = &ana_pll->sys_pll2_div_ctl;
> > > +		pll_clke_masks = INTPLL_DIV20_CLKE_MASK |
> > > +			INTPLL_DIV10_CLKE_MASK |
> > > INTPLL_DIV8_CLKE_MASK |
> > > +			INTPLL_DIV6_CLKE_MASK |
> > > INTPLL_DIV5_CLKE_MASK |
> > > +			INTPLL_DIV4_CLKE_MASK |
> > > INTPLL_DIV3_CLKE_MASK |
> > > +			INTPLL_DIV2_CLKE_MASK | INTPLL_CLKE_MASK;
> > > +		break;
> > > +	case ANATOP_SYSTEM_PLL3:
> > > +		pll_gnrl_ctl = &ana_pll->sys_pll3_gnrl_ctl;
> > > +		pll_div_ctl = &ana_pll->sys_pll3_div_ctl;
> > > +		pll_clke_masks = INTPLL_CLKE_MASK;
> > > +		break;
> > > +	case ANATOP_ARM_PLL:
> > > +		pll_gnrl_ctl = &ana_pll->arm_pll_gnrl_ctl;
> > > +		pll_div_ctl = &ana_pll->arm_pll_div_ctl;
> > > +		pll_clke_masks = INTPLL_CLKE_MASK;
> > > +		break;
> > > +	case ANATOP_GPU_PLL:
> > > +		pll_gnrl_ctl = &ana_pll->gpu_pll_gnrl_ctl;
> > > +		pll_div_ctl = &ana_pll->gpu_pll_div_ctl;
> > > +		pll_clke_masks = INTPLL_CLKE_MASK;
> > > +		break;
> > > +	case ANATOP_VPU_PLL:
> > > +		pll_gnrl_ctl = &ana_pll->vpu_pll_gnrl_ctl;
> > > +		pll_div_ctl = &ana_pll->vpu_pll_div_ctl;
> > > +		pll_clke_masks = INTPLL_CLKE_MASK;
> > > +		break;
> > > +	default:
> > > +		return -EINVAL;
> > > +	};
> > > +
> > > +	switch (freq) {
> > > +	case MHZ(750):
> > > +		/* 24 * 0xfa / 2 / 2 ^ 2 */
> > > +		pll_div_ctl_val = INTPLL_MAIN_DIV_VAL(0xfa) |
> > > +			INTPLL_PRE_DIV_VAL(2) |
> > > INTPLL_POST_DIV_VAL(2);
> > > +		break;
> > > +	case MHZ(800):
> > > +		/* 24 * 0x190 / 3 / 2 ^ 2 */
> > > +		pll_div_ctl_val = INTPLL_MAIN_DIV_VAL(0x190) |
> > > +			INTPLL_PRE_DIV_VAL(3) |
> > > INTPLL_POST_DIV_VAL(2);
> > > +		break;
> > > +	case MHZ(1000):
> > > +		/* 24 * 0xfa / 3 / 2 ^ 1 */
> > > +		pll_div_ctl_val = INTPLL_MAIN_DIV_VAL(0xfa) |
> > > +			INTPLL_PRE_DIV_VAL(3) |
> > > INTPLL_POST_DIV_VAL(1);
> > > +		break;
> > > +	case MHZ(1200):
> > > +		/* 24 * 0xc8 / 2 / 2 ^ 1 */
> > > +		pll_div_ctl_val = INTPLL_MAIN_DIV_VAL(0xc8) |
> > > +			INTPLL_PRE_DIV_VAL(2) |
> > > INTPLL_POST_DIV_VAL(1);
> > > +		break;
> > > +	case MHZ(2000):
> > > +		/* 24 * 0xfa / 3 / 2 ^ 0 */
> > > +		pll_div_ctl_val = INTPLL_MAIN_DIV_VAL(0xfa) |
> > > +			INTPLL_PRE_DIV_VAL(3) |
> > > INTPLL_POST_DIV_VAL(0);
> > > +		break;
> > > +	default:
> > > +		return -EINVAL;
> > > +	};
> > > +	/* Bypass clock and set lock to pll output lock */
> > > +	setbits_le32(pll_gnrl_ctl, INTPLL_BYPASS_MASK |
> > > +		     INTPLL_LOCK_SEL_MASK);
> > > +	/* Enable reset */
> > > +	clrbits_le32(pll_gnrl_ctl, INTPLL_RST_MASK);
> > > +	/* Configure */
> > > +	writel(pll_div_ctl_val, pll_div_ctl);
> > > +
> > > +	__udelay(100);
> > > +
> > > +	/* Disable reset */
> > > +	setbits_le32(pll_gnrl_ctl, INTPLL_RST_MASK);
> > > +	/* Wait Lock */
> > > +	while (!(readl(pll_gnrl_ctl) & INTPLL_LOCK_MASK))
> > > +		;
> > > +	/* Clear bypass */
> > > +	clrbits_le32(pll_gnrl_ctl, INTPLL_BYPASS_MASK);
> > > +	setbits_le32(pll_gnrl_ctl, pll_clke_masks);
> > > +
> > > +	return 0;
> > > +}
> > > +
> > > +u32 get_root_src_clk(enum clk_root_src root_src)
> > > +{
> > > +	switch (root_src) {
> > > +	case OSC_24M_CLK:
> > > +		return 24000000u;
> > > +	case OSC_HDMI_CLK:
> > > +		return 26000000u;
> > > +	case OSC_32K_CLK:
> > > +		return 32000u;
> > > +	case ARM_PLL_CLK:
> > > +	case GPU_PLL_CLK:
> > > +	case VPU_PLL_CLK:
> > > +	case SYSTEM_PLL1_800M_CLK:
> > > +	case SYSTEM_PLL1_400M_CLK:
> > > +	case SYSTEM_PLL1_266M_CLK:
> > > +	case SYSTEM_PLL1_200M_CLK:
> > > +	case SYSTEM_PLL1_160M_CLK:
> > > +	case SYSTEM_PLL1_133M_CLK:
> > > +	case SYSTEM_PLL1_100M_CLK:
> > > +	case SYSTEM_PLL1_80M_CLK:
> > > +	case SYSTEM_PLL1_40M_CLK:
> > > +	case SYSTEM_PLL2_1000M_CLK:
> > > +	case SYSTEM_PLL2_500M_CLK:
> > > +	case SYSTEM_PLL2_333M_CLK:
> > > +	case SYSTEM_PLL2_250M_CLK:
> > > +	case SYSTEM_PLL2_200M_CLK:
> > > +	case SYSTEM_PLL2_166M_CLK:
> > > +	case SYSTEM_PLL2_125M_CLK:
> > > +	case SYSTEM_PLL2_100M_CLK:
> > > +	case SYSTEM_PLL2_50M_CLK:
> > > +	case SYSTEM_PLL3_CLK:
> > > +		return decode_intpll(root_src);
> > > +	default:
> > > +		return 0;
> > > +	}
> > > +
> > > +	return 0;
> > > +}
> > > +
> > > +u32 get_root_clk(enum clk_root_index clock_id)
> > > +{
> > > +	enum clk_root_src root_src;
> > > +	u32 post_podf, pre_podf, root_src_clk;
> > > +
> > > +	if (clock_root_enabled(clock_id) <= 0)
> > > +		return 0;
> > > +
> > > +	if (clock_get_prediv(clock_id, &pre_podf) < 0)
> > > +		return 0;
> > > +
> > > +	if (clock_get_postdiv(clock_id, &post_podf) < 0)
> > > +		return 0;
> > > +
> > > +	if (clock_get_src(clock_id, &root_src) < 0)
> > > +		return 0;
> > > +
> > > +	root_src_clk = get_root_src_clk(root_src);
> > > +
> > > +	return root_src_clk / (post_podf + 1) / (pre_podf + 1);
> > > +}
> > > +
> > > +u32 mxc_get_clock(enum mxc_clock clk)
> > > +{
> > > +	switch (clk) {
> > > +	case MXC_ARM_CLK:
> > > +		return get_root_clk(ARM_A53_CLK_ROOT);
> > > +	default:
> > > +		printf("Unsupported mxc_clock %d\n", clk);
> > > +		break;
> > > +	}
> > > +
> > > +	return 0;
> > > +}
> > > +
> > > +u32 imx_get_uartclk(void)
> > > +{
> > > +	return get_root_clk(UART1_CLK_ROOT);
> > > +}
> > > +
> > > +#ifdef CONFIG_SPL_BUILD
> > > +void dram_pll_init(ulong pll_val)
> > > +{
> > > +	fracpll_configure(ANATOP_DRAM_PLL, pll_val);
> > > +}
> > > +
> > > +static struct dram_bypass_clk_setting imx8mm_dram_bypass_tbl[] =
> > > {
> > > +	DRAM_BYPASS_ROOT_CONFIG(MHZ(100), 2, CLK_ROOT_PRE_DIV1,
> > > 2,
> > > +				CLK_ROOT_PRE_DIV2),
> > > +	DRAM_BYPASS_ROOT_CONFIG(MHZ(250), 3, CLK_ROOT_PRE_DIV2,
> > > 2,
> > > +				CLK_ROOT_PRE_DIV2),
> > > +	DRAM_BYPASS_ROOT_CONFIG(MHZ(400), 1, CLK_ROOT_PRE_DIV2,
> > > 3,
> > > +				CLK_ROOT_PRE_DIV2),
> > > +};
> > > +
> > > +void dram_enable_bypass(ulong clk_val)
> > > +{
> > > +	int i;
> > > +	struct dram_bypass_clk_setting *config;
> > > +
> > > +	for (i = 0; i < ARRAY_SIZE(imx8mm_dram_bypass_tbl); i++)
> > > {
> > > +		if (clk_val == imx8mm_dram_bypass_tbl[i].clk)
> > > +			break;
> > > +	}
> > > +
> > > +	if (i == ARRAY_SIZE(imx8mm_dram_bypass_tbl)) {
> > > +		printf("No matched freq table %lu\n", clk_val);
> > > +		return;
> > > +	}
> > > +
> > > +	config = &imx8mm_dram_bypass_tbl[i];
> > > +
> > > +	clock_set_target_val(DRAM_ALT_CLK_ROOT, CLK_ROOT_ON |
> > > +
> > > CLK_ROOT_SOURCE_SEL(config->alt_root_sel) |
> > > +
> > > CLK_ROOT_PRE_DIV(config->alt_pre_div));
> > > +	clock_set_target_val(DRAM_APB_CLK_ROOT, CLK_ROOT_ON |
> > > +
> > > CLK_ROOT_SOURCE_SEL(config->apb_root_sel) |
> > > +
> > > CLK_ROOT_PRE_DIV(config->apb_pre_div));
> > > +	clock_set_target_val(DRAM_SEL_CFG, CLK_ROOT_ON |
> > > +			     CLK_ROOT_SOURCE_SEL(1));
> > > +}
> > > +
> > > +void dram_disable_bypass(void)
> > > +{
> > > +	clock_set_target_val(DRAM_SEL_CFG, CLK_ROOT_ON |
> > > +			     CLK_ROOT_SOURCE_SEL(0));
> > > +	clock_set_target_val(DRAM_APB_CLK_ROOT, CLK_ROOT_ON |
> > > +			     CLK_ROOT_SOURCE_SEL(4) |
> > > +
> > > CLK_ROOT_PRE_DIV(CLK_ROOT_PRE_DIV5)); +}
> > > +#endif
> > > +
> > > diff --git a/arch/arm/mach-imx/imx8m/clock_imx8mq.c
> > > b/arch/arm/mach-imx/imx8m/clock_imx8mq.c index  
> > feecdb50f6..9cfac911e3  
> > > 100644 --- a/arch/arm/mach-imx/imx8m/clock_imx8mq.c
> > > +++ b/arch/arm/mach-imx/imx8m/clock_imx8mq.c
> > > @@ -282,7 +282,7 @@ static u32 get_root_src_clk(enum clk_root_src
> > > root_src) return 0;
> > >  }
> > >
> > > -static u32 get_root_clk(enum clk_root_index clock_id)
> > > +u32 get_root_clk(enum clk_root_index clock_id)
> > >  {
> > >  	enum clk_root_src root_src;
> > >  	u32 post_podf, pre_podf, root_src_clk;
> > > diff --git a/arch/arm/mach-imx/imx8m/clock_slice.c
> > > b/arch/arm/mach-imx/imx8m/clock_slice.c index
> > > 1a67c626f1..dc2a018e00 100644 ---
> > > a/arch/arm/mach-imx/imx8m/clock_slice.c +++
> > > b/arch/arm/mach-imx/imx8m/clock_slice.c @@ -13,6 +13,7 @@
> > >
> > >  static struct ccm_reg *ccm_reg = (struct ccm_reg *)CCM_BASE_ADDR;
> > >
> > > +#ifdef CONFIG_IMX8MQ
> > >  static struct clk_root_map root_array[] = {
> > >  	{ARM_A53_CLK_ROOT, CORE_CLOCK_SLICE, 0,
> > >  	 {OSC_25M_CLK, ARM_PLL_CLK, SYSTEM_PLL2_500M_CLK,
> > > @@ -474,6 +475,466 @@ static struct clk_root_map root_array[] = {
> > >  	 {DRAM_PLL1_CLK}
> > >  	},
> > >  };
> > > +#elif defined(CONFIG_IMX8MM)
> > > +static struct clk_root_map root_array[] = {
> > > +	{ARM_A53_CLK_ROOT, CORE_CLOCK_SLICE, 0,
> > > +	 {OSC_24M_CLK, ARM_PLL_CLK, SYSTEM_PLL2_500M_CLK,
> > > +	  SYSTEM_PLL2_1000M_CLK, SYSTEM_PLL1_800M_CLK,
> > > +	  SYSTEM_PLL1_400M_CLK, AUDIO_PLL1_CLK, SYSTEM_PLL3_CLK}
> > > +	},
> > > +	{ARM_M4_CLK_ROOT, CORE_CLOCK_SLICE, 1,
> > > +	 {OSC_24M_CLK, SYSTEM_PLL2_200M_CLK,
> > > SYSTEM_PLL2_250M_CLK,
> > > +	  SYSTEM_PLL1_266M_CLK, SYSTEM_PLL1_800M_CLK,
> > > +	  AUDIO_PLL1_CLK, VIDEO_PLL_CLK, SYSTEM_PLL3_CLK}
> > > +	},
> > > +	{VPU_A53_CLK_ROOT, CORE_CLOCK_SLICE, 2,
> > > +	 {OSC_24M_CLK, ARM_PLL_CLK, SYSTEM_PLL2_500M_CLK,
> > > +	  SYSTEM_PLL2_1000M_CLK, SYSTEM_PLL1_800M_CLK,
> > > +	  SYSTEM_PLL1_400M_CLK, AUDIO_PLL1_CLK, VPU_PLL_CLK}
> > > +	},
> > > +	{GPU3D_CLK_ROOT, CORE_CLOCK_SLICE, 3,
> > > +	 {OSC_24M_CLK, GPU_PLL_CLK, SYSTEM_PLL1_800M_CLK,
> > > +	  SYSTEM_PLL3_CLK, SYSTEM_PLL2_1000M_CLK,
> > > +	  AUDIO_PLL1_CLK, VIDEO_PLL_CLK, AUDIO_PLL2_CLK}
> > > +	},
> > > +	{GPU2D_CLK_ROOT, CORE_CLOCK_SLICE, 4,
> > > +	 {OSC_24M_CLK, GPU_PLL_CLK, SYSTEM_PLL1_800M_CLK,
> > > +	  SYSTEM_PLL3_CLK, SYSTEM_PLL2_1000M_CLK,
> > > +	  AUDIO_PLL1_CLK, VIDEO_PLL_CLK, AUDIO_PLL2_CLK}
> > > +	},
> > > +	{MAIN_AXI_CLK_ROOT, BUS_CLOCK_SLICE, 0,
> > > +	 {OSC_24M_CLK, SYSTEM_PLL2_333M_CLK,
> > > SYSTEM_PLL1_800M_CLK,
> > > +	  SYSTEM_PLL2_250M_CLK, SYSTEM_PLL2_1000M_CLK,
> > > +	  AUDIO_PLL1_CLK, VIDEO_PLL_CLK, SYSTEM_PLL1_100M_CLK}
> > > +	},
> > > +	{ENET_AXI_CLK_ROOT, BUS_CLOCK_SLICE, 1,
> > > +	 {OSC_24M_CLK, SYSTEM_PLL1_266M_CLK,
> > > SYSTEM_PLL1_800M_CLK,
> > > +	  SYSTEM_PLL2_250M_CLK, SYSTEM_PLL2_200M_CLK,
> > > +	  AUDIO_PLL1_CLK, VIDEO_PLL_CLK, SYSTEM_PLL3_CLK}
> > > +	},
> > > +	{NAND_USDHC_BUS_CLK_ROOT, BUS_CLOCK_SLICE, 2,
> > > +	 {OSC_24M_CLK, SYSTEM_PLL1_266M_CLK,
> > > SYSTEM_PLL1_800M_CLK,
> > > +	  SYSTEM_PLL2_200M_CLK, SYSTEM_PLL1_133M_CLK,
> > > +	  SYSTEM_PLL3_CLK, SYSTEM_PLL2_250M_CLK, AUDIO_PLL1_CLK}
> > > +	},
> > > +	{VPU_BUS_CLK_ROOT, BUS_CLOCK_SLICE, 3,
> > > +	 {OSC_24M_CLK, SYSTEM_PLL1_800M_CLK, VPU_PLL_CLK,
> > > +	  AUDIO_PLL2_CLK, SYSTEM_PLL3_CLK, SYSTEM_PLL2_1000M_CLK,
> > > +	  SYSTEM_PLL2_200M_CLK, SYSTEM_PLL1_100M_CLK}
> > > +	},
> > > +	{DISPLAY_AXI_CLK_ROOT, BUS_CLOCK_SLICE, 4,
> > > +	 {OSC_24M_CLK, SYSTEM_PLL2_1000M_CLK,  
> > SYSTEM_PLL1_800M_CLK,  
> > > +	  SYSTEM_PLL3_CLK, SYSTEM_PLL1_40M_CLK, AUDIO_PLL2_CLK,
> > > +	  EXT_CLK_1, EXT_CLK_4}
> > > +	},
> > > +	{DISPLAY_APB_CLK_ROOT, BUS_CLOCK_SLICE, 5,
> > > +	 {OSC_24M_CLK, SYSTEM_PLL2_125M_CLK,
> > > SYSTEM_PLL1_800M_CLK,
> > > +	  SYSTEM_PLL3_CLK, SYSTEM_PLL1_40M_CLK, AUDIO_PLL2_CLK,
> > > +	  EXT_CLK_1, EXT_CLK_3}
> > > +	},
> > > +	{DISPLAY_RTRM_CLK_ROOT, BUS_CLOCK_SLICE, 6,
> > > +	 {OSC_24M_CLK, SYSTEM_PLL1_800M_CLK,
> > > SYSTEM_PLL2_200M_CLK,
> > > +	  SYSTEM_PLL2_1000M_CLK, AUDIO_PLL1_CLK, VIDEO_PLL_CLK,
> > > +	  EXT_CLK_2, EXT_CLK_3}
> > > +	},
> > > +	{USB_BUS_CLK_ROOT, BUS_CLOCK_SLICE, 7,
> > > +	 {OSC_24M_CLK, SYSTEM_PLL2_500M_CLK,
> > > SYSTEM_PLL1_800M_CLK,
> > > +	  SYSTEM_PLL2_100M_CLK, SYSTEM_PLL2_200M_CLK,
> > > +	  EXT_CLK_2, EXT_CLK_4, AUDIO_PLL2_CLK}
> > > +	},
> > > +	{GPU_AXI_CLK_ROOT, BUS_CLOCK_SLICE, 8,
> > > +	 {OSC_24M_CLK, SYSTEM_PLL1_800M_CLK, GPU_PLL_CLK,
> > > +	  SYSTEM_PLL3_CLK, SYSTEM_PLL2_1000M_CLK,
> > > +	  AUDIO_PLL1_CLK, VIDEO_PLL_CLK, AUDIO_PLL2_CLK}
> > > +	},
> > > +	{GPU_AHB_CLK_ROOT, BUS_CLOCK_SLICE, 9,
> > > +	 {OSC_24M_CLK, SYSTEM_PLL1_800M_CLK, GPU_PLL_CLK,
> > > +	  SYSTEM_PLL3_CLK, SYSTEM_PLL2_1000M_CLK,
> > > +	  AUDIO_PLL1_CLK, VIDEO_PLL_CLK, AUDIO_PLL2_CLK}
> > > +	},
> > > +	{NOC_CLK_ROOT, BUS_CLOCK_SLICE, 10,
> > > +	 {OSC_24M_CLK, SYSTEM_PLL1_800M_CLK, SYSTEM_PLL3_CLK,
> > > +	  SYSTEM_PLL2_1000M_CLK, SYSTEM_PLL2_500M_CLK,
> > > +	  AUDIO_PLL1_CLK, VIDEO_PLL_CLK, AUDIO_PLL2_CLK}
> > > +	},
> > > +	{NOC_APB_CLK_ROOT, BUS_CLOCK_SLICE, 11,
> > > +	 {OSC_24M_CLK, SYSTEM_PLL1_400M_CLK, SYSTEM_PLL3_CLK,
> > > +	  SYSTEM_PLL2_333M_CLK, SYSTEM_PLL2_200M_CLK,
> > > +	  SYSTEM_PLL1_800M_CLK, AUDIO_PLL1_CLK, VIDEO_PLL_CLK}
> > > +	},
> > > +	{AHB_CLK_ROOT, AHB_CLOCK_SLICE, 0,
> > > +	 {OSC_24M_CLK, SYSTEM_PLL1_133M_CLK,
> > > SYSTEM_PLL1_800M_CLK,
> > > +	  SYSTEM_PLL1_400M_CLK, SYSTEM_PLL2_125M_CLK,
> > > +	  SYSTEM_PLL3_CLK, AUDIO_PLL1_CLK, VIDEO_PLL_CLK}
> > > +	},
> > > +	{AUDIO_AHB_CLK_ROOT, AHB_CLOCK_SLICE, 1,
> > > +	 {OSC_24M_CLK, SYSTEM_PLL2_500M_CLK,
> > > SYSTEM_PLL1_800M_CLK,
> > > +	  SYSTEM_PLL2_1000M_CLK, SYSTEM_PLL2_166M_CLK,
> > > +	  SYSTEM_PLL3_CLK, AUDIO_PLL1_CLK, VIDEO_PLL_CLK}
> > > +	},
> > > +	{MIPI_DSI_ESC_RX_CLK_ROOT, AHB_CLOCK_SLICE, 2,
> > > +	 {OSC_24M_CLK, SYSTEM_PLL2_100M_CLK, SYSTEM_PLL1_80M_CLK,
> > > +	  SYSTEM_PLL1_800M_CLK, SYSTEM_PLL2_1000M_CLK,
> > > +	  SYSTEM_PLL3_CLK, EXT_CLK_3, AUDIO_PLL2_CLK}
> > > +	},
> > > +	{DRAM_ALT_CLK_ROOT, IP_CLOCK_SLICE, 0,
> > > +	 {OSC_24M_CLK, SYSTEM_PLL1_800M_CLK,
> > > SYSTEM_PLL1_100M_CLK,
> > > +	  SYSTEM_PLL2_500M_CLK, SYSTEM_PLL2_1000M_CLK,
> > > +	  SYSTEM_PLL3_CLK, AUDIO_PLL1_CLK, SYSTEM_PLL1_266M_CLK}
> > > +	},
> > > +	{DRAM_APB_CLK_ROOT, IP_CLOCK_SLICE, 1,
> > > +	 {OSC_24M_CLK, SYSTEM_PLL2_200M_CLK, SYSTEM_PLL1_40M_CLK,
> > > +	  SYSTEM_PLL1_160M_CLK, SYSTEM_PLL1_800M_CLK,
> > > +	  SYSTEM_PLL3_CLK, SYSTEM_PLL2_250M_CLK, AUDIO_PLL2_CLK}
> > > +	},
> > > +	{VPU_G1_CLK_ROOT, IP_CLOCK_SLICE, 2,
> > > +	 {OSC_24M_CLK, VPU_PLL_CLK, SYSTEM_PLL1_800M_CLK,
> > > +	  SYSTEM_PLL2_1000M_CLK, SYSTEM_PLL1_100M_CLK,
> > > +	  SYSTEM_PLL2_125M_CLK, SYSTEM_PLL3_CLK, AUDIO_PLL1_CLK}
> > > +	},
> > > +	{VPU_G2_CLK_ROOT, IP_CLOCK_SLICE, 3,
> > > +	 {OSC_24M_CLK, VPU_PLL_CLK, SYSTEM_PLL1_800M_CLK,
> > > +	  SYSTEM_PLL2_1000M_CLK, SYSTEM_PLL1_100M_CLK,
> > > +	  SYSTEM_PLL2_125M_CLK, SYSTEM_PLL3_CLK, AUDIO_PLL1_CLK}
> > > +	},
> > > +	{DISPLAY_DTRC_CLK_ROOT, IP_CLOCK_SLICE, 4,
> > > +	 {OSC_24M_CLK, VIDEO_PLL2_CLK, SYSTEM_PLL1_800M_CLK,
> > > +	  SYSTEM_PLL2_1000M_CLK, SYSTEM_PLL1_160M_CLK,
> > > +	  VIDEO_PLL_CLK, SYSTEM_PLL3_CLK, AUDIO_PLL2_CLK}
> > > +	},
> > > +	{DISPLAY_DC8000_CLK_ROOT, IP_CLOCK_SLICE, 5,
> > > +	 {OSC_24M_CLK, VIDEO_PLL2_CLK, SYSTEM_PLL1_800M_CLK,
> > > +	  SYSTEM_PLL2_1000M_CLK, SYSTEM_PLL1_160M_CLK,
> > > +	  VIDEO_PLL_CLK, SYSTEM_PLL3_CLK, AUDIO_PLL2_CLK}
> > > +	},
> > > +	{PCIE_CTRL_CLK_ROOT, IP_CLOCK_SLICE, 6,
> > > +	 {OSC_24M_CLK, SYSTEM_PLL2_250M_CLK,
> > > SYSTEM_PLL2_200M_CLK,
> > > +	  SYSTEM_PLL1_266M_CLK, SYSTEM_PLL1_800M_CLK,
> > > +	  SYSTEM_PLL2_500M_CLK, SYSTEM_PLL2_333M_CLK,
> > > SYSTEM_PLL3_CLK}
> > > +	},
> > > +	{PCIE_PHY_CLK_ROOT, IP_CLOCK_SLICE, 7,
> > > +	 {OSC_24M_CLK, SYSTEM_PLL2_100M_CLK,
> > > SYSTEM_PLL2_500M_CLK,
> > > +	  EXT_CLK_1, EXT_CLK_2, EXT_CLK_3, EXT_CLK_4,
> > > +	  SYSTEM_PLL1_400M_CLK}
> > > +	},
> > > +	{PCIE_AUX_CLK_ROOT, IP_CLOCK_SLICE, 8,
> > > +	 {OSC_24M_CLK, SYSTEM_PLL2_200M_CLK, SYSTEM_PLL2_50M_CLK,
> > > +	  SYSTEM_PLL3_CLK, SYSTEM_PLL2_100M_CLK,  
> > SYSTEM_PLL1_80M_CLK,  
> > > +	  SYSTEM_PLL1_160M_CLK, SYSTEM_PLL1_200M_CLK}
> > > +	},
> > > +	{DC_PIXEL_CLK_ROOT, IP_CLOCK_SLICE, 9,
> > > +	 {OSC_24M_CLK, VIDEO_PLL_CLK, AUDIO_PLL2_CLK,
> > > +	  AUDIO_PLL1_CLK, SYSTEM_PLL1_800M_CLK,
> > > +	  SYSTEM_PLL2_1000M_CLK, SYSTEM_PLL3_CLK, EXT_CLK_4}
> > > +	},
> > > +	{LCDIF_PIXEL_CLK_ROOT, IP_CLOCK_SLICE, 10,
> > > +	 {OSC_24M_CLK, VIDEO_PLL_CLK, AUDIO_PLL2_CLK,
> > > +	  AUDIO_PLL1_CLK, SYSTEM_PLL1_800M_CLK,
> > > +	  SYSTEM_PLL2_1000M_CLK, SYSTEM_PLL3_CLK, EXT_CLK_4}
> > > +	},
> > > +	{SAI1_CLK_ROOT, IP_CLOCK_SLICE, 11,
> > > +	 {OSC_24M_CLK, AUDIO_PLL1_CLK, AUDIO_PLL2_CLK,
> > > +	  VIDEO_PLL_CLK, SYSTEM_PLL1_133M_CLK,
> > > +	  OSC_HDMI_CLK, EXT_CLK_1, EXT_CLK_2}
> > > +	},
> > > +	{SAI2_CLK_ROOT, IP_CLOCK_SLICE, 12,
> > > +	 {OSC_24M_CLK, AUDIO_PLL1_CLK, AUDIO_PLL2_CLK,
> > > +	  VIDEO_PLL_CLK, SYSTEM_PLL1_133M_CLK,
> > > +	  OSC_HDMI_CLK, EXT_CLK_2, EXT_CLK_3}
> > > +	},
> > > +	{SAI3_CLK_ROOT, IP_CLOCK_SLICE, 13,
> > > +	 {OSC_24M_CLK, AUDIO_PLL1_CLK, AUDIO_PLL2_CLK,
> > > +	  VIDEO_PLL_CLK, SYSTEM_PLL1_133M_CLK,
> > > +	  OSC_HDMI_CLK, EXT_CLK_3, EXT_CLK_4}
> > > +	},
> > > +	{SAI4_CLK_ROOT, IP_CLOCK_SLICE, 14,
> > > +	 {OSC_24M_CLK, AUDIO_PLL1_CLK, AUDIO_PLL2_CLK,
> > > +	  VIDEO_PLL_CLK, SYSTEM_PLL1_133M_CLK,
> > > +	  OSC_HDMI_CLK, EXT_CLK_1, EXT_CLK_2}
> > > +	},
> > > +	{SAI5_CLK_ROOT, IP_CLOCK_SLICE, 15,
> > > +	 {OSC_24M_CLK, AUDIO_PLL1_CLK, AUDIO_PLL2_CLK,
> > > +	  VIDEO_PLL_CLK, SYSTEM_PLL1_133M_CLK,
> > > +	  OSC_HDMI_CLK, EXT_CLK_2, EXT_CLK_3}
> > > +	},
> > > +	{SAI6_CLK_ROOT, IP_CLOCK_SLICE, 16,
> > > +	 {OSC_24M_CLK, AUDIO_PLL1_CLK, AUDIO_PLL2_CLK,
> > > +	  VIDEO_PLL_CLK, SYSTEM_PLL1_133M_CLK,
> > > +	  OSC_HDMI_CLK, EXT_CLK_3, EXT_CLK_4}
> > > +	},
> > > +	{SPDIF1_CLK_ROOT, IP_CLOCK_SLICE, 17,
> > > +	 {OSC_24M_CLK, AUDIO_PLL1_CLK, AUDIO_PLL2_CLK,
> > > +	  VIDEO_PLL_CLK, SYSTEM_PLL1_133M_CLK,
> > > +	  OSC_HDMI_CLK, EXT_CLK_2, EXT_CLK_3}
> > > +	},
> > > +	{SPDIF2_CLK_ROOT, IP_CLOCK_SLICE, 18,
> > > +	 {OSC_24M_CLK, AUDIO_PLL1_CLK, AUDIO_PLL2_CLK,
> > > +	  VIDEO_PLL_CLK, SYSTEM_PLL1_133M_CLK,
> > > +	  OSC_HDMI_CLK, EXT_CLK_3, EXT_CLK_4}
> > > +	},
> > > +	{ENET_REF_CLK_ROOT, IP_CLOCK_SLICE, 19,
> > > +	 {OSC_24M_CLK, SYSTEM_PLL2_125M_CLK, SYSTEM_PLL2_50M_CLK,
> > > +	  SYSTEM_PLL2_100M_CLK, SYSTEM_PLL1_160M_CLK,
> > > +	  AUDIO_PLL1_CLK, VIDEO_PLL_CLK, EXT_CLK_4}
> > > +	},
> > > +	{ENET_TIMER_CLK_ROOT, IP_CLOCK_SLICE, 20,
> > > +	 {OSC_24M_CLK, SYSTEM_PLL2_100M_CLK, AUDIO_PLL1_CLK,
> > > +	  EXT_CLK_1, EXT_CLK_2, EXT_CLK_3, EXT_CLK_4,
> > > +	  VIDEO_PLL_CLK}
> > > +	},
> > > +	{ENET_PHY_REF_CLK_ROOT, IP_CLOCK_SLICE, 21,
> > > +	 {OSC_24M_CLK, SYSTEM_PLL2_50M_CLK, SYSTEM_PLL2_125M_CLK,
> > > +	  SYSTEM_PLL2_200M_CLK, SYSTEM_PLL2_500M_CLK,
> > > +	  AUDIO_PLL1_CLK, VIDEO_PLL_CLK, AUDIO_PLL2_CLK}
> > > +	},
> > > +	{NAND_CLK_ROOT, IP_CLOCK_SLICE, 22,
> > > +	 {OSC_24M_CLK, SYSTEM_PLL2_500M_CLK, AUDIO_PLL1_CLK,
> > > +	  SYSTEM_PLL1_400M_CLK, AUDIO_PLL2_CLK, SYSTEM_PLL3_CLK,
> > > +	  SYSTEM_PLL2_250M_CLK, VIDEO_PLL_CLK}
> > > +	},
> > > +	{QSPI_CLK_ROOT, IP_CLOCK_SLICE, 23,
> > > +	 {OSC_24M_CLK, SYSTEM_PLL1_400M_CLK,
> > > SYSTEM_PLL2_333M_CLK,
> > > +	  SYSTEM_PLL2_500M_CLK, AUDIO_PLL2_CLK,
> > > +	  SYSTEM_PLL1_266M_CLK, SYSTEM_PLL3_CLK,
> > > SYSTEM_PLL1_100M_CLK}
> > > +	},
> > > +	{USDHC1_CLK_ROOT, IP_CLOCK_SLICE, 24,
> > > +	 {OSC_24M_CLK, SYSTEM_PLL1_400M_CLK,
> > > SYSTEM_PLL1_800M_CLK,
> > > +	  SYSTEM_PLL2_500M_CLK, SYSTEM_PLL3_CLK,
> > > +	  SYSTEM_PLL1_266M_CLK, AUDIO_PLL2_CLK,  
> > SYSTEM_PLL1_100M_CLK}  
> > > +	},
> > > +	{USDHC2_CLK_ROOT, IP_CLOCK_SLICE, 25,
> > > +	 {OSC_24M_CLK, SYSTEM_PLL1_400M_CLK,
> > > SYSTEM_PLL1_800M_CLK,
> > > +	  SYSTEM_PLL2_500M_CLK, SYSTEM_PLL3_CLK,
> > > +	  SYSTEM_PLL1_266M_CLK, AUDIO_PLL2_CLK,  
> > SYSTEM_PLL1_100M_CLK}  
> > > +	},
> > > +	{I2C1_CLK_ROOT, IP_CLOCK_SLICE, 26,
> > > +	 {OSC_24M_CLK, SYSTEM_PLL1_160M_CLK, SYSTEM_PLL2_50M_CLK,
> > > +	  SYSTEM_PLL3_CLK, AUDIO_PLL1_CLK, VIDEO_PLL_CLK,
> > > +	  AUDIO_PLL2_CLK, SYSTEM_PLL1_133M_CLK}
> > > +	},
> > > +	{I2C2_CLK_ROOT, IP_CLOCK_SLICE, 27,
> > > +	 {OSC_24M_CLK, SYSTEM_PLL1_160M_CLK, SYSTEM_PLL2_50M_CLK,
> > > +	  SYSTEM_PLL3_CLK, AUDIO_PLL1_CLK, VIDEO_PLL_CLK,
> > > +	  AUDIO_PLL2_CLK, SYSTEM_PLL1_133M_CLK}
> > > +	},
> > > +	{I2C3_CLK_ROOT, IP_CLOCK_SLICE, 28,
> > > +	 {OSC_24M_CLK, SYSTEM_PLL1_160M_CLK, SYSTEM_PLL2_50M_CLK,
> > > +	  SYSTEM_PLL3_CLK, AUDIO_PLL1_CLK, VIDEO_PLL_CLK,
> > > +	  AUDIO_PLL2_CLK, SYSTEM_PLL1_133M_CLK}
> > > +	},
> > > +	{I2C4_CLK_ROOT, IP_CLOCK_SLICE, 29,
> > > +	 {OSC_24M_CLK, SYSTEM_PLL1_160M_CLK, SYSTEM_PLL2_50M_CLK,
> > > +	  SYSTEM_PLL3_CLK, AUDIO_PLL1_CLK, VIDEO_PLL_CLK,
> > > +	  AUDIO_PLL2_CLK, SYSTEM_PLL1_133M_CLK}
> > > +	},
> > > +	{UART1_CLK_ROOT, IP_CLOCK_SLICE, 30,
> > > +	 {OSC_24M_CLK, SYSTEM_PLL1_80M_CLK, SYSTEM_PLL2_200M_CLK,
> > > +	  SYSTEM_PLL2_100M_CLK, SYSTEM_PLL3_CLK,
> > > +	  EXT_CLK_2, EXT_CLK_4, AUDIO_PLL2_CLK}
> > > +	},
> > > +	{UART2_CLK_ROOT, IP_CLOCK_SLICE, 31,
> > > +	 {OSC_24M_CLK, SYSTEM_PLL1_80M_CLK, SYSTEM_PLL2_200M_CLK,
> > > +	  SYSTEM_PLL2_100M_CLK, SYSTEM_PLL3_CLK,
> > > +	  EXT_CLK_2, EXT_CLK_3, AUDIO_PLL2_CLK}
> > > +	},
> > > +	{UART3_CLK_ROOT, IP_CLOCK_SLICE, 32,
> > > +	 {OSC_24M_CLK, SYSTEM_PLL1_80M_CLK, SYSTEM_PLL2_200M_CLK,
> > > +	  SYSTEM_PLL2_100M_CLK, SYSTEM_PLL3_CLK,
> > > +	  EXT_CLK_2, EXT_CLK_4, AUDIO_PLL2_CLK}
> > > +	},
> > > +	{UART4_CLK_ROOT, IP_CLOCK_SLICE, 33,
> > > +	 {OSC_24M_CLK, SYSTEM_PLL1_80M_CLK, SYSTEM_PLL2_200M_CLK,
> > > +	  SYSTEM_PLL2_100M_CLK, SYSTEM_PLL3_CLK,
> > > +	  EXT_CLK_2, EXT_CLK_3, AUDIO_PLL2_CLK}
> > > +	},
> > > +	{USB_CORE_REF_CLK_ROOT, IP_CLOCK_SLICE, 34,
> > > +	 {OSC_24M_CLK, SYSTEM_PLL1_100M_CLK, SYSTEM_PLL1_40M_CLK,
> > > +	  SYSTEM_PLL2_100M_CLK, SYSTEM_PLL2_200M_CLK,
> > > +	  EXT_CLK_2, EXT_CLK_3, AUDIO_PLL2_CLK}
> > > +	},
> > > +	{USB_PHY_REF_CLK_ROOT, IP_CLOCK_SLICE, 35,
> > > +	 {OSC_24M_CLK, SYSTEM_PLL1_100M_CLK, SYSTEM_PLL1_40M_CLK,
> > > +	  SYSTEM_PLL2_100M_CLK, SYSTEM_PLL2_200M_CLK,
> > > +	  EXT_CLK_2, EXT_CLK_3, AUDIO_PLL2_CLK}
> > > +	},
> > > +	{GIC_CLK_ROOT, IP_CLOCK_SLICE, 36,
> > > +	 {OSC_24M_CLK, SYSTEM_PLL2_200M_CLK, SYSTEM_PLL1_40M_CLK,
> > > +	  SYSTEM_PLL2_100M_CLK, SYSTEM_PLL1_800M_CLK,
> > > +	  EXT_CLK_2, EXT_CLK_4, AUDIO_PLL2_CLK}
> > > +	},
> > > +	{ECSPI1_CLK_ROOT, IP_CLOCK_SLICE, 37,
> > > +	 {OSC_24M_CLK, SYSTEM_PLL2_200M_CLK, SYSTEM_PLL1_40M_CLK,
> > > +	  SYSTEM_PLL1_160M_CLK, SYSTEM_PLL1_800M_CLK,
> > > +	  SYSTEM_PLL3_CLK, SYSTEM_PLL2_250M_CLK, AUDIO_PLL2_CLK}
> > > +	},
> > > +	{ECSPI2_CLK_ROOT, IP_CLOCK_SLICE, 38,
> > > +	 {OSC_24M_CLK, SYSTEM_PLL2_200M_CLK, SYSTEM_PLL1_40M_CLK,
> > > +	  SYSTEM_PLL1_160M_CLK, SYSTEM_PLL1_800M_CLK,
> > > +	  SYSTEM_PLL3_CLK, SYSTEM_PLL2_250M_CLK, AUDIO_PLL2_CLK}
> > > +	},
> > > +	{PWM1_CLK_ROOT, IP_CLOCK_SLICE, 39,
> > > +	 {OSC_24M_CLK, SYSTEM_PLL2_100M_CLK,
> > > SYSTEM_PLL1_160M_CLK,
> > > +	  SYSTEM_PLL1_40M_CLK, SYSTEM_PLL3_CLK, EXT_CLK_1,
> > > +	  SYSTEM_PLL1_80M_CLK, VIDEO_PLL_CLK}
> > > +	},
> > > +	{PWM2_CLK_ROOT, IP_CLOCK_SLICE, 40,
> > > +	 {OSC_24M_CLK, SYSTEM_PLL2_100M_CLK,
> > > SYSTEM_PLL1_160M_CLK,
> > > +	  SYSTEM_PLL1_40M_CLK, SYSTEM_PLL3_CLK, EXT_CLK_1,
> > > +	  SYSTEM_PLL1_80M_CLK, VIDEO_PLL_CLK}
> > > +	},
> > > +	{PWM3_CLK_ROOT, IP_CLOCK_SLICE, 41,
> > > +	 {OSC_24M_CLK, SYSTEM_PLL2_100M_CLK,
> > > SYSTEM_PLL1_160M_CLK,
> > > +	  SYSTEM_PLL1_40M_CLK, SYSTEM_PLL3_CLK, EXT_CLK_2,
> > > +	  SYSTEM_PLL1_80M_CLK, VIDEO_PLL_CLK}
> > > +	},
> > > +	{PWM4_CLK_ROOT, IP_CLOCK_SLICE, 42,
> > > +	 {OSC_24M_CLK, SYSTEM_PLL2_100M_CLK,
> > > SYSTEM_PLL1_160M_CLK,
> > > +	  SYSTEM_PLL1_40M_CLK, SYSTEM_PLL3_CLK, EXT_CLK_2,
> > > +	  SYSTEM_PLL1_80M_CLK, VIDEO_PLL_CLK}
> > > +	},
> > > +	{GPT1_CLK_ROOT, IP_CLOCK_SLICE, 43,
> > > +	 {OSC_24M_CLK, SYSTEM_PLL2_100M_CLK,
> > > SYSTEM_PLL1_400M_CLK,
> > > +	  SYSTEM_PLL1_40M_CLK, VIDEO_PLL_CLK,
> > > +	  SYSTEM_PLL1_80M_CLK, AUDIO_PLL1_CLK, EXT_CLK_1}
> > > +	},
> > > +	{GPT2_CLK_ROOT, IP_CLOCK_SLICE, 44,
> > > +	 {OSC_24M_CLK, SYSTEM_PLL2_100M_CLK,
> > > SYSTEM_PLL1_400M_CLK,
> > > +	  SYSTEM_PLL1_40M_CLK, VIDEO_PLL_CLK,
> > > +	  SYSTEM_PLL1_80M_CLK, AUDIO_PLL1_CLK, EXT_CLK_2}
> > > +	},
> > > +	{GPT3_CLK_ROOT, IP_CLOCK_SLICE, 45,
> > > +	 {OSC_24M_CLK, SYSTEM_PLL2_100M_CLK,
> > > SYSTEM_PLL1_400M_CLK,
> > > +	  SYSTEM_PLL1_40M_CLK, VIDEO_PLL_CLK,
> > > +	  SYSTEM_PLL1_80M_CLK, AUDIO_PLL1_CLK, EXT_CLK_3}
> > > +	},
> > > +	{GPT4_CLK_ROOT, IP_CLOCK_SLICE, 46,
> > > +	 {OSC_24M_CLK, SYSTEM_PLL2_100M_CLK,
> > > SYSTEM_PLL1_400M_CLK,
> > > +	  SYSTEM_PLL1_40M_CLK, VIDEO_PLL_CLK,
> > > +	  SYSTEM_PLL1_80M_CLK, AUDIO_PLL1_CLK, EXT_CLK_1}
> > > +	},
> > > +	{GPT5_CLK_ROOT, IP_CLOCK_SLICE, 47,
> > > +	 {OSC_24M_CLK, SYSTEM_PLL2_100M_CLK,
> > > SYSTEM_PLL1_400M_CLK,
> > > +	  SYSTEM_PLL1_40M_CLK, VIDEO_PLL_CLK,
> > > +	  SYSTEM_PLL1_80M_CLK, AUDIO_PLL1_CLK, EXT_CLK_2}
> > > +	},
> > > +	{GPT6_CLK_ROOT, IP_CLOCK_SLICE, 48,
> > > +	 {OSC_24M_CLK, SYSTEM_PLL2_100M_CLK,
> > > SYSTEM_PLL1_400M_CLK,
> > > +	  SYSTEM_PLL1_40M_CLK, VIDEO_PLL_CLK,
> > > +	  SYSTEM_PLL1_80M_CLK, AUDIO_PLL1_CLK, EXT_CLK_3}
> > > +	},
> > > +	{TRACE_CLK_ROOT, IP_CLOCK_SLICE, 49,
> > > +	 {OSC_24M_CLK, SYSTEM_PLL1_133M_CLK,
> > > SYSTEM_PLL1_160M_CLK,
> > > +	  VPU_PLL_CLK, SYSTEM_PLL2_125M_CLK,
> > > +	  SYSTEM_PLL3_CLK, EXT_CLK_1, EXT_CLK_3}
> > > +	},
> > > +	{WDOG_CLK_ROOT, IP_CLOCK_SLICE, 50,
> > > +	 {OSC_24M_CLK, SYSTEM_PLL1_133M_CLK,
> > > SYSTEM_PLL1_160M_CLK,
> > > +	  VPU_PLL_CLK, SYSTEM_PLL2_125M_CLK,
> > > +	  SYSTEM_PLL3_CLK, SYSTEM_PLL1_80M_CLK,  
> > SYSTEM_PLL2_166M_CLK}  
> > > +	},
> > > +	{WRCLK_CLK_ROOT, IP_CLOCK_SLICE, 51,
> > > +	 {OSC_24M_CLK, SYSTEM_PLL1_40M_CLK, VPU_PLL_CLK,
> > > +	  SYSTEM_PLL3_CLK, SYSTEM_PLL2_200M_CLK,
> > > +	  SYSTEM_PLL1_266M_CLK, SYSTEM_PLL2_500M_CLK,
> > > SYSTEM_PLL1_100M_CLK}
> > > +	},
> > > +	{IPP_DO_CLKO1, IP_CLOCK_SLICE, 52,
> > > +	 {OSC_24M_CLK, SYSTEM_PLL1_800M_CLK, OSC_HDMI_CLK,
> > > +	  SYSTEM_PLL1_200M_CLK, AUDIO_PLL2_CLK,
> > > +	  SYSTEM_PLL2_500M_CLK, VPU_PLL_CLK, SYSTEM_PLL1_80M_CLK}
> > > +	},
> > > +	{IPP_DO_CLKO2, IP_CLOCK_SLICE, 53,
> > > +	 {OSC_24M_CLK, SYSTEM_PLL2_200M_CLK,
> > > SYSTEM_PLL1_400M_CLK,
> > > +	  SYSTEM_PLL2_166M_CLK, SYSTEM_PLL3_CLK,
> > > +	  AUDIO_PLL1_CLK, VIDEO_PLL_CLK, OSC_32K_CLK}
> > > +	},
> > > +	{MIPI_DSI_CORE_CLK_ROOT, IP_CLOCK_SLICE, 54,
> > > +	 {OSC_24M_CLK, SYSTEM_PLL1_266M_CLK,
> > > SYSTEM_PLL2_250M_CLK,
> > > +	  SYSTEM_PLL1_800M_CLK, SYSTEM_PLL2_1000M_CLK,
> > > +	  SYSTEM_PLL3_CLK, AUDIO_PLL2_CLK, VIDEO_PLL_CLK}
> > > +	},
> > > +	{MIPI_DSI_PHY_REF_CLK_ROOT, IP_CLOCK_SLICE, 55,
> > > +	 {OSC_24M_CLK, SYSTEM_PLL2_125M_CLK,
> > > SYSTEM_PLL2_100M_CLK,
> > > +	  SYSTEM_PLL1_800M_CLK, SYSTEM_PLL2_1000M_CLK,
> > > +	  EXT_CLK_2, AUDIO_PLL2_CLK, VIDEO_PLL_CLK}
> > > +	},
> > > +	{MIPI_DSI_DBI_CLK_ROOT, IP_CLOCK_SLICE, 56,
> > > +	 {OSC_24M_CLK, SYSTEM_PLL1_266M_CLK,
> > > SYSTEM_PLL2_100M_CLK,
> > > +	  SYSTEM_PLL1_800M_CLK, SYSTEM_PLL2_1000M_CLK,
> > > +	  SYSTEM_PLL3_CLK, AUDIO_PLL2_CLK, VIDEO_PLL_CLK}
> > > +	},
> > > +	{USDHC3_CLK_ROOT, IP_CLOCK_SLICE, 57,
> > > +	 {OSC_24M_CLK, SYSTEM_PLL1_400M_CLK,
> > > SYSTEM_PLL1_800M_CLK,
> > > +	  SYSTEM_PLL2_500M_CLK, SYSTEM_PLL3_CLK,
> > > +	  SYSTEM_PLL1_266M_CLK, AUDIO_PLL2_CLK,  
> > SYSTEM_PLL1_100M_CLK}  
> > > +	},
> > > +	{MIPI_CSI1_CORE_CLK_ROOT, IP_CLOCK_SLICE, 58,
> > > +	 {OSC_24M_CLK, SYSTEM_PLL1_266M_CLK,
> > > SYSTEM_PLL2_250M_CLK,
> > > +	  SYSTEM_PLL1_800M_CLK, SYSTEM_PLL2_1000M_CLK,
> > > +	  SYSTEM_PLL3_CLK, AUDIO_PLL2_CLK, VIDEO_PLL_CLK}
> > > +	},
> > > +	{MIPI_CSI1_PHY_REF_CLK_ROOT, IP_CLOCK_SLICE, 59,
> > > +	 {OSC_24M_CLK, SYSTEM_PLL2_333M_CLK,
> > > SYSTEM_PLL2_100M_CLK,
> > > +	  SYSTEM_PLL1_800M_CLK, SYSTEM_PLL2_1000M_CLK,
> > > +	  EXT_CLK_2, AUDIO_PLL2_CLK, VIDEO_PLL_CLK}
> > > +	},
> > > +	{MIPI_CSI1_ESC_CLK_ROOT, IP_CLOCK_SLICE, 60,
> > > +	 {OSC_24M_CLK, SYSTEM_PLL2_100M_CLK, SYSTEM_PLL1_80M_CLK,
> > > +	  SYSTEM_PLL1_800M_CLK, SYSTEM_PLL2_1000M_CLK,
> > > +	  SYSTEM_PLL3_CLK, EXT_CLK_3, AUDIO_PLL2_CLK}
> > > +	},
> > > +	{MIPI_CSI2_CORE_CLK_ROOT, IP_CLOCK_SLICE, 61,
> > > +	 {OSC_24M_CLK, SYSTEM_PLL1_266M_CLK,
> > > SYSTEM_PLL2_250M_CLK,
> > > +	  SYSTEM_PLL1_800M_CLK, SYSTEM_PLL2_1000M_CLK,
> > > +	  SYSTEM_PLL3_CLK, AUDIO_PLL2_CLK, VIDEO_PLL_CLK}
> > > +	},
> > > +	{MIPI_CSI2_PHY_REF_CLK_ROOT, IP_CLOCK_SLICE, 62,
> > > +	 {OSC_24M_CLK, SYSTEM_PLL2_333M_CLK,
> > > SYSTEM_PLL2_100M_CLK,
> > > +	  SYSTEM_PLL1_800M_CLK, SYSTEM_PLL2_1000M_CLK,
> > > +	  EXT_CLK_2, AUDIO_PLL2_CLK, VIDEO_PLL_CLK}
> > > +	},
> > > +	{MIPI_CSI2_ESC_CLK_ROOT, IP_CLOCK_SLICE, 63,
> > > +	 {OSC_24M_CLK, SYSTEM_PLL2_100M_CLK, SYSTEM_PLL1_80M_CLK,
> > > +	  SYSTEM_PLL1_800M_CLK, SYSTEM_PLL2_1000M_CLK,
> > > +	  SYSTEM_PLL3_CLK, EXT_CLK_3, AUDIO_PLL2_CLK}
> > > +	},
> > > +	{PCIE2_CTRL_CLK_ROOT, IP_CLOCK_SLICE, 64,
> > > +	 {OSC_24M_CLK, SYSTEM_PLL2_250M_CLK,
> > > SYSTEM_PLL2_200M_CLK,
> > > +	  SYSTEM_PLL1_266M_CLK, SYSTEM_PLL1_800M_CLK,
> > > +	  SYSTEM_PLL2_500M_CLK, SYSTEM_PLL2_333M_CLK,
> > > SYSTEM_PLL3_CLK}
> > > +	},
> > > +	{PCIE2_PHY_CLK_ROOT, IP_CLOCK_SLICE, 65,
> > > +	 {OSC_24M_CLK, SYSTEM_PLL2_100M_CLK,
> > > SYSTEM_PLL2_500M_CLK,
> > > +	  EXT_CLK_1, EXT_CLK_2, EXT_CLK_3,
> > > +	  EXT_CLK_4, SYSTEM_PLL1_400M_CLK}
> > > +	},
> > > +	{PCIE2_AUX_CLK_ROOT, IP_CLOCK_SLICE, 66,
> > > +	 {OSC_24M_CLK, SYSTEM_PLL2_200M_CLK, SYSTEM_PLL2_50M_CLK,
> > > +	  SYSTEM_PLL3_CLK, SYSTEM_PLL2_100M_CLK,
> > > +	  SYSTEM_PLL1_80M_CLK, SYSTEM_PLL1_160M_CLK,
> > > SYSTEM_PLL1_200M_CLK}
> > > +	},
> > > +	{ECSPI3_CLK_ROOT, IP_CLOCK_SLICE, 67,
> > > +	 {OSC_24M_CLK, SYSTEM_PLL2_200M_CLK, SYSTEM_PLL1_40M_CLK,
> > > +	  SYSTEM_PLL1_160M_CLK, SYSTEM_PLL1_800M_CLK,
> > > +	  SYSTEM_PLL3_CLK, SYSTEM_PLL2_250M_CLK, AUDIO_PLL2_CLK}
> > > +	},
> > > +	{PDM_CLK_ROOT, IP_CLOCK_SLICE, 68,
> > > +	 {OSC_24M_CLK, SYSTEM_PLL2_100M_CLK, AUDIO_PLL1_CLK,
> > > +	  SYSTEM_PLL1_800M_CLK, SYSTEM_PLL2_1000M_CLK,
> > > +	  SYSTEM_PLL3_CLK, EXT_CLK_3, AUDIO_PLL2_CLK},
> > > +	},
> > > +	{VPU_H1_CLK_ROOT, IP_CLOCK_SLICE, 69,
> > > +	 {OSC_24M_CLK, VPU_PLL_CLK, SYSTEM_PLL1_800M_CLK,
> > > +	  SYSTEM_PLL2_1000M_CLK, AUDIO_PLL2_CLK,
> > > +	  SYSTEM_PLL2_125M_CLK, SYSTEM_PLL3_CLK, AUDIO_PLL1_CLK}
> > > +	},
> > > +	{DRAM_SEL_CFG, DRAM_SEL_CLOCK_SLICE, 0,
> > > +	 {DRAM_PLL1_CLK}
> > > +	},
> > > +	{CORE_SEL_CFG, CORE_SEL_CLOCK_SLICE, 0,
> > > +	 {DRAM_PLL1_CLK}
> > > +	},
> > > +};
> > > +#endif
> > >
> > >  static int select(enum clk_root_index clock_id)
> > >  {  
> > 
> > 
> > 
> > 
> > Best regards,
> > 
> > Lukasz Majewski
> > 
> > --
> > 
> > DENX Software Engineering GmbH,      Managing Director: Wolfgang
> > Denk HRB 165235 Munich, Office: Kirchenstr.5, D-82194 Groebenzell,
> > Germany Phone: (+49)-8142-66989-59 Fax: (+49)-8142-66989-80 Email:
> > lukma at denx.de  




Best regards,

Lukasz Majewski

--

DENX Software Engineering GmbH,      Managing Director: Wolfgang Denk
HRB 165235 Munich, Office: Kirchenstr.5, D-82194 Groebenzell, Germany
Phone: (+49)-8142-66989-59 Fax: (+49)-8142-66989-80 Email: lukma at denx.de
-------------- next part --------------
A non-text attachment was scrubbed...
Name: not available
Type: application/pgp-signature
Size: 488 bytes
Desc: OpenPGP digital signature
URL: <http://lists.denx.de/pipermail/u-boot/attachments/20190708/84cfd5a0/attachment-0001.sig>

^ permalink raw reply	[flat|nested] 75+ messages in thread

* [U-Boot] [PATCH V2 18/51] imx8m: add clk support for i.MX8MM
  2019-07-08  9:07   ` Lukasz Majewski
  2019-07-08  9:32     ` Peng Fan
@ 2019-07-10  0:49     ` Peng Fan
  2019-07-10  7:22       ` Lukasz Majewski
  1 sibling, 1 reply; 75+ messages in thread
From: Peng Fan @ 2019-07-10  0:49 UTC (permalink / raw)
  To: u-boot

Hi Stefano,

> Subject: Re: [U-Boot] [PATCH V2 18/51] imx8m: add clk support for i.MX8MM
> 
> Hi Peng,
> 
> > Introduce clk implementation for i.MX8MM, including pll configuration,
> > ccm configuration. Export get_root_clk for CLK UCLASS driver usage.
> >
[...]
> > +
> > +	clock_enable(CCGR_I2C1 + i2c_num, !!enable);
> > +
> 
> This is exactly what we want to remove from the legacy U-Boot code base
> - the i2c_num index.
> 
> First of all this function is a generic one and shall be excluded, not
> copied (similar instanced of it you will find for: mx53, mx6, mx7 and
> even mx8).
> 
> 
> BUT most of all the problem is with DTS/DM adoption. To operate it
> correctly you need the index (i2c_num), which is not present in the DTS
> description.
> 
> Instead, you have the udevice, which doesn't need and shouldn't have
> this information.
> 
> By introducing this code you also introduce a hack to convert the I2C
> controller base address to index, which is wrong. Moreover, the alias
> doesn't help here as it may be different from the controller (as
> described here: https://patchwork.ozlabs.org/patch/1019855/).
> 
> I had similar problem with eMMC driver (the above link). The only way
> to do it correctly was to port CCF. And that _was_ the motivation to
> port it.
> 
> 
> Considering the above - I'm against for adding this code for new SoCs.
> 
> NAK.


I'll post out V3 soon rebasing to master. Before that, I would like to hear
your voice on the direction.

Thanks,
Peng.
> 
> > +	return 0;
> > +}
> > +
> > +void init_uart_clk(u32 index)
> > +{
> > +	/*
> > +	 * set uart clock root
> > +	 * 24M OSC
> > +	 */
> > +	switch (index) {
> > +	case 0:
> > +		clock_enable(CCGR_UART1, 0);
> > +		clock_set_target_val(UART1_CLK_ROOT, CLK_ROOT_ON |
> > +				     CLK_ROOT_SOURCE_SEL(0));
> > +		clock_enable(CCGR_UART1, 1);
> > +		return;
> > +	case 1:
> > +		clock_enable(CCGR_UART2, 0);
> > +		clock_set_target_val(UART2_CLK_ROOT, CLK_ROOT_ON |
> > +				     CLK_ROOT_SOURCE_SEL(0));
> > +		clock_enable(CCGR_UART2, 1);
> > +		return;
> > +	case 2:
> > +		clock_enable(CCGR_UART3, 0);
> > +		clock_set_target_val(UART3_CLK_ROOT, CLK_ROOT_ON |
> > +				     CLK_ROOT_SOURCE_SEL(0));
> > +		clock_enable(CCGR_UART3, 1);
> > +		return;
> > +	case 3:
> > +		clock_enable(CCGR_UART4, 0);
> > +		clock_set_target_val(UART4_CLK_ROOT, CLK_ROOT_ON |
> > +				     CLK_ROOT_SOURCE_SEL(0));
> > +		clock_enable(CCGR_UART4, 1);
> > +		return;
> > +	default:
> > +		printf("Invalid uart index\n");
> > +		return;
> > +	}
> > +}
> > +
> > +void init_clk_usdhc(u32 index)
> > +{
> > +	/*
> > +	 * set usdhc clock root
> > +	 * sys pll1 400M
> > +	 */
> > +	switch (index) {
> > +	case 0:
> > +		clock_enable(CCGR_USDHC1, 0);
> > +		clock_set_target_val(USDHC1_CLK_ROOT, CLK_ROOT_ON |
> > +				     CLK_ROOT_SOURCE_SEL(1) |
> > +
> > CLK_ROOT_POST_DIV(CLK_ROOT_POST_DIV2));
> > +		clock_enable(CCGR_USDHC1, 1);
> > +		return;
> > +	case 1:
> > +		clock_enable(CCGR_USDHC2, 0);
> > +		clock_set_target_val(USDHC2_CLK_ROOT, CLK_ROOT_ON |
> > +				     CLK_ROOT_SOURCE_SEL(1) |
> > +
> > CLK_ROOT_POST_DIV(CLK_ROOT_POST_DIV2));
> > +		clock_enable(CCGR_USDHC2, 1);
> > +		return;
> > +	case 2:
> > +		clock_enable(CCGR_USDHC3, 0);
> > +		clock_set_target_val(USDHC3_CLK_ROOT, CLK_ROOT_ON |
> > +				     CLK_ROOT_SOURCE_SEL(1) |
> > +
> > CLK_ROOT_POST_DIV(CLK_ROOT_POST_DIV2));
> > +		clock_enable(CCGR_USDHC3, 1);
> > +		return;
> > +	default:
> > +		printf("Invalid usdhc index\n");
> > +		return;
> > +	}
> > +}
> > +
> > +void init_wdog_clk(void)
> > +{
> > +	clock_enable(CCGR_WDOG1, 0);
> > +	clock_enable(CCGR_WDOG2, 0);
> > +	clock_enable(CCGR_WDOG3, 0);
> > +	clock_set_target_val(WDOG_CLK_ROOT, CLK_ROOT_ON |
> > +			     CLK_ROOT_SOURCE_SEL(0));
> > +	clock_enable(CCGR_WDOG1, 1);
> > +	clock_enable(CCGR_WDOG2, 1);
> > +	clock_enable(CCGR_WDOG3, 1);
> > +}
> > +
> > +int clock_init(void)
> > +{
> > +	u32 val_cfg0;
> > +
> > +	/*
> > +	 * The gate is not exported to clk tree, so configure them
> > here.
> > +	 * According to ANAMIX SPEC
> > +	 * sys pll1 fixed at 800MHz
> > +	 * sys pll2 fixed at 1GHz
> > +	 * Here we only enable the outputs.
> > +	 */
> > +	val_cfg0 = readl(&ana_pll->sys_pll1_gnrl_ctl);
> > +	val_cfg0 |= INTPLL_CLKE_MASK | INTPLL_DIV2_CLKE_MASK |
> > +		INTPLL_DIV3_CLKE_MASK | INTPLL_DIV4_CLKE_MASK |
> > +		INTPLL_DIV5_CLKE_MASK | INTPLL_DIV6_CLKE_MASK |
> > +		INTPLL_DIV8_CLKE_MASK | INTPLL_DIV10_CLKE_MASK |
> > +		INTPLL_DIV20_CLKE_MASK;
> > +	writel(val_cfg0, &ana_pll->sys_pll1_gnrl_ctl);
> > +
> > +	val_cfg0 = readl(&ana_pll->sys_pll2_gnrl_ctl);
> > +	val_cfg0 |= INTPLL_CLKE_MASK | INTPLL_DIV2_CLKE_MASK |
> > +		INTPLL_DIV3_CLKE_MASK | INTPLL_DIV4_CLKE_MASK |
> > +		INTPLL_DIV5_CLKE_MASK | INTPLL_DIV6_CLKE_MASK |
> > +		INTPLL_DIV8_CLKE_MASK | INTPLL_DIV10_CLKE_MASK |
> > +		INTPLL_DIV20_CLKE_MASK;
> > +	writel(val_cfg0, &ana_pll->sys_pll2_gnrl_ctl);
> > +
> > +	intpll_configure(ANATOP_SYSTEM_PLL3, MHZ(750));
> > +	clock_set_target_val(NOC_CLK_ROOT,
> > +			     CLK_ROOT_ON | CLK_ROOT_SOURCE_SEL(2));
> > +
> > +	/* config GIC to sys_pll2_100m */
> > +	clock_enable(CCGR_GIC, 0);
> > +	clock_set_target_val(GIC_CLK_ROOT, CLK_ROOT_ON |
> > +			     CLK_ROOT_SOURCE_SEL(3));
> > +	clock_enable(CCGR_GIC, 1);
> > +
> > +	clock_set_target_val(NAND_USDHC_BUS_CLK_ROOT, CLK_ROOT_ON |
> > +			     CLK_ROOT_SOURCE_SEL(1));
> > +
> > +	clock_enable(CCGR_DDR1, 0);
> > +	clock_set_target_val(DRAM_ALT_CLK_ROOT, CLK_ROOT_ON |
> > +			     CLK_ROOT_SOURCE_SEL(1));
> > +	clock_set_target_val(DRAM_APB_CLK_ROOT, CLK_ROOT_ON |
> > +			     CLK_ROOT_SOURCE_SEL(1));
> > +	clock_enable(CCGR_DDR1, 1);
> > +
> > +	init_wdog_clk();
> > +
> > +	clock_enable(CCGR_TEMP_SENSOR, 1);
> > +
> > +	clock_enable(CCGR_SEC_DEBUG, 1);
> > +
> > +	return 0;
> > +}
> > +
> > +u32 decode_intpll(enum clk_root_src intpll)
> > +{
> > +	u32 pll_gnrl_ctl, pll_div_ctl, pll_clke_mask;
> > +	u32 main_div, pre_div, post_div, div;
> > +	u64 freq;
> > +
> > +	switch (intpll) {
> > +	case ARM_PLL_CLK:
> > +		pll_gnrl_ctl = readl(&ana_pll->arm_pll_gnrl_ctl);
> > +		pll_div_ctl = readl(&ana_pll->arm_pll_div_ctl);
> > +		break;
> > +	case GPU_PLL_CLK:
> > +		pll_gnrl_ctl = readl(&ana_pll->gpu_pll_gnrl_ctl);
> > +		pll_div_ctl = readl(&ana_pll->gpu_pll_div_ctl);
> > +		break;
> > +	case VPU_PLL_CLK:
> > +		pll_gnrl_ctl = readl(&ana_pll->vpu_pll_gnrl_ctl);
> > +		pll_div_ctl = readl(&ana_pll->vpu_pll_div_ctl);
> > +		break;
> > +	case SYSTEM_PLL1_800M_CLK:
> > +	case SYSTEM_PLL1_400M_CLK:
> > +	case SYSTEM_PLL1_266M_CLK:
> > +	case SYSTEM_PLL1_200M_CLK:
> > +	case SYSTEM_PLL1_160M_CLK:
> > +	case SYSTEM_PLL1_133M_CLK:
> > +	case SYSTEM_PLL1_100M_CLK:
> > +	case SYSTEM_PLL1_80M_CLK:
> > +	case SYSTEM_PLL1_40M_CLK:
> > +		pll_gnrl_ctl = readl(&ana_pll->sys_pll1_gnrl_ctl);
> > +		pll_div_ctl = readl(&ana_pll->sys_pll1_div_ctl);
> > +		break;
> > +	case SYSTEM_PLL2_1000M_CLK:
> > +	case SYSTEM_PLL2_500M_CLK:
> > +	case SYSTEM_PLL2_333M_CLK:
> > +	case SYSTEM_PLL2_250M_CLK:
> > +	case SYSTEM_PLL2_200M_CLK:
> > +	case SYSTEM_PLL2_166M_CLK:
> > +	case SYSTEM_PLL2_125M_CLK:
> > +	case SYSTEM_PLL2_100M_CLK:
> > +	case SYSTEM_PLL2_50M_CLK:
> > +		pll_gnrl_ctl = readl(&ana_pll->sys_pll2_gnrl_ctl);
> > +		pll_div_ctl = readl(&ana_pll->sys_pll2_div_ctl);
> > +		break;
> > +	case SYSTEM_PLL3_CLK:
> > +		pll_gnrl_ctl = readl(&ana_pll->sys_pll3_gnrl_ctl);
> > +		pll_div_ctl = readl(&ana_pll->sys_pll3_div_ctl);
> > +		break;
> > +	default:
> > +		return -EINVAL;
> > +	}
> > +
> > +	/* Only support SYS_XTAL 24M, PAD_CLK not take into
> > consideration */
> > +	if ((pll_gnrl_ctl & INTPLL_REF_CLK_SEL_MASK) != 0)
> > +		return 0;
> > +
> > +	if ((pll_gnrl_ctl & INTPLL_RST_MASK) == 0)
> > +		return 0;
> > +
> > +	/*
> > +	 * When BYPASS is equal to 1, PLL enters the bypass mode
> > +	 * regardless of the values of RESETB
> > +	 */
> > +	if (pll_gnrl_ctl & INTPLL_BYPASS_MASK)
> > +		return 24000000u;
> > +
> > +	if (!(pll_gnrl_ctl & INTPLL_LOCK_MASK)) {
> > +		puts("pll not locked\n");
> > +		return 0;
> > +	}
> > +
> > +	switch (intpll) {
> > +	case ARM_PLL_CLK:
> > +	case GPU_PLL_CLK:
> > +	case VPU_PLL_CLK:
> > +	case SYSTEM_PLL3_CLK:
> > +	case SYSTEM_PLL1_800M_CLK:
> > +	case SYSTEM_PLL2_1000M_CLK:
> > +		pll_clke_mask = INTPLL_CLKE_MASK;
> > +		div = 1;
> > +		break;
> > +
> > +	case SYSTEM_PLL1_400M_CLK:
> > +	case SYSTEM_PLL2_500M_CLK:
> > +		pll_clke_mask = INTPLL_DIV2_CLKE_MASK;
> > +		div = 2;
> > +		break;
> > +
> > +	case SYSTEM_PLL1_266M_CLK:
> > +	case SYSTEM_PLL2_333M_CLK:
> > +		pll_clke_mask = INTPLL_DIV3_CLKE_MASK;
> > +		div = 3;
> > +		break;
> > +
> > +	case SYSTEM_PLL1_200M_CLK:
> > +	case SYSTEM_PLL2_250M_CLK:
> > +		pll_clke_mask = INTPLL_DIV4_CLKE_MASK;
> > +		div = 4;
> > +		break;
> > +
> > +	case SYSTEM_PLL1_160M_CLK:
> > +	case SYSTEM_PLL2_200M_CLK:
> > +		pll_clke_mask = INTPLL_DIV5_CLKE_MASK;
> > +		div = 5;
> > +		break;
> > +
> > +	case SYSTEM_PLL1_133M_CLK:
> > +	case SYSTEM_PLL2_166M_CLK:
> > +		pll_clke_mask = INTPLL_DIV6_CLKE_MASK;
> > +		div = 6;
> > +		break;
> > +
> > +	case SYSTEM_PLL1_100M_CLK:
> > +	case SYSTEM_PLL2_125M_CLK:
> > +		pll_clke_mask = INTPLL_DIV8_CLKE_MASK;
> > +		div = 8;
> > +		break;
> > +
> > +	case SYSTEM_PLL1_80M_CLK:
> > +	case SYSTEM_PLL2_100M_CLK:
> > +		pll_clke_mask = INTPLL_DIV10_CLKE_MASK;
> > +		div = 10;
> > +		break;
> > +
> > +	case SYSTEM_PLL1_40M_CLK:
> > +	case SYSTEM_PLL2_50M_CLK:
> > +		pll_clke_mask = INTPLL_DIV20_CLKE_MASK;
> > +		div = 20;
> > +		break;
> > +	default:
> > +		return -EINVAL;
> > +	}
> > +
> > +	if ((pll_gnrl_ctl & pll_clke_mask) == 0)
> > +		return 0;
> > +
> > +	main_div = (pll_div_ctl & INTPLL_MAIN_DIV_MASK) >>
> > +		INTPLL_MAIN_DIV_SHIFT;
> > +	pre_div = (pll_div_ctl & INTPLL_PRE_DIV_MASK) >>
> > +		INTPLL_PRE_DIV_SHIFT;
> > +	post_div = (pll_div_ctl & INTPLL_POST_DIV_MASK) >>
> > +		INTPLL_POST_DIV_SHIFT;
> > +
> > +	/* FFVCO = (m * FFIN) / p, FFOUT = (m * FFIN) / (p * 2^s) */
> > +	freq = 24000000ULL * main_div;
> > +	return lldiv(freq, pre_div * (1 << post_div) * div);
> > +}
> > +
> > +u32 decode_fracpll(enum clk_root_src frac_pll)
> > +{
> > +	u32 pll_gnrl_ctl, pll_fdiv_ctl0, pll_fdiv_ctl1;
> > +	u32 main_div, pre_div, post_div, k;
> > +
> > +	switch (frac_pll) {
> > +	case DRAM_PLL1_CLK:
> > +		pll_gnrl_ctl = readl(&ana_pll->dram_pll_gnrl_ctl);
> > +		pll_fdiv_ctl0 = readl(&ana_pll->dram_pll_fdiv_ctl0);
> > +		pll_fdiv_ctl1 = readl(&ana_pll->dram_pll_fdiv_ctl1);
> > +		break;
> > +	case AUDIO_PLL1_CLK:
> > +		pll_gnrl_ctl = readl(&ana_pll->audio_pll1_gnrl_ctl);
> > +		pll_fdiv_ctl0 =
> > readl(&ana_pll->audio_pll1_fdiv_ctl0);
> > +		pll_fdiv_ctl1 =
> > readl(&ana_pll->audio_pll1_fdiv_ctl1);
> > +		break;
> > +	case AUDIO_PLL2_CLK:
> > +		pll_gnrl_ctl = readl(&ana_pll->audio_pll2_gnrl_ctl);
> > +		pll_fdiv_ctl0 =
> > readl(&ana_pll->audio_pll2_fdiv_ctl0);
> > +		pll_fdiv_ctl1 =
> > readl(&ana_pll->audio_pll2_fdiv_ctl1);
> > +		break;
> > +	case VIDEO_PLL_CLK:
> > +		pll_gnrl_ctl = readl(&ana_pll->video_pll1_gnrl_ctl);
> > +		pll_fdiv_ctl0 =
> > readl(&ana_pll->video_pll1_fdiv_ctl0);
> > +		pll_fdiv_ctl1 =
> > readl(&ana_pll->video_pll1_fdiv_ctl1);
> > +		break;
> > +	default:
> > +		printf("Not supported\n");
> > +		return 0;
> > +	}
> > +
> > +	/* Only support SYS_XTAL 24M, PAD_CLK not take into
> > consideration */
> > +	if ((pll_gnrl_ctl & INTPLL_REF_CLK_SEL_MASK) != 0)
> > +		return 0;
> > +
> > +	if ((pll_gnrl_ctl & INTPLL_RST_MASK) == 0)
> > +		return 0;
> > +	/*
> > +	 * When BYPASS is equal to 1, PLL enters the bypass mode
> > +	 * regardless of the values of RESETB
> > +	 */
> > +	if (pll_gnrl_ctl & INTPLL_BYPASS_MASK)
> > +		return 24000000u;
> > +
> > +	if (!(pll_gnrl_ctl & INTPLL_LOCK_MASK)) {
> > +		puts("pll not locked\n");
> > +		return 0;
> > +	}
> > +
> > +	if (!(pll_gnrl_ctl & INTPLL_CLKE_MASK))
> > +		return 0;
> > +
> > +	main_div = (pll_fdiv_ctl0 & INTPLL_MAIN_DIV_MASK) >>
> > +		INTPLL_MAIN_DIV_SHIFT;
> > +	pre_div = (pll_fdiv_ctl0 & INTPLL_PRE_DIV_MASK) >>
> > +		INTPLL_PRE_DIV_SHIFT;
> > +	post_div = (pll_fdiv_ctl0 & INTPLL_POST_DIV_MASK) >>
> > +		INTPLL_POST_DIV_SHIFT;
> > +
> > +	k = pll_fdiv_ctl1 & GENMASK(15, 0);
> > +
> > +	/*
> > +	 * FFOUT = ((m + k / 65536) * FFIN) / (p * 2^s),
> > +	 * 1 ≤ p ≤ 63, 64 ≤ m ≤ 1023, 0 ≤ s ≤ 6
> > +	 */
> > +	return lldiv((main_div * 65536 + k) * 24000000ULL,
> > +		     65536 * pre_div * (1 << post_div));
> > +}
> > +
> > +static struct imx_int_pll_rate_table imx8mm_fracpll_tbl[] = {
> > +	PLL_1443X_RATE(800000000U, 300, 9, 0, 0),
> > +	PLL_1443X_RATE(750000000U, 250, 8, 0, 0),
> > +	PLL_1443X_RATE(650000000U, 325, 3, 2, 0),
> > +	PLL_1443X_RATE(600000000U, 300, 3, 2, 0),
> > +	PLL_1443X_RATE(594000000U, 99, 1, 2, 0),
> > +	PLL_1443X_RATE(400000000U, 300, 9, 1, 0),
> > +	PLL_1443X_RATE(266666667U, 400, 9, 2, 0),
> > +	PLL_1443X_RATE(167000000U, 334, 3, 4, 0),
> > +	PLL_1443X_RATE(100000000U, 300, 9, 3, 0),
> > +};
> > +
> > +int fracpll_configure(enum pll_clocks pll, u32 freq)
> > +{
> > +	int i;
> > +	u32 tmp, div_val;
> > +	void *pll_base;
> > +	struct imx_int_pll_rate_table *rate;
> > +
> > +	for (i = 0; i < ARRAY_SIZE(imx8mm_fracpll_tbl); i++) {
> > +		if (freq == imx8mm_fracpll_tbl[i].rate)
> > +			break;
> > +	}
> > +
> > +	if (i == ARRAY_SIZE(imx8mm_fracpll_tbl)) {
> > +		printf("No matched freq table %u\n", freq);
> > +		return -EINVAL;
> > +	}
> > +
> > +	rate = &imx8mm_fracpll_tbl[i];
> > +
> > +	switch (pll) {
> > +	case ANATOP_DRAM_PLL:
> > +		setbits_le32(GPC_BASE_ADDR + 0xEC, 1 << 7);
> > +		setbits_le32(GPC_BASE_ADDR + 0xF8, 1 << 5);
> > +		writel(SRC_DDR1_ENABLE_MASK, SRC_BASE_ADDR + 0x1004);
> > +
> > +		pll_base = &ana_pll->dram_pll_gnrl_ctl;
> > +		break;
> > +	case ANATOP_VIDEO_PLL:
> > +		pll_base = &ana_pll->video_pll1_gnrl_ctl;
> > +		break;
> > +	default:
> > +		return 0;
> > +	}
> > +	/* Bypass clock and set lock to pll output lock */
> > +	tmp = readl(pll_base);
> > +	tmp |= BYPASS_MASK;
> > +	writel(tmp, pll_base);
> > +
> > +	/* Enable RST */
> > +	tmp &= ~RST_MASK;
> > +	writel(tmp, pll_base);
> > +
> > +	div_val = (rate->mdiv << MDIV_SHIFT) | (rate->pdiv <<
> > PDIV_SHIFT) |
> > +		(rate->sdiv << SDIV_SHIFT);
> > +	writel(div_val, pll_base + 4);
> > +	writel(rate->kdiv << KDIV_SHIFT, pll_base + 8);
> > +
> > +	__udelay(100);
> > +
> > +	/* Disable RST */
> > +	tmp |= RST_MASK;
> > +	writel(tmp, pll_base);
> > +
> > +	/* Wait Lock*/
> > +	while (!(readl(pll_base) & LOCK_STATUS))
> > +		;
> > +
> > +	/* Bypass */
> > +	tmp &= ~BYPASS_MASK;
> > +	writel(tmp, pll_base);
> > +
> > +	return 0;
> > +}
> > +
> > +int intpll_configure(enum pll_clocks pll, ulong freq)
> > +{
> > +	void __iomem *pll_gnrl_ctl, __iomem *pll_div_ctl;
> > +	u32 pll_div_ctl_val, pll_clke_masks;
> > +
> > +	switch (pll) {
> > +	case ANATOP_SYSTEM_PLL1:
> > +		pll_gnrl_ctl = &ana_pll->sys_pll1_gnrl_ctl;
> > +		pll_div_ctl = &ana_pll->sys_pll1_div_ctl;
> > +		pll_clke_masks = INTPLL_DIV20_CLKE_MASK |
> > +			INTPLL_DIV10_CLKE_MASK |
> > INTPLL_DIV8_CLKE_MASK |
> > +			INTPLL_DIV6_CLKE_MASK |
> > INTPLL_DIV5_CLKE_MASK |
> > +			INTPLL_DIV4_CLKE_MASK |
> > INTPLL_DIV3_CLKE_MASK |
> > +			INTPLL_DIV2_CLKE_MASK | INTPLL_CLKE_MASK;
> > +		break;
> > +	case ANATOP_SYSTEM_PLL2:
> > +		pll_gnrl_ctl = &ana_pll->sys_pll2_gnrl_ctl;
> > +		pll_div_ctl = &ana_pll->sys_pll2_div_ctl;
> > +		pll_clke_masks = INTPLL_DIV20_CLKE_MASK |
> > +			INTPLL_DIV10_CLKE_MASK |
> > INTPLL_DIV8_CLKE_MASK |
> > +			INTPLL_DIV6_CLKE_MASK |
> > INTPLL_DIV5_CLKE_MASK |
> > +			INTPLL_DIV4_CLKE_MASK |
> > INTPLL_DIV3_CLKE_MASK |
> > +			INTPLL_DIV2_CLKE_MASK | INTPLL_CLKE_MASK;
> > +		break;
> > +	case ANATOP_SYSTEM_PLL3:
> > +		pll_gnrl_ctl = &ana_pll->sys_pll3_gnrl_ctl;
> > +		pll_div_ctl = &ana_pll->sys_pll3_div_ctl;
> > +		pll_clke_masks = INTPLL_CLKE_MASK;
> > +		break;
> > +	case ANATOP_ARM_PLL:
> > +		pll_gnrl_ctl = &ana_pll->arm_pll_gnrl_ctl;
> > +		pll_div_ctl = &ana_pll->arm_pll_div_ctl;
> > +		pll_clke_masks = INTPLL_CLKE_MASK;
> > +		break;
> > +	case ANATOP_GPU_PLL:
> > +		pll_gnrl_ctl = &ana_pll->gpu_pll_gnrl_ctl;
> > +		pll_div_ctl = &ana_pll->gpu_pll_div_ctl;
> > +		pll_clke_masks = INTPLL_CLKE_MASK;
> > +		break;
> > +	case ANATOP_VPU_PLL:
> > +		pll_gnrl_ctl = &ana_pll->vpu_pll_gnrl_ctl;
> > +		pll_div_ctl = &ana_pll->vpu_pll_div_ctl;
> > +		pll_clke_masks = INTPLL_CLKE_MASK;
> > +		break;
> > +	default:
> > +		return -EINVAL;
> > +	};
> > +
> > +	switch (freq) {
> > +	case MHZ(750):
> > +		/* 24 * 0xfa / 2 / 2 ^ 2 */
> > +		pll_div_ctl_val = INTPLL_MAIN_DIV_VAL(0xfa) |
> > +			INTPLL_PRE_DIV_VAL(2) |
> > INTPLL_POST_DIV_VAL(2);
> > +		break;
> > +	case MHZ(800):
> > +		/* 24 * 0x190 / 3 / 2 ^ 2 */
> > +		pll_div_ctl_val = INTPLL_MAIN_DIV_VAL(0x190) |
> > +			INTPLL_PRE_DIV_VAL(3) |
> > INTPLL_POST_DIV_VAL(2);
> > +		break;
> > +	case MHZ(1000):
> > +		/* 24 * 0xfa / 3 / 2 ^ 1 */
> > +		pll_div_ctl_val = INTPLL_MAIN_DIV_VAL(0xfa) |
> > +			INTPLL_PRE_DIV_VAL(3) |
> > INTPLL_POST_DIV_VAL(1);
> > +		break;
> > +	case MHZ(1200):
> > +		/* 24 * 0xc8 / 2 / 2 ^ 1 */
> > +		pll_div_ctl_val = INTPLL_MAIN_DIV_VAL(0xc8) |
> > +			INTPLL_PRE_DIV_VAL(2) |
> > INTPLL_POST_DIV_VAL(1);
> > +		break;
> > +	case MHZ(2000):
> > +		/* 24 * 0xfa / 3 / 2 ^ 0 */
> > +		pll_div_ctl_val = INTPLL_MAIN_DIV_VAL(0xfa) |
> > +			INTPLL_PRE_DIV_VAL(3) |
> > INTPLL_POST_DIV_VAL(0);
> > +		break;
> > +	default:
> > +		return -EINVAL;
> > +	};
> > +	/* Bypass clock and set lock to pll output lock */
> > +	setbits_le32(pll_gnrl_ctl, INTPLL_BYPASS_MASK |
> > +		     INTPLL_LOCK_SEL_MASK);
> > +	/* Enable reset */
> > +	clrbits_le32(pll_gnrl_ctl, INTPLL_RST_MASK);
> > +	/* Configure */
> > +	writel(pll_div_ctl_val, pll_div_ctl);
> > +
> > +	__udelay(100);
> > +
> > +	/* Disable reset */
> > +	setbits_le32(pll_gnrl_ctl, INTPLL_RST_MASK);
> > +	/* Wait Lock */
> > +	while (!(readl(pll_gnrl_ctl) & INTPLL_LOCK_MASK))
> > +		;
> > +	/* Clear bypass */
> > +	clrbits_le32(pll_gnrl_ctl, INTPLL_BYPASS_MASK);
> > +	setbits_le32(pll_gnrl_ctl, pll_clke_masks);
> > +
> > +	return 0;
> > +}
> > +
> > +u32 get_root_src_clk(enum clk_root_src root_src)
> > +{
> > +	switch (root_src) {
> > +	case OSC_24M_CLK:
> > +		return 24000000u;
> > +	case OSC_HDMI_CLK:
> > +		return 26000000u;
> > +	case OSC_32K_CLK:
> > +		return 32000u;
> > +	case ARM_PLL_CLK:
> > +	case GPU_PLL_CLK:
> > +	case VPU_PLL_CLK:
> > +	case SYSTEM_PLL1_800M_CLK:
> > +	case SYSTEM_PLL1_400M_CLK:
> > +	case SYSTEM_PLL1_266M_CLK:
> > +	case SYSTEM_PLL1_200M_CLK:
> > +	case SYSTEM_PLL1_160M_CLK:
> > +	case SYSTEM_PLL1_133M_CLK:
> > +	case SYSTEM_PLL1_100M_CLK:
> > +	case SYSTEM_PLL1_80M_CLK:
> > +	case SYSTEM_PLL1_40M_CLK:
> > +	case SYSTEM_PLL2_1000M_CLK:
> > +	case SYSTEM_PLL2_500M_CLK:
> > +	case SYSTEM_PLL2_333M_CLK:
> > +	case SYSTEM_PLL2_250M_CLK:
> > +	case SYSTEM_PLL2_200M_CLK:
> > +	case SYSTEM_PLL2_166M_CLK:
> > +	case SYSTEM_PLL2_125M_CLK:
> > +	case SYSTEM_PLL2_100M_CLK:
> > +	case SYSTEM_PLL2_50M_CLK:
> > +	case SYSTEM_PLL3_CLK:
> > +		return decode_intpll(root_src);
> > +	default:
> > +		return 0;
> > +	}
> > +
> > +	return 0;
> > +}
> > +
> > +u32 get_root_clk(enum clk_root_index clock_id)
> > +{
> > +	enum clk_root_src root_src;
> > +	u32 post_podf, pre_podf, root_src_clk;
> > +
> > +	if (clock_root_enabled(clock_id) <= 0)
> > +		return 0;
> > +
> > +	if (clock_get_prediv(clock_id, &pre_podf) < 0)
> > +		return 0;
> > +
> > +	if (clock_get_postdiv(clock_id, &post_podf) < 0)
> > +		return 0;
> > +
> > +	if (clock_get_src(clock_id, &root_src) < 0)
> > +		return 0;
> > +
> > +	root_src_clk = get_root_src_clk(root_src);
> > +
> > +	return root_src_clk / (post_podf + 1) / (pre_podf + 1);
> > +}
> > +
> > +u32 mxc_get_clock(enum mxc_clock clk)
> > +{
> > +	switch (clk) {
> > +	case MXC_ARM_CLK:
> > +		return get_root_clk(ARM_A53_CLK_ROOT);
> > +	default:
> > +		printf("Unsupported mxc_clock %d\n", clk);
> > +		break;
> > +	}
> > +
> > +	return 0;
> > +}
> > +
> > +u32 imx_get_uartclk(void)
> > +{
> > +	return get_root_clk(UART1_CLK_ROOT);
> > +}
> > +
> > +#ifdef CONFIG_SPL_BUILD
> > +void dram_pll_init(ulong pll_val)
> > +{
> > +	fracpll_configure(ANATOP_DRAM_PLL, pll_val);
> > +}
> > +
> > +static struct dram_bypass_clk_setting imx8mm_dram_bypass_tbl[] = {
> > +	DRAM_BYPASS_ROOT_CONFIG(MHZ(100), 2, CLK_ROOT_PRE_DIV1, 2,
> > +				CLK_ROOT_PRE_DIV2),
> > +	DRAM_BYPASS_ROOT_CONFIG(MHZ(250), 3, CLK_ROOT_PRE_DIV2, 2,
> > +				CLK_ROOT_PRE_DIV2),
> > +	DRAM_BYPASS_ROOT_CONFIG(MHZ(400), 1, CLK_ROOT_PRE_DIV2, 3,
> > +				CLK_ROOT_PRE_DIV2),
> > +};
> > +
> > +void dram_enable_bypass(ulong clk_val)
> > +{
> > +	int i;
> > +	struct dram_bypass_clk_setting *config;
> > +
> > +	for (i = 0; i < ARRAY_SIZE(imx8mm_dram_bypass_tbl); i++) {
> > +		if (clk_val == imx8mm_dram_bypass_tbl[i].clk)
> > +			break;
> > +	}
> > +
> > +	if (i == ARRAY_SIZE(imx8mm_dram_bypass_tbl)) {
> > +		printf("No matched freq table %lu\n", clk_val);
> > +		return;
> > +	}
> > +
> > +	config = &imx8mm_dram_bypass_tbl[i];
> > +
> > +	clock_set_target_val(DRAM_ALT_CLK_ROOT, CLK_ROOT_ON |
> > +
> > CLK_ROOT_SOURCE_SEL(config->alt_root_sel) |
> > +			     CLK_ROOT_PRE_DIV(config->alt_pre_div));
> > +	clock_set_target_val(DRAM_APB_CLK_ROOT, CLK_ROOT_ON |
> > +
> > CLK_ROOT_SOURCE_SEL(config->apb_root_sel) |
> > +			     CLK_ROOT_PRE_DIV(config->apb_pre_div));
> > +	clock_set_target_val(DRAM_SEL_CFG, CLK_ROOT_ON |
> > +			     CLK_ROOT_SOURCE_SEL(1));
> > +}
> > +
> > +void dram_disable_bypass(void)
> > +{
> > +	clock_set_target_val(DRAM_SEL_CFG, CLK_ROOT_ON |
> > +			     CLK_ROOT_SOURCE_SEL(0));
> > +	clock_set_target_val(DRAM_APB_CLK_ROOT, CLK_ROOT_ON |
> > +			     CLK_ROOT_SOURCE_SEL(4) |
> > +			     CLK_ROOT_PRE_DIV(CLK_ROOT_PRE_DIV5));
> > +}
> > +#endif
> > +
> > diff --git a/arch/arm/mach-imx/imx8m/clock_imx8mq.c
> > b/arch/arm/mach-imx/imx8m/clock_imx8mq.c index
> feecdb50f6..9cfac911e3
> > 100644 --- a/arch/arm/mach-imx/imx8m/clock_imx8mq.c
> > +++ b/arch/arm/mach-imx/imx8m/clock_imx8mq.c
> > @@ -282,7 +282,7 @@ static u32 get_root_src_clk(enum clk_root_src
> > root_src) return 0;
> >  }
> >
> > -static u32 get_root_clk(enum clk_root_index clock_id)
> > +u32 get_root_clk(enum clk_root_index clock_id)
> >  {
> >  	enum clk_root_src root_src;
> >  	u32 post_podf, pre_podf, root_src_clk;
> > diff --git a/arch/arm/mach-imx/imx8m/clock_slice.c
> > b/arch/arm/mach-imx/imx8m/clock_slice.c index 1a67c626f1..dc2a018e00
> > 100644 --- a/arch/arm/mach-imx/imx8m/clock_slice.c
> > +++ b/arch/arm/mach-imx/imx8m/clock_slice.c
> > @@ -13,6 +13,7 @@
> >
> >  static struct ccm_reg *ccm_reg = (struct ccm_reg *)CCM_BASE_ADDR;
> >
> > +#ifdef CONFIG_IMX8MQ
> >  static struct clk_root_map root_array[] = {
> >  	{ARM_A53_CLK_ROOT, CORE_CLOCK_SLICE, 0,
> >  	 {OSC_25M_CLK, ARM_PLL_CLK, SYSTEM_PLL2_500M_CLK,
> > @@ -474,6 +475,466 @@ static struct clk_root_map root_array[] = {
> >  	 {DRAM_PLL1_CLK}
> >  	},
> >  };
> > +#elif defined(CONFIG_IMX8MM)
> > +static struct clk_root_map root_array[] = {
> > +	{ARM_A53_CLK_ROOT, CORE_CLOCK_SLICE, 0,
> > +	 {OSC_24M_CLK, ARM_PLL_CLK, SYSTEM_PLL2_500M_CLK,
> > +	  SYSTEM_PLL2_1000M_CLK, SYSTEM_PLL1_800M_CLK,
> > +	  SYSTEM_PLL1_400M_CLK, AUDIO_PLL1_CLK, SYSTEM_PLL3_CLK}
> > +	},
> > +	{ARM_M4_CLK_ROOT, CORE_CLOCK_SLICE, 1,
> > +	 {OSC_24M_CLK, SYSTEM_PLL2_200M_CLK, SYSTEM_PLL2_250M_CLK,
> > +	  SYSTEM_PLL1_266M_CLK, SYSTEM_PLL1_800M_CLK,
> > +	  AUDIO_PLL1_CLK, VIDEO_PLL_CLK, SYSTEM_PLL3_CLK}
> > +	},
> > +	{VPU_A53_CLK_ROOT, CORE_CLOCK_SLICE, 2,
> > +	 {OSC_24M_CLK, ARM_PLL_CLK, SYSTEM_PLL2_500M_CLK,
> > +	  SYSTEM_PLL2_1000M_CLK, SYSTEM_PLL1_800M_CLK,
> > +	  SYSTEM_PLL1_400M_CLK, AUDIO_PLL1_CLK, VPU_PLL_CLK}
> > +	},
> > +	{GPU3D_CLK_ROOT, CORE_CLOCK_SLICE, 3,
> > +	 {OSC_24M_CLK, GPU_PLL_CLK, SYSTEM_PLL1_800M_CLK,
> > +	  SYSTEM_PLL3_CLK, SYSTEM_PLL2_1000M_CLK,
> > +	  AUDIO_PLL1_CLK, VIDEO_PLL_CLK, AUDIO_PLL2_CLK}
> > +	},
> > +	{GPU2D_CLK_ROOT, CORE_CLOCK_SLICE, 4,
> > +	 {OSC_24M_CLK, GPU_PLL_CLK, SYSTEM_PLL1_800M_CLK,
> > +	  SYSTEM_PLL3_CLK, SYSTEM_PLL2_1000M_CLK,
> > +	  AUDIO_PLL1_CLK, VIDEO_PLL_CLK, AUDIO_PLL2_CLK}
> > +	},
> > +	{MAIN_AXI_CLK_ROOT, BUS_CLOCK_SLICE, 0,
> > +	 {OSC_24M_CLK, SYSTEM_PLL2_333M_CLK, SYSTEM_PLL1_800M_CLK,
> > +	  SYSTEM_PLL2_250M_CLK, SYSTEM_PLL2_1000M_CLK,
> > +	  AUDIO_PLL1_CLK, VIDEO_PLL_CLK, SYSTEM_PLL1_100M_CLK}
> > +	},
> > +	{ENET_AXI_CLK_ROOT, BUS_CLOCK_SLICE, 1,
> > +	 {OSC_24M_CLK, SYSTEM_PLL1_266M_CLK, SYSTEM_PLL1_800M_CLK,
> > +	  SYSTEM_PLL2_250M_CLK, SYSTEM_PLL2_200M_CLK,
> > +	  AUDIO_PLL1_CLK, VIDEO_PLL_CLK, SYSTEM_PLL3_CLK}
> > +	},
> > +	{NAND_USDHC_BUS_CLK_ROOT, BUS_CLOCK_SLICE, 2,
> > +	 {OSC_24M_CLK, SYSTEM_PLL1_266M_CLK, SYSTEM_PLL1_800M_CLK,
> > +	  SYSTEM_PLL2_200M_CLK, SYSTEM_PLL1_133M_CLK,
> > +	  SYSTEM_PLL3_CLK, SYSTEM_PLL2_250M_CLK, AUDIO_PLL1_CLK}
> > +	},
> > +	{VPU_BUS_CLK_ROOT, BUS_CLOCK_SLICE, 3,
> > +	 {OSC_24M_CLK, SYSTEM_PLL1_800M_CLK, VPU_PLL_CLK,
> > +	  AUDIO_PLL2_CLK, SYSTEM_PLL3_CLK, SYSTEM_PLL2_1000M_CLK,
> > +	  SYSTEM_PLL2_200M_CLK, SYSTEM_PLL1_100M_CLK}
> > +	},
> > +	{DISPLAY_AXI_CLK_ROOT, BUS_CLOCK_SLICE, 4,
> > +	 {OSC_24M_CLK, SYSTEM_PLL2_1000M_CLK,
> SYSTEM_PLL1_800M_CLK,
> > +	  SYSTEM_PLL3_CLK, SYSTEM_PLL1_40M_CLK, AUDIO_PLL2_CLK,
> > +	  EXT_CLK_1, EXT_CLK_4}
> > +	},
> > +	{DISPLAY_APB_CLK_ROOT, BUS_CLOCK_SLICE, 5,
> > +	 {OSC_24M_CLK, SYSTEM_PLL2_125M_CLK, SYSTEM_PLL1_800M_CLK,
> > +	  SYSTEM_PLL3_CLK, SYSTEM_PLL1_40M_CLK, AUDIO_PLL2_CLK,
> > +	  EXT_CLK_1, EXT_CLK_3}
> > +	},
> > +	{DISPLAY_RTRM_CLK_ROOT, BUS_CLOCK_SLICE, 6,
> > +	 {OSC_24M_CLK, SYSTEM_PLL1_800M_CLK, SYSTEM_PLL2_200M_CLK,
> > +	  SYSTEM_PLL2_1000M_CLK, AUDIO_PLL1_CLK, VIDEO_PLL_CLK,
> > +	  EXT_CLK_2, EXT_CLK_3}
> > +	},
> > +	{USB_BUS_CLK_ROOT, BUS_CLOCK_SLICE, 7,
> > +	 {OSC_24M_CLK, SYSTEM_PLL2_500M_CLK, SYSTEM_PLL1_800M_CLK,
> > +	  SYSTEM_PLL2_100M_CLK, SYSTEM_PLL2_200M_CLK,
> > +	  EXT_CLK_2, EXT_CLK_4, AUDIO_PLL2_CLK}
> > +	},
> > +	{GPU_AXI_CLK_ROOT, BUS_CLOCK_SLICE, 8,
> > +	 {OSC_24M_CLK, SYSTEM_PLL1_800M_CLK, GPU_PLL_CLK,
> > +	  SYSTEM_PLL3_CLK, SYSTEM_PLL2_1000M_CLK,
> > +	  AUDIO_PLL1_CLK, VIDEO_PLL_CLK, AUDIO_PLL2_CLK}
> > +	},
> > +	{GPU_AHB_CLK_ROOT, BUS_CLOCK_SLICE, 9,
> > +	 {OSC_24M_CLK, SYSTEM_PLL1_800M_CLK, GPU_PLL_CLK,
> > +	  SYSTEM_PLL3_CLK, SYSTEM_PLL2_1000M_CLK,
> > +	  AUDIO_PLL1_CLK, VIDEO_PLL_CLK, AUDIO_PLL2_CLK}
> > +	},
> > +	{NOC_CLK_ROOT, BUS_CLOCK_SLICE, 10,
> > +	 {OSC_24M_CLK, SYSTEM_PLL1_800M_CLK, SYSTEM_PLL3_CLK,
> > +	  SYSTEM_PLL2_1000M_CLK, SYSTEM_PLL2_500M_CLK,
> > +	  AUDIO_PLL1_CLK, VIDEO_PLL_CLK, AUDIO_PLL2_CLK}
> > +	},
> > +	{NOC_APB_CLK_ROOT, BUS_CLOCK_SLICE, 11,
> > +	 {OSC_24M_CLK, SYSTEM_PLL1_400M_CLK, SYSTEM_PLL3_CLK,
> > +	  SYSTEM_PLL2_333M_CLK, SYSTEM_PLL2_200M_CLK,
> > +	  SYSTEM_PLL1_800M_CLK, AUDIO_PLL1_CLK, VIDEO_PLL_CLK}
> > +	},
> > +	{AHB_CLK_ROOT, AHB_CLOCK_SLICE, 0,
> > +	 {OSC_24M_CLK, SYSTEM_PLL1_133M_CLK, SYSTEM_PLL1_800M_CLK,
> > +	  SYSTEM_PLL1_400M_CLK, SYSTEM_PLL2_125M_CLK,
> > +	  SYSTEM_PLL3_CLK, AUDIO_PLL1_CLK, VIDEO_PLL_CLK}
> > +	},
> > +	{AUDIO_AHB_CLK_ROOT, AHB_CLOCK_SLICE, 1,
> > +	 {OSC_24M_CLK, SYSTEM_PLL2_500M_CLK, SYSTEM_PLL1_800M_CLK,
> > +	  SYSTEM_PLL2_1000M_CLK, SYSTEM_PLL2_166M_CLK,
> > +	  SYSTEM_PLL3_CLK, AUDIO_PLL1_CLK, VIDEO_PLL_CLK}
> > +	},
> > +	{MIPI_DSI_ESC_RX_CLK_ROOT, AHB_CLOCK_SLICE, 2,
> > +	 {OSC_24M_CLK, SYSTEM_PLL2_100M_CLK, SYSTEM_PLL1_80M_CLK,
> > +	  SYSTEM_PLL1_800M_CLK, SYSTEM_PLL2_1000M_CLK,
> > +	  SYSTEM_PLL3_CLK, EXT_CLK_3, AUDIO_PLL2_CLK}
> > +	},
> > +	{DRAM_ALT_CLK_ROOT, IP_CLOCK_SLICE, 0,
> > +	 {OSC_24M_CLK, SYSTEM_PLL1_800M_CLK, SYSTEM_PLL1_100M_CLK,
> > +	  SYSTEM_PLL2_500M_CLK, SYSTEM_PLL2_1000M_CLK,
> > +	  SYSTEM_PLL3_CLK, AUDIO_PLL1_CLK, SYSTEM_PLL1_266M_CLK}
> > +	},
> > +	{DRAM_APB_CLK_ROOT, IP_CLOCK_SLICE, 1,
> > +	 {OSC_24M_CLK, SYSTEM_PLL2_200M_CLK, SYSTEM_PLL1_40M_CLK,
> > +	  SYSTEM_PLL1_160M_CLK, SYSTEM_PLL1_800M_CLK,
> > +	  SYSTEM_PLL3_CLK, SYSTEM_PLL2_250M_CLK, AUDIO_PLL2_CLK}
> > +	},
> > +	{VPU_G1_CLK_ROOT, IP_CLOCK_SLICE, 2,
> > +	 {OSC_24M_CLK, VPU_PLL_CLK, SYSTEM_PLL1_800M_CLK,
> > +	  SYSTEM_PLL2_1000M_CLK, SYSTEM_PLL1_100M_CLK,
> > +	  SYSTEM_PLL2_125M_CLK, SYSTEM_PLL3_CLK, AUDIO_PLL1_CLK}
> > +	},
> > +	{VPU_G2_CLK_ROOT, IP_CLOCK_SLICE, 3,
> > +	 {OSC_24M_CLK, VPU_PLL_CLK, SYSTEM_PLL1_800M_CLK,
> > +	  SYSTEM_PLL2_1000M_CLK, SYSTEM_PLL1_100M_CLK,
> > +	  SYSTEM_PLL2_125M_CLK, SYSTEM_PLL3_CLK, AUDIO_PLL1_CLK}
> > +	},
> > +	{DISPLAY_DTRC_CLK_ROOT, IP_CLOCK_SLICE, 4,
> > +	 {OSC_24M_CLK, VIDEO_PLL2_CLK, SYSTEM_PLL1_800M_CLK,
> > +	  SYSTEM_PLL2_1000M_CLK, SYSTEM_PLL1_160M_CLK,
> > +	  VIDEO_PLL_CLK, SYSTEM_PLL3_CLK, AUDIO_PLL2_CLK}
> > +	},
> > +	{DISPLAY_DC8000_CLK_ROOT, IP_CLOCK_SLICE, 5,
> > +	 {OSC_24M_CLK, VIDEO_PLL2_CLK, SYSTEM_PLL1_800M_CLK,
> > +	  SYSTEM_PLL2_1000M_CLK, SYSTEM_PLL1_160M_CLK,
> > +	  VIDEO_PLL_CLK, SYSTEM_PLL3_CLK, AUDIO_PLL2_CLK}
> > +	},
> > +	{PCIE_CTRL_CLK_ROOT, IP_CLOCK_SLICE, 6,
> > +	 {OSC_24M_CLK, SYSTEM_PLL2_250M_CLK, SYSTEM_PLL2_200M_CLK,
> > +	  SYSTEM_PLL1_266M_CLK, SYSTEM_PLL1_800M_CLK,
> > +	  SYSTEM_PLL2_500M_CLK, SYSTEM_PLL2_333M_CLK,
> > SYSTEM_PLL3_CLK}
> > +	},
> > +	{PCIE_PHY_CLK_ROOT, IP_CLOCK_SLICE, 7,
> > +	 {OSC_24M_CLK, SYSTEM_PLL2_100M_CLK, SYSTEM_PLL2_500M_CLK,
> > +	  EXT_CLK_1, EXT_CLK_2, EXT_CLK_3, EXT_CLK_4,
> > +	  SYSTEM_PLL1_400M_CLK}
> > +	},
> > +	{PCIE_AUX_CLK_ROOT, IP_CLOCK_SLICE, 8,
> > +	 {OSC_24M_CLK, SYSTEM_PLL2_200M_CLK, SYSTEM_PLL2_50M_CLK,
> > +	  SYSTEM_PLL3_CLK, SYSTEM_PLL2_100M_CLK,
> SYSTEM_PLL1_80M_CLK,
> > +	  SYSTEM_PLL1_160M_CLK, SYSTEM_PLL1_200M_CLK}
> > +	},
> > +	{DC_PIXEL_CLK_ROOT, IP_CLOCK_SLICE, 9,
> > +	 {OSC_24M_CLK, VIDEO_PLL_CLK, AUDIO_PLL2_CLK,
> > +	  AUDIO_PLL1_CLK, SYSTEM_PLL1_800M_CLK,
> > +	  SYSTEM_PLL2_1000M_CLK, SYSTEM_PLL3_CLK, EXT_CLK_4}
> > +	},
> > +	{LCDIF_PIXEL_CLK_ROOT, IP_CLOCK_SLICE, 10,
> > +	 {OSC_24M_CLK, VIDEO_PLL_CLK, AUDIO_PLL2_CLK,
> > +	  AUDIO_PLL1_CLK, SYSTEM_PLL1_800M_CLK,
> > +	  SYSTEM_PLL2_1000M_CLK, SYSTEM_PLL3_CLK, EXT_CLK_4}
> > +	},
> > +	{SAI1_CLK_ROOT, IP_CLOCK_SLICE, 11,
> > +	 {OSC_24M_CLK, AUDIO_PLL1_CLK, AUDIO_PLL2_CLK,
> > +	  VIDEO_PLL_CLK, SYSTEM_PLL1_133M_CLK,
> > +	  OSC_HDMI_CLK, EXT_CLK_1, EXT_CLK_2}
> > +	},
> > +	{SAI2_CLK_ROOT, IP_CLOCK_SLICE, 12,
> > +	 {OSC_24M_CLK, AUDIO_PLL1_CLK, AUDIO_PLL2_CLK,
> > +	  VIDEO_PLL_CLK, SYSTEM_PLL1_133M_CLK,
> > +	  OSC_HDMI_CLK, EXT_CLK_2, EXT_CLK_3}
> > +	},
> > +	{SAI3_CLK_ROOT, IP_CLOCK_SLICE, 13,
> > +	 {OSC_24M_CLK, AUDIO_PLL1_CLK, AUDIO_PLL2_CLK,
> > +	  VIDEO_PLL_CLK, SYSTEM_PLL1_133M_CLK,
> > +	  OSC_HDMI_CLK, EXT_CLK_3, EXT_CLK_4}
> > +	},
> > +	{SAI4_CLK_ROOT, IP_CLOCK_SLICE, 14,
> > +	 {OSC_24M_CLK, AUDIO_PLL1_CLK, AUDIO_PLL2_CLK,
> > +	  VIDEO_PLL_CLK, SYSTEM_PLL1_133M_CLK,
> > +	  OSC_HDMI_CLK, EXT_CLK_1, EXT_CLK_2}
> > +	},
> > +	{SAI5_CLK_ROOT, IP_CLOCK_SLICE, 15,
> > +	 {OSC_24M_CLK, AUDIO_PLL1_CLK, AUDIO_PLL2_CLK,
> > +	  VIDEO_PLL_CLK, SYSTEM_PLL1_133M_CLK,
> > +	  OSC_HDMI_CLK, EXT_CLK_2, EXT_CLK_3}
> > +	},
> > +	{SAI6_CLK_ROOT, IP_CLOCK_SLICE, 16,
> > +	 {OSC_24M_CLK, AUDIO_PLL1_CLK, AUDIO_PLL2_CLK,
> > +	  VIDEO_PLL_CLK, SYSTEM_PLL1_133M_CLK,
> > +	  OSC_HDMI_CLK, EXT_CLK_3, EXT_CLK_4}
> > +	},
> > +	{SPDIF1_CLK_ROOT, IP_CLOCK_SLICE, 17,
> > +	 {OSC_24M_CLK, AUDIO_PLL1_CLK, AUDIO_PLL2_CLK,
> > +	  VIDEO_PLL_CLK, SYSTEM_PLL1_133M_CLK,
> > +	  OSC_HDMI_CLK, EXT_CLK_2, EXT_CLK_3}
> > +	},
> > +	{SPDIF2_CLK_ROOT, IP_CLOCK_SLICE, 18,
> > +	 {OSC_24M_CLK, AUDIO_PLL1_CLK, AUDIO_PLL2_CLK,
> > +	  VIDEO_PLL_CLK, SYSTEM_PLL1_133M_CLK,
> > +	  OSC_HDMI_CLK, EXT_CLK_3, EXT_CLK_4}
> > +	},
> > +	{ENET_REF_CLK_ROOT, IP_CLOCK_SLICE, 19,
> > +	 {OSC_24M_CLK, SYSTEM_PLL2_125M_CLK, SYSTEM_PLL2_50M_CLK,
> > +	  SYSTEM_PLL2_100M_CLK, SYSTEM_PLL1_160M_CLK,
> > +	  AUDIO_PLL1_CLK, VIDEO_PLL_CLK, EXT_CLK_4}
> > +	},
> > +	{ENET_TIMER_CLK_ROOT, IP_CLOCK_SLICE, 20,
> > +	 {OSC_24M_CLK, SYSTEM_PLL2_100M_CLK, AUDIO_PLL1_CLK,
> > +	  EXT_CLK_1, EXT_CLK_2, EXT_CLK_3, EXT_CLK_4,
> > +	  VIDEO_PLL_CLK}
> > +	},
> > +	{ENET_PHY_REF_CLK_ROOT, IP_CLOCK_SLICE, 21,
> > +	 {OSC_24M_CLK, SYSTEM_PLL2_50M_CLK, SYSTEM_PLL2_125M_CLK,
> > +	  SYSTEM_PLL2_200M_CLK, SYSTEM_PLL2_500M_CLK,
> > +	  AUDIO_PLL1_CLK, VIDEO_PLL_CLK, AUDIO_PLL2_CLK}
> > +	},
> > +	{NAND_CLK_ROOT, IP_CLOCK_SLICE, 22,
> > +	 {OSC_24M_CLK, SYSTEM_PLL2_500M_CLK, AUDIO_PLL1_CLK,
> > +	  SYSTEM_PLL1_400M_CLK, AUDIO_PLL2_CLK, SYSTEM_PLL3_CLK,
> > +	  SYSTEM_PLL2_250M_CLK, VIDEO_PLL_CLK}
> > +	},
> > +	{QSPI_CLK_ROOT, IP_CLOCK_SLICE, 23,
> > +	 {OSC_24M_CLK, SYSTEM_PLL1_400M_CLK, SYSTEM_PLL2_333M_CLK,
> > +	  SYSTEM_PLL2_500M_CLK, AUDIO_PLL2_CLK,
> > +	  SYSTEM_PLL1_266M_CLK, SYSTEM_PLL3_CLK,
> > SYSTEM_PLL1_100M_CLK}
> > +	},
> > +	{USDHC1_CLK_ROOT, IP_CLOCK_SLICE, 24,
> > +	 {OSC_24M_CLK, SYSTEM_PLL1_400M_CLK, SYSTEM_PLL1_800M_CLK,
> > +	  SYSTEM_PLL2_500M_CLK, SYSTEM_PLL3_CLK,
> > +	  SYSTEM_PLL1_266M_CLK, AUDIO_PLL2_CLK,
> SYSTEM_PLL1_100M_CLK}
> > +	},
> > +	{USDHC2_CLK_ROOT, IP_CLOCK_SLICE, 25,
> > +	 {OSC_24M_CLK, SYSTEM_PLL1_400M_CLK, SYSTEM_PLL1_800M_CLK,
> > +	  SYSTEM_PLL2_500M_CLK, SYSTEM_PLL3_CLK,
> > +	  SYSTEM_PLL1_266M_CLK, AUDIO_PLL2_CLK,
> SYSTEM_PLL1_100M_CLK}
> > +	},
> > +	{I2C1_CLK_ROOT, IP_CLOCK_SLICE, 26,
> > +	 {OSC_24M_CLK, SYSTEM_PLL1_160M_CLK, SYSTEM_PLL2_50M_CLK,
> > +	  SYSTEM_PLL3_CLK, AUDIO_PLL1_CLK, VIDEO_PLL_CLK,
> > +	  AUDIO_PLL2_CLK, SYSTEM_PLL1_133M_CLK}
> > +	},
> > +	{I2C2_CLK_ROOT, IP_CLOCK_SLICE, 27,
> > +	 {OSC_24M_CLK, SYSTEM_PLL1_160M_CLK, SYSTEM_PLL2_50M_CLK,
> > +	  SYSTEM_PLL3_CLK, AUDIO_PLL1_CLK, VIDEO_PLL_CLK,
> > +	  AUDIO_PLL2_CLK, SYSTEM_PLL1_133M_CLK}
> > +	},
> > +	{I2C3_CLK_ROOT, IP_CLOCK_SLICE, 28,
> > +	 {OSC_24M_CLK, SYSTEM_PLL1_160M_CLK, SYSTEM_PLL2_50M_CLK,
> > +	  SYSTEM_PLL3_CLK, AUDIO_PLL1_CLK, VIDEO_PLL_CLK,
> > +	  AUDIO_PLL2_CLK, SYSTEM_PLL1_133M_CLK}
> > +	},
> > +	{I2C4_CLK_ROOT, IP_CLOCK_SLICE, 29,
> > +	 {OSC_24M_CLK, SYSTEM_PLL1_160M_CLK, SYSTEM_PLL2_50M_CLK,
> > +	  SYSTEM_PLL3_CLK, AUDIO_PLL1_CLK, VIDEO_PLL_CLK,
> > +	  AUDIO_PLL2_CLK, SYSTEM_PLL1_133M_CLK}
> > +	},
> > +	{UART1_CLK_ROOT, IP_CLOCK_SLICE, 30,
> > +	 {OSC_24M_CLK, SYSTEM_PLL1_80M_CLK, SYSTEM_PLL2_200M_CLK,
> > +	  SYSTEM_PLL2_100M_CLK, SYSTEM_PLL3_CLK,
> > +	  EXT_CLK_2, EXT_CLK_4, AUDIO_PLL2_CLK}
> > +	},
> > +	{UART2_CLK_ROOT, IP_CLOCK_SLICE, 31,
> > +	 {OSC_24M_CLK, SYSTEM_PLL1_80M_CLK, SYSTEM_PLL2_200M_CLK,
> > +	  SYSTEM_PLL2_100M_CLK, SYSTEM_PLL3_CLK,
> > +	  EXT_CLK_2, EXT_CLK_3, AUDIO_PLL2_CLK}
> > +	},
> > +	{UART3_CLK_ROOT, IP_CLOCK_SLICE, 32,
> > +	 {OSC_24M_CLK, SYSTEM_PLL1_80M_CLK, SYSTEM_PLL2_200M_CLK,
> > +	  SYSTEM_PLL2_100M_CLK, SYSTEM_PLL3_CLK,
> > +	  EXT_CLK_2, EXT_CLK_4, AUDIO_PLL2_CLK}
> > +	},
> > +	{UART4_CLK_ROOT, IP_CLOCK_SLICE, 33,
> > +	 {OSC_24M_CLK, SYSTEM_PLL1_80M_CLK, SYSTEM_PLL2_200M_CLK,
> > +	  SYSTEM_PLL2_100M_CLK, SYSTEM_PLL3_CLK,
> > +	  EXT_CLK_2, EXT_CLK_3, AUDIO_PLL2_CLK}
> > +	},
> > +	{USB_CORE_REF_CLK_ROOT, IP_CLOCK_SLICE, 34,
> > +	 {OSC_24M_CLK, SYSTEM_PLL1_100M_CLK, SYSTEM_PLL1_40M_CLK,
> > +	  SYSTEM_PLL2_100M_CLK, SYSTEM_PLL2_200M_CLK,
> > +	  EXT_CLK_2, EXT_CLK_3, AUDIO_PLL2_CLK}
> > +	},
> > +	{USB_PHY_REF_CLK_ROOT, IP_CLOCK_SLICE, 35,
> > +	 {OSC_24M_CLK, SYSTEM_PLL1_100M_CLK, SYSTEM_PLL1_40M_CLK,
> > +	  SYSTEM_PLL2_100M_CLK, SYSTEM_PLL2_200M_CLK,
> > +	  EXT_CLK_2, EXT_CLK_3, AUDIO_PLL2_CLK}
> > +	},
> > +	{GIC_CLK_ROOT, IP_CLOCK_SLICE, 36,
> > +	 {OSC_24M_CLK, SYSTEM_PLL2_200M_CLK, SYSTEM_PLL1_40M_CLK,
> > +	  SYSTEM_PLL2_100M_CLK, SYSTEM_PLL1_800M_CLK,
> > +	  EXT_CLK_2, EXT_CLK_4, AUDIO_PLL2_CLK}
> > +	},
> > +	{ECSPI1_CLK_ROOT, IP_CLOCK_SLICE, 37,
> > +	 {OSC_24M_CLK, SYSTEM_PLL2_200M_CLK, SYSTEM_PLL1_40M_CLK,
> > +	  SYSTEM_PLL1_160M_CLK, SYSTEM_PLL1_800M_CLK,
> > +	  SYSTEM_PLL3_CLK, SYSTEM_PLL2_250M_CLK, AUDIO_PLL2_CLK}
> > +	},
> > +	{ECSPI2_CLK_ROOT, IP_CLOCK_SLICE, 38,
> > +	 {OSC_24M_CLK, SYSTEM_PLL2_200M_CLK, SYSTEM_PLL1_40M_CLK,
> > +	  SYSTEM_PLL1_160M_CLK, SYSTEM_PLL1_800M_CLK,
> > +	  SYSTEM_PLL3_CLK, SYSTEM_PLL2_250M_CLK, AUDIO_PLL2_CLK}
> > +	},
> > +	{PWM1_CLK_ROOT, IP_CLOCK_SLICE, 39,
> > +	 {OSC_24M_CLK, SYSTEM_PLL2_100M_CLK, SYSTEM_PLL1_160M_CLK,
> > +	  SYSTEM_PLL1_40M_CLK, SYSTEM_PLL3_CLK, EXT_CLK_1,
> > +	  SYSTEM_PLL1_80M_CLK, VIDEO_PLL_CLK}
> > +	},
> > +	{PWM2_CLK_ROOT, IP_CLOCK_SLICE, 40,
> > +	 {OSC_24M_CLK, SYSTEM_PLL2_100M_CLK, SYSTEM_PLL1_160M_CLK,
> > +	  SYSTEM_PLL1_40M_CLK, SYSTEM_PLL3_CLK, EXT_CLK_1,
> > +	  SYSTEM_PLL1_80M_CLK, VIDEO_PLL_CLK}
> > +	},
> > +	{PWM3_CLK_ROOT, IP_CLOCK_SLICE, 41,
> > +	 {OSC_24M_CLK, SYSTEM_PLL2_100M_CLK, SYSTEM_PLL1_160M_CLK,
> > +	  SYSTEM_PLL1_40M_CLK, SYSTEM_PLL3_CLK, EXT_CLK_2,
> > +	  SYSTEM_PLL1_80M_CLK, VIDEO_PLL_CLK}
> > +	},
> > +	{PWM4_CLK_ROOT, IP_CLOCK_SLICE, 42,
> > +	 {OSC_24M_CLK, SYSTEM_PLL2_100M_CLK, SYSTEM_PLL1_160M_CLK,
> > +	  SYSTEM_PLL1_40M_CLK, SYSTEM_PLL3_CLK, EXT_CLK_2,
> > +	  SYSTEM_PLL1_80M_CLK, VIDEO_PLL_CLK}
> > +	},
> > +	{GPT1_CLK_ROOT, IP_CLOCK_SLICE, 43,
> > +	 {OSC_24M_CLK, SYSTEM_PLL2_100M_CLK, SYSTEM_PLL1_400M_CLK,
> > +	  SYSTEM_PLL1_40M_CLK, VIDEO_PLL_CLK,
> > +	  SYSTEM_PLL1_80M_CLK, AUDIO_PLL1_CLK, EXT_CLK_1}
> > +	},
> > +	{GPT2_CLK_ROOT, IP_CLOCK_SLICE, 44,
> > +	 {OSC_24M_CLK, SYSTEM_PLL2_100M_CLK, SYSTEM_PLL1_400M_CLK,
> > +	  SYSTEM_PLL1_40M_CLK, VIDEO_PLL_CLK,
> > +	  SYSTEM_PLL1_80M_CLK, AUDIO_PLL1_CLK, EXT_CLK_2}
> > +	},
> > +	{GPT3_CLK_ROOT, IP_CLOCK_SLICE, 45,
> > +	 {OSC_24M_CLK, SYSTEM_PLL2_100M_CLK, SYSTEM_PLL1_400M_CLK,
> > +	  SYSTEM_PLL1_40M_CLK, VIDEO_PLL_CLK,
> > +	  SYSTEM_PLL1_80M_CLK, AUDIO_PLL1_CLK, EXT_CLK_3}
> > +	},
> > +	{GPT4_CLK_ROOT, IP_CLOCK_SLICE, 46,
> > +	 {OSC_24M_CLK, SYSTEM_PLL2_100M_CLK, SYSTEM_PLL1_400M_CLK,
> > +	  SYSTEM_PLL1_40M_CLK, VIDEO_PLL_CLK,
> > +	  SYSTEM_PLL1_80M_CLK, AUDIO_PLL1_CLK, EXT_CLK_1}
> > +	},
> > +	{GPT5_CLK_ROOT, IP_CLOCK_SLICE, 47,
> > +	 {OSC_24M_CLK, SYSTEM_PLL2_100M_CLK, SYSTEM_PLL1_400M_CLK,
> > +	  SYSTEM_PLL1_40M_CLK, VIDEO_PLL_CLK,
> > +	  SYSTEM_PLL1_80M_CLK, AUDIO_PLL1_CLK, EXT_CLK_2}
> > +	},
> > +	{GPT6_CLK_ROOT, IP_CLOCK_SLICE, 48,
> > +	 {OSC_24M_CLK, SYSTEM_PLL2_100M_CLK, SYSTEM_PLL1_400M_CLK,
> > +	  SYSTEM_PLL1_40M_CLK, VIDEO_PLL_CLK,
> > +	  SYSTEM_PLL1_80M_CLK, AUDIO_PLL1_CLK, EXT_CLK_3}
> > +	},
> > +	{TRACE_CLK_ROOT, IP_CLOCK_SLICE, 49,
> > +	 {OSC_24M_CLK, SYSTEM_PLL1_133M_CLK, SYSTEM_PLL1_160M_CLK,
> > +	  VPU_PLL_CLK, SYSTEM_PLL2_125M_CLK,
> > +	  SYSTEM_PLL3_CLK, EXT_CLK_1, EXT_CLK_3}
> > +	},
> > +	{WDOG_CLK_ROOT, IP_CLOCK_SLICE, 50,
> > +	 {OSC_24M_CLK, SYSTEM_PLL1_133M_CLK, SYSTEM_PLL1_160M_CLK,
> > +	  VPU_PLL_CLK, SYSTEM_PLL2_125M_CLK,
> > +	  SYSTEM_PLL3_CLK, SYSTEM_PLL1_80M_CLK,
> SYSTEM_PLL2_166M_CLK}
> > +	},
> > +	{WRCLK_CLK_ROOT, IP_CLOCK_SLICE, 51,
> > +	 {OSC_24M_CLK, SYSTEM_PLL1_40M_CLK, VPU_PLL_CLK,
> > +	  SYSTEM_PLL3_CLK, SYSTEM_PLL2_200M_CLK,
> > +	  SYSTEM_PLL1_266M_CLK, SYSTEM_PLL2_500M_CLK,
> > SYSTEM_PLL1_100M_CLK}
> > +	},
> > +	{IPP_DO_CLKO1, IP_CLOCK_SLICE, 52,
> > +	 {OSC_24M_CLK, SYSTEM_PLL1_800M_CLK, OSC_HDMI_CLK,
> > +	  SYSTEM_PLL1_200M_CLK, AUDIO_PLL2_CLK,
> > +	  SYSTEM_PLL2_500M_CLK, VPU_PLL_CLK, SYSTEM_PLL1_80M_CLK}
> > +	},
> > +	{IPP_DO_CLKO2, IP_CLOCK_SLICE, 53,
> > +	 {OSC_24M_CLK, SYSTEM_PLL2_200M_CLK, SYSTEM_PLL1_400M_CLK,
> > +	  SYSTEM_PLL2_166M_CLK, SYSTEM_PLL3_CLK,
> > +	  AUDIO_PLL1_CLK, VIDEO_PLL_CLK, OSC_32K_CLK}
> > +	},
> > +	{MIPI_DSI_CORE_CLK_ROOT, IP_CLOCK_SLICE, 54,
> > +	 {OSC_24M_CLK, SYSTEM_PLL1_266M_CLK, SYSTEM_PLL2_250M_CLK,
> > +	  SYSTEM_PLL1_800M_CLK, SYSTEM_PLL2_1000M_CLK,
> > +	  SYSTEM_PLL3_CLK, AUDIO_PLL2_CLK, VIDEO_PLL_CLK}
> > +	},
> > +	{MIPI_DSI_PHY_REF_CLK_ROOT, IP_CLOCK_SLICE, 55,
> > +	 {OSC_24M_CLK, SYSTEM_PLL2_125M_CLK, SYSTEM_PLL2_100M_CLK,
> > +	  SYSTEM_PLL1_800M_CLK, SYSTEM_PLL2_1000M_CLK,
> > +	  EXT_CLK_2, AUDIO_PLL2_CLK, VIDEO_PLL_CLK}
> > +	},
> > +	{MIPI_DSI_DBI_CLK_ROOT, IP_CLOCK_SLICE, 56,
> > +	 {OSC_24M_CLK, SYSTEM_PLL1_266M_CLK, SYSTEM_PLL2_100M_CLK,
> > +	  SYSTEM_PLL1_800M_CLK, SYSTEM_PLL2_1000M_CLK,
> > +	  SYSTEM_PLL3_CLK, AUDIO_PLL2_CLK, VIDEO_PLL_CLK}
> > +	},
> > +	{USDHC3_CLK_ROOT, IP_CLOCK_SLICE, 57,
> > +	 {OSC_24M_CLK, SYSTEM_PLL1_400M_CLK, SYSTEM_PLL1_800M_CLK,
> > +	  SYSTEM_PLL2_500M_CLK, SYSTEM_PLL3_CLK,
> > +	  SYSTEM_PLL1_266M_CLK, AUDIO_PLL2_CLK,
> SYSTEM_PLL1_100M_CLK}
> > +	},
> > +	{MIPI_CSI1_CORE_CLK_ROOT, IP_CLOCK_SLICE, 58,
> > +	 {OSC_24M_CLK, SYSTEM_PLL1_266M_CLK, SYSTEM_PLL2_250M_CLK,
> > +	  SYSTEM_PLL1_800M_CLK, SYSTEM_PLL2_1000M_CLK,
> > +	  SYSTEM_PLL3_CLK, AUDIO_PLL2_CLK, VIDEO_PLL_CLK}
> > +	},
> > +	{MIPI_CSI1_PHY_REF_CLK_ROOT, IP_CLOCK_SLICE, 59,
> > +	 {OSC_24M_CLK, SYSTEM_PLL2_333M_CLK, SYSTEM_PLL2_100M_CLK,
> > +	  SYSTEM_PLL1_800M_CLK, SYSTEM_PLL2_1000M_CLK,
> > +	  EXT_CLK_2, AUDIO_PLL2_CLK, VIDEO_PLL_CLK}
> > +	},
> > +	{MIPI_CSI1_ESC_CLK_ROOT, IP_CLOCK_SLICE, 60,
> > +	 {OSC_24M_CLK, SYSTEM_PLL2_100M_CLK, SYSTEM_PLL1_80M_CLK,
> > +	  SYSTEM_PLL1_800M_CLK, SYSTEM_PLL2_1000M_CLK,
> > +	  SYSTEM_PLL3_CLK, EXT_CLK_3, AUDIO_PLL2_CLK}
> > +	},
> > +	{MIPI_CSI2_CORE_CLK_ROOT, IP_CLOCK_SLICE, 61,
> > +	 {OSC_24M_CLK, SYSTEM_PLL1_266M_CLK, SYSTEM_PLL2_250M_CLK,
> > +	  SYSTEM_PLL1_800M_CLK, SYSTEM_PLL2_1000M_CLK,
> > +	  SYSTEM_PLL3_CLK, AUDIO_PLL2_CLK, VIDEO_PLL_CLK}
> > +	},
> > +	{MIPI_CSI2_PHY_REF_CLK_ROOT, IP_CLOCK_SLICE, 62,
> > +	 {OSC_24M_CLK, SYSTEM_PLL2_333M_CLK, SYSTEM_PLL2_100M_CLK,
> > +	  SYSTEM_PLL1_800M_CLK, SYSTEM_PLL2_1000M_CLK,
> > +	  EXT_CLK_2, AUDIO_PLL2_CLK, VIDEO_PLL_CLK}
> > +	},
> > +	{MIPI_CSI2_ESC_CLK_ROOT, IP_CLOCK_SLICE, 63,
> > +	 {OSC_24M_CLK, SYSTEM_PLL2_100M_CLK, SYSTEM_PLL1_80M_CLK,
> > +	  SYSTEM_PLL1_800M_CLK, SYSTEM_PLL2_1000M_CLK,
> > +	  SYSTEM_PLL3_CLK, EXT_CLK_3, AUDIO_PLL2_CLK}
> > +	},
> > +	{PCIE2_CTRL_CLK_ROOT, IP_CLOCK_SLICE, 64,
> > +	 {OSC_24M_CLK, SYSTEM_PLL2_250M_CLK, SYSTEM_PLL2_200M_CLK,
> > +	  SYSTEM_PLL1_266M_CLK, SYSTEM_PLL1_800M_CLK,
> > +	  SYSTEM_PLL2_500M_CLK, SYSTEM_PLL2_333M_CLK,
> > SYSTEM_PLL3_CLK}
> > +	},
> > +	{PCIE2_PHY_CLK_ROOT, IP_CLOCK_SLICE, 65,
> > +	 {OSC_24M_CLK, SYSTEM_PLL2_100M_CLK, SYSTEM_PLL2_500M_CLK,
> > +	  EXT_CLK_1, EXT_CLK_2, EXT_CLK_3,
> > +	  EXT_CLK_4, SYSTEM_PLL1_400M_CLK}
> > +	},
> > +	{PCIE2_AUX_CLK_ROOT, IP_CLOCK_SLICE, 66,
> > +	 {OSC_24M_CLK, SYSTEM_PLL2_200M_CLK, SYSTEM_PLL2_50M_CLK,
> > +	  SYSTEM_PLL3_CLK, SYSTEM_PLL2_100M_CLK,
> > +	  SYSTEM_PLL1_80M_CLK, SYSTEM_PLL1_160M_CLK,
> > SYSTEM_PLL1_200M_CLK}
> > +	},
> > +	{ECSPI3_CLK_ROOT, IP_CLOCK_SLICE, 67,
> > +	 {OSC_24M_CLK, SYSTEM_PLL2_200M_CLK, SYSTEM_PLL1_40M_CLK,
> > +	  SYSTEM_PLL1_160M_CLK, SYSTEM_PLL1_800M_CLK,
> > +	  SYSTEM_PLL3_CLK, SYSTEM_PLL2_250M_CLK, AUDIO_PLL2_CLK}
> > +	},
> > +	{PDM_CLK_ROOT, IP_CLOCK_SLICE, 68,
> > +	 {OSC_24M_CLK, SYSTEM_PLL2_100M_CLK, AUDIO_PLL1_CLK,
> > +	  SYSTEM_PLL1_800M_CLK, SYSTEM_PLL2_1000M_CLK,
> > +	  SYSTEM_PLL3_CLK, EXT_CLK_3, AUDIO_PLL2_CLK},
> > +	},
> > +	{VPU_H1_CLK_ROOT, IP_CLOCK_SLICE, 69,
> > +	 {OSC_24M_CLK, VPU_PLL_CLK, SYSTEM_PLL1_800M_CLK,
> > +	  SYSTEM_PLL2_1000M_CLK, AUDIO_PLL2_CLK,
> > +	  SYSTEM_PLL2_125M_CLK, SYSTEM_PLL3_CLK, AUDIO_PLL1_CLK}
> > +	},
> > +	{DRAM_SEL_CFG, DRAM_SEL_CLOCK_SLICE, 0,
> > +	 {DRAM_PLL1_CLK}
> > +	},
> > +	{CORE_SEL_CFG, CORE_SEL_CLOCK_SLICE, 0,
> > +	 {DRAM_PLL1_CLK}
> > +	},
> > +};
> > +#endif
> >
> >  static int select(enum clk_root_index clock_id)
> >  {
> 
> 
> 
> 
> Best regards,
> 
> Lukasz Majewski
> 
> --
> 
> DENX Software Engineering GmbH,      Managing Director: Wolfgang Denk
> HRB 165235 Munich, Office: Kirchenstr.5, D-82194 Groebenzell, Germany
> Phone: (+49)-8142-66989-59 Fax: (+49)-8142-66989-80 Email:
> lukma at denx.de

^ permalink raw reply	[flat|nested] 75+ messages in thread

* [U-Boot] [PATCH V2 41/51] spl: pass args to board_return_to_bootrom
  2019-07-08  1:40 ` [U-Boot] [PATCH V2 41/51] spl: pass args to board_return_to_bootrom Peng Fan
@ 2019-07-10  6:23   ` Kever Yang
  2019-07-10  8:09   ` Philipp Tomsich
  1 sibling, 0 replies; 75+ messages in thread
From: Kever Yang @ 2019-07-10  6:23 UTC (permalink / raw)
  To: u-boot

Hi Peng,


On 2019/7/8 上午9:40, Peng Fan wrote:
> Pass spl_image and bootdev to board_return_bootrom.
> i.MX8MN needs the args to let ROM to load images
>
> Cc: Simon Glass <sjg@chromium.org>
> Cc: Philipp Tomsich <philipp.tomsich@theobroma-systems.com>
> Cc: Kever Yang <kever.yang@rock-chips.com>
> Signed-off-by: Peng Fan <peng.fan@nxp.com>


Reviewed-by: Kever Yang <kever.yang@rock-chips.com>

Thanks,

- Kever

> ---
>   arch/arm/mach-rockchip/rk3288-board-tpl.c | 5 ++++-
>   arch/arm/mach-rockchip/rk3368-board-tpl.c | 5 ++++-
>   arch/arm/mach-rockchip/rk3399-board-spl.c | 5 ++++-
>   arch/arm/mach-rockchip/rk3399-board-tpl.c | 5 ++++-
>   common/spl/spl_bootrom.c                  | 7 ++++---
>   include/spl.h                             | 3 ++-
>   6 files changed, 22 insertions(+), 8 deletions(-)
>
> diff --git a/arch/arm/mach-rockchip/rk3288-board-tpl.c b/arch/arm/mach-rockchip/rk3288-board-tpl.c
> index 787129bbae..8d04b248c3 100644
> --- a/arch/arm/mach-rockchip/rk3288-board-tpl.c
> +++ b/arch/arm/mach-rockchip/rk3288-board-tpl.c
> @@ -53,9 +53,12 @@ void board_init_f(ulong dummy)
>   	}
>   }
>   
> -void board_return_to_bootrom(void)
> +int board_return_to_bootrom(struct spl_image_info *spl_image,
> +			    struct spl_boot_device *bootdev)
>   {
>   	back_to_bootrom(BROM_BOOT_NEXTSTAGE);
> +
> +	return 0;
>   }
>   
>   u32 spl_boot_device(void)
> diff --git a/arch/arm/mach-rockchip/rk3368-board-tpl.c b/arch/arm/mach-rockchip/rk3368-board-tpl.c
> index dc65a021c8..a407818efd 100644
> --- a/arch/arm/mach-rockchip/rk3368-board-tpl.c
> +++ b/arch/arm/mach-rockchip/rk3368-board-tpl.c
> @@ -112,9 +112,12 @@ void board_init_f(ulong dummy)
>   	}
>   }
>   
> -void board_return_to_bootrom(void)
> +int board_return_to_bootrom(struct spl_image_info *spl_image,
> +			    struct spl_boot_device *bootdev)
>   {
>   	back_to_bootrom(BROM_BOOT_NEXTSTAGE);
> +
> +	return 0;
>   }
>   
>   u32 spl_boot_device(void)
> diff --git a/arch/arm/mach-rockchip/rk3399-board-spl.c b/arch/arm/mach-rockchip/rk3399-board-spl.c
> index 890d80025f..5957152159 100644
> --- a/arch/arm/mach-rockchip/rk3399-board-spl.c
> +++ b/arch/arm/mach-rockchip/rk3399-board-spl.c
> @@ -23,9 +23,12 @@
>   #include <power/regulator.h>
>   #include <dm/pinctrl.h>
>   
> -void board_return_to_bootrom(void)
> +int board_return_to_bootrom(struct spl_image_info *spl_image,
> +			    struct spl_boot_device *bootdev)
>   {
>   	back_to_bootrom(BROM_BOOT_NEXTSTAGE);
> +
> +	return 0;
>   }
>   
>   static const char * const boot_devices[BROM_LAST_BOOTSOURCE + 1] = {
> diff --git a/arch/arm/mach-rockchip/rk3399-board-tpl.c b/arch/arm/mach-rockchip/rk3399-board-tpl.c
> index 4a301249b4..2b2ba24aac 100644
> --- a/arch/arm/mach-rockchip/rk3399-board-tpl.c
> +++ b/arch/arm/mach-rockchip/rk3399-board-tpl.c
> @@ -64,9 +64,12 @@ void board_init_f(ulong dummy)
>   	}
>   }
>   
> -void board_return_to_bootrom(void)
> +int board_return_to_bootrom(struct spl_image_info *spl_image,
> +			    struct spl_boot_device *bootdev)
>   {
>   	back_to_bootrom(BROM_BOOT_NEXTSTAGE);
> +
> +	return 0;
>   }
>   
>   u32 spl_boot_device(void)
> diff --git a/common/spl/spl_bootrom.c b/common/spl/spl_bootrom.c
> index 076f5d8d93..0eefd39a51 100644
> --- a/common/spl/spl_bootrom.c
> +++ b/common/spl/spl_bootrom.c
> @@ -6,8 +6,10 @@
>   #include <common.h>
>   #include <spl.h>
>   
> -__weak void board_return_to_bootrom(void)
> +__weak int board_return_to_bootrom(struct spl_image_info *spl_image,
> +				   struct spl_boot_device *bootdev)
>   {
> +	return 0;
>   }
>   
>   static int spl_return_to_bootrom(struct spl_image_info *spl_image,
> @@ -19,8 +21,7 @@ static int spl_return_to_bootrom(struct spl_image_info *spl_image,
>   	 * the ROM), it will implement board_return_to_bootrom() and
>   	 * should not return from it.
>   	 */
> -	board_return_to_bootrom();
> -	return false;
> +	return board_return_to_bootrom(spl_image, bootdev);
>   }
>   
>   SPL_LOAD_IMAGE_METHOD("BOOTROM", 0, BOOT_DEVICE_BOOTROM, spl_return_to_bootrom);
> diff --git a/include/spl.h b/include/spl.h
> index a9aaef345f..abcb6d8013 100644
> --- a/include/spl.h
> +++ b/include/spl.h
> @@ -356,7 +356,8 @@ void spl_optee_entry(void *arg0, void *arg1, void *arg2, void *arg3);
>    * stage wants to return to the ROM code to continue booting, boards
>    * can implement 'board_return_to_bootrom'.
>    */
> -void board_return_to_bootrom(void);
> +int board_return_to_bootrom(struct spl_image_info *spl_image,
> +			    struct spl_boot_device *bootdev);
>   
>   /**
>    * board_spl_fit_post_load - allow process images after loading finished

^ permalink raw reply	[flat|nested] 75+ messages in thread

* [U-Boot] [PATCH V2 18/51] imx8m: add clk support for i.MX8MM
  2019-07-10  0:49     ` Peng Fan
@ 2019-07-10  7:22       ` Lukasz Majewski
  2019-07-10  8:22         ` Peng Fan
  0 siblings, 1 reply; 75+ messages in thread
From: Lukasz Majewski @ 2019-07-10  7:22 UTC (permalink / raw)
  To: u-boot

Hi Peng,

> Hi Stefano,
> 
> > Subject: Re: [U-Boot] [PATCH V2 18/51] imx8m: add clk support for
> > i.MX8MM
> > 
> > Hi Peng,
> >   
> > > Introduce clk implementation for i.MX8MM, including pll
> > > configuration, ccm configuration. Export get_root_clk for CLK
> > > UCLASS driver usage. 
> [...]
> > > +
> > > +	clock_enable(CCGR_I2C1 + i2c_num, !!enable);
> > > +  
> > 
> > This is exactly what we want to remove from the legacy U-Boot code
> > base
> > - the i2c_num index.
> > 
> > First of all this function is a generic one and shall be excluded,
> > not copied (similar instanced of it you will find for: mx53, mx6,
> > mx7 and even mx8).
> > 
> > 
> > BUT most of all the problem is with DTS/DM adoption. To operate it
> > correctly you need the index (i2c_num), which is not present in the
> > DTS description.
> > 
> > Instead, you have the udevice, which doesn't need and shouldn't have
> > this information.
> > 
> > By introducing this code you also introduce a hack to convert the
> > I2C controller base address to index, which is wrong. Moreover, the
> > alias doesn't help here as it may be different from the controller
> > (as described here: https://patchwork.ozlabs.org/patch/1019855/).
> > 
> > I had similar problem with eMMC driver (the above link). The only
> > way to do it correctly was to port CCF. And that _was_ the
> > motivation to port it.
> > 
> > 
> > Considering the above - I'm against for adding this code for new
> > SoCs.
> > 
> > NAK.  
> 
> 
> I'll post out V3 soon rebasing to master. Before that, I would like
> to hear your voice on the direction.

Could you be more specific here?

My opinion / direction is as follows:

- The current clock code works and is pretty stable, but it has issues
  with conversion to DM/DTS (e.g. it need an index, which is not
  provided from Linux sync'ed DTS).

Link to previous discussion about the problem, which I'm trying to
solve with CCF:
https://patchwork.ozlabs.org/patch/1019855/

- We could implement new clock code as was done for e.g. rockchip, but
  IMHO we shall at least try to port the Linux solution (CCF).

- The CCF v5 has been posted 2 weeks ago, with fixes/enhancements
  requested by Simon. The CCF code shall be pulled to imx -next (I've
  also added the entry to MAINTAINERS and appointed myself as a
  custodian for this part of clock subsystem).

- Adding i.MX8 with the old clock code IMHO is the wrong approach, as
  there will not be enough time in the future to replace it with CCF.
  The best approach would be to add it to SPL and U-Boot proper just
  from the outset (as I did for i.MX6Q).

- The CCF v5 would need some tunning (OF_PLATDATA conversion) to reduce
  its footprint in SPL (if needed), but as I stated above - it works
  without issues on TPC70 i.MX6Q board.


You can try to provide numbers about the footprint when CCF is enabled
as I did here:

https://patchwork.ozlabs.org/cover/1121348/


A bit off topic:
----------------

If you struggle to reduce the size of your binaries, please check if
you really need CONFIG_EFI_LOADER enabled (if your BSP needs to support
running UEFI applications). In my case - after disabling it
- the size of u-boot.imx was reduced by ~14%.

> 
> Thanks,
> Peng.
> >   
> > > +	return 0;
> > > +}
> > > +
> > > +void init_uart_clk(u32 index)
> > > +{
> > > +	/*
> > > +	 * set uart clock root
> > > +	 * 24M OSC
> > > +	 */
> > > +	switch (index) {
> > > +	case 0:
> > > +		clock_enable(CCGR_UART1, 0);
> > > +		clock_set_target_val(UART1_CLK_ROOT, CLK_ROOT_ON
> > > |
> > > +				     CLK_ROOT_SOURCE_SEL(0));
> > > +		clock_enable(CCGR_UART1, 1);
> > > +		return;
> > > +	case 1:
> > > +		clock_enable(CCGR_UART2, 0);
> > > +		clock_set_target_val(UART2_CLK_ROOT, CLK_ROOT_ON
> > > |
> > > +				     CLK_ROOT_SOURCE_SEL(0));
> > > +		clock_enable(CCGR_UART2, 1);
> > > +		return;
> > > +	case 2:
> > > +		clock_enable(CCGR_UART3, 0);
> > > +		clock_set_target_val(UART3_CLK_ROOT, CLK_ROOT_ON
> > > |
> > > +				     CLK_ROOT_SOURCE_SEL(0));
> > > +		clock_enable(CCGR_UART3, 1);
> > > +		return;
> > > +	case 3:
> > > +		clock_enable(CCGR_UART4, 0);
> > > +		clock_set_target_val(UART4_CLK_ROOT, CLK_ROOT_ON
> > > |
> > > +				     CLK_ROOT_SOURCE_SEL(0));
> > > +		clock_enable(CCGR_UART4, 1);
> > > +		return;
> > > +	default:
> > > +		printf("Invalid uart index\n");
> > > +		return;
> > > +	}
> > > +}
> > > +
> > > +void init_clk_usdhc(u32 index)
> > > +{
> > > +	/*
> > > +	 * set usdhc clock root
> > > +	 * sys pll1 400M
> > > +	 */
> > > +	switch (index) {
> > > +	case 0:
> > > +		clock_enable(CCGR_USDHC1, 0);
> > > +		clock_set_target_val(USDHC1_CLK_ROOT,
> > > CLK_ROOT_ON |
> > > +				     CLK_ROOT_SOURCE_SEL(1) |
> > > +
> > > CLK_ROOT_POST_DIV(CLK_ROOT_POST_DIV2));
> > > +		clock_enable(CCGR_USDHC1, 1);
> > > +		return;
> > > +	case 1:
> > > +		clock_enable(CCGR_USDHC2, 0);
> > > +		clock_set_target_val(USDHC2_CLK_ROOT,
> > > CLK_ROOT_ON |
> > > +				     CLK_ROOT_SOURCE_SEL(1) |
> > > +
> > > CLK_ROOT_POST_DIV(CLK_ROOT_POST_DIV2));
> > > +		clock_enable(CCGR_USDHC2, 1);
> > > +		return;
> > > +	case 2:
> > > +		clock_enable(CCGR_USDHC3, 0);
> > > +		clock_set_target_val(USDHC3_CLK_ROOT,
> > > CLK_ROOT_ON |
> > > +				     CLK_ROOT_SOURCE_SEL(1) |
> > > +
> > > CLK_ROOT_POST_DIV(CLK_ROOT_POST_DIV2));
> > > +		clock_enable(CCGR_USDHC3, 1);
> > > +		return;
> > > +	default:
> > > +		printf("Invalid usdhc index\n");
> > > +		return;
> > > +	}
> > > +}
> > > +
> > > +void init_wdog_clk(void)
> > > +{
> > > +	clock_enable(CCGR_WDOG1, 0);
> > > +	clock_enable(CCGR_WDOG2, 0);
> > > +	clock_enable(CCGR_WDOG3, 0);
> > > +	clock_set_target_val(WDOG_CLK_ROOT, CLK_ROOT_ON |
> > > +			     CLK_ROOT_SOURCE_SEL(0));
> > > +	clock_enable(CCGR_WDOG1, 1);
> > > +	clock_enable(CCGR_WDOG2, 1);
> > > +	clock_enable(CCGR_WDOG3, 1);
> > > +}
> > > +
> > > +int clock_init(void)
> > > +{
> > > +	u32 val_cfg0;
> > > +
> > > +	/*
> > > +	 * The gate is not exported to clk tree, so configure
> > > them here.
> > > +	 * According to ANAMIX SPEC
> > > +	 * sys pll1 fixed at 800MHz
> > > +	 * sys pll2 fixed at 1GHz
> > > +	 * Here we only enable the outputs.
> > > +	 */
> > > +	val_cfg0 = readl(&ana_pll->sys_pll1_gnrl_ctl);
> > > +	val_cfg0 |= INTPLL_CLKE_MASK | INTPLL_DIV2_CLKE_MASK |
> > > +		INTPLL_DIV3_CLKE_MASK | INTPLL_DIV4_CLKE_MASK |
> > > +		INTPLL_DIV5_CLKE_MASK | INTPLL_DIV6_CLKE_MASK |
> > > +		INTPLL_DIV8_CLKE_MASK | INTPLL_DIV10_CLKE_MASK |
> > > +		INTPLL_DIV20_CLKE_MASK;
> > > +	writel(val_cfg0, &ana_pll->sys_pll1_gnrl_ctl);
> > > +
> > > +	val_cfg0 = readl(&ana_pll->sys_pll2_gnrl_ctl);
> > > +	val_cfg0 |= INTPLL_CLKE_MASK | INTPLL_DIV2_CLKE_MASK |
> > > +		INTPLL_DIV3_CLKE_MASK | INTPLL_DIV4_CLKE_MASK |
> > > +		INTPLL_DIV5_CLKE_MASK | INTPLL_DIV6_CLKE_MASK |
> > > +		INTPLL_DIV8_CLKE_MASK | INTPLL_DIV10_CLKE_MASK |
> > > +		INTPLL_DIV20_CLKE_MASK;
> > > +	writel(val_cfg0, &ana_pll->sys_pll2_gnrl_ctl);
> > > +
> > > +	intpll_configure(ANATOP_SYSTEM_PLL3, MHZ(750));
> > > +	clock_set_target_val(NOC_CLK_ROOT,
> > > +			     CLK_ROOT_ON |
> > > CLK_ROOT_SOURCE_SEL(2)); +
> > > +	/* config GIC to sys_pll2_100m */
> > > +	clock_enable(CCGR_GIC, 0);
> > > +	clock_set_target_val(GIC_CLK_ROOT, CLK_ROOT_ON |
> > > +			     CLK_ROOT_SOURCE_SEL(3));
> > > +	clock_enable(CCGR_GIC, 1);
> > > +
> > > +	clock_set_target_val(NAND_USDHC_BUS_CLK_ROOT,
> > > CLK_ROOT_ON |
> > > +			     CLK_ROOT_SOURCE_SEL(1));
> > > +
> > > +	clock_enable(CCGR_DDR1, 0);
> > > +	clock_set_target_val(DRAM_ALT_CLK_ROOT, CLK_ROOT_ON |
> > > +			     CLK_ROOT_SOURCE_SEL(1));
> > > +	clock_set_target_val(DRAM_APB_CLK_ROOT, CLK_ROOT_ON |
> > > +			     CLK_ROOT_SOURCE_SEL(1));
> > > +	clock_enable(CCGR_DDR1, 1);
> > > +
> > > +	init_wdog_clk();
> > > +
> > > +	clock_enable(CCGR_TEMP_SENSOR, 1);
> > > +
> > > +	clock_enable(CCGR_SEC_DEBUG, 1);
> > > +
> > > +	return 0;
> > > +}
> > > +
> > > +u32 decode_intpll(enum clk_root_src intpll)
> > > +{
> > > +	u32 pll_gnrl_ctl, pll_div_ctl, pll_clke_mask;
> > > +	u32 main_div, pre_div, post_div, div;
> > > +	u64 freq;
> > > +
> > > +	switch (intpll) {
> > > +	case ARM_PLL_CLK:
> > > +		pll_gnrl_ctl = readl(&ana_pll->arm_pll_gnrl_ctl);
> > > +		pll_div_ctl = readl(&ana_pll->arm_pll_div_ctl);
> > > +		break;
> > > +	case GPU_PLL_CLK:
> > > +		pll_gnrl_ctl = readl(&ana_pll->gpu_pll_gnrl_ctl);
> > > +		pll_div_ctl = readl(&ana_pll->gpu_pll_div_ctl);
> > > +		break;
> > > +	case VPU_PLL_CLK:
> > > +		pll_gnrl_ctl = readl(&ana_pll->vpu_pll_gnrl_ctl);
> > > +		pll_div_ctl = readl(&ana_pll->vpu_pll_div_ctl);
> > > +		break;
> > > +	case SYSTEM_PLL1_800M_CLK:
> > > +	case SYSTEM_PLL1_400M_CLK:
> > > +	case SYSTEM_PLL1_266M_CLK:
> > > +	case SYSTEM_PLL1_200M_CLK:
> > > +	case SYSTEM_PLL1_160M_CLK:
> > > +	case SYSTEM_PLL1_133M_CLK:
> > > +	case SYSTEM_PLL1_100M_CLK:
> > > +	case SYSTEM_PLL1_80M_CLK:
> > > +	case SYSTEM_PLL1_40M_CLK:
> > > +		pll_gnrl_ctl =
> > > readl(&ana_pll->sys_pll1_gnrl_ctl);
> > > +		pll_div_ctl = readl(&ana_pll->sys_pll1_div_ctl);
> > > +		break;
> > > +	case SYSTEM_PLL2_1000M_CLK:
> > > +	case SYSTEM_PLL2_500M_CLK:
> > > +	case SYSTEM_PLL2_333M_CLK:
> > > +	case SYSTEM_PLL2_250M_CLK:
> > > +	case SYSTEM_PLL2_200M_CLK:
> > > +	case SYSTEM_PLL2_166M_CLK:
> > > +	case SYSTEM_PLL2_125M_CLK:
> > > +	case SYSTEM_PLL2_100M_CLK:
> > > +	case SYSTEM_PLL2_50M_CLK:
> > > +		pll_gnrl_ctl =
> > > readl(&ana_pll->sys_pll2_gnrl_ctl);
> > > +		pll_div_ctl = readl(&ana_pll->sys_pll2_div_ctl);
> > > +		break;
> > > +	case SYSTEM_PLL3_CLK:
> > > +		pll_gnrl_ctl =
> > > readl(&ana_pll->sys_pll3_gnrl_ctl);
> > > +		pll_div_ctl = readl(&ana_pll->sys_pll3_div_ctl);
> > > +		break;
> > > +	default:
> > > +		return -EINVAL;
> > > +	}
> > > +
> > > +	/* Only support SYS_XTAL 24M, PAD_CLK not take into
> > > consideration */
> > > +	if ((pll_gnrl_ctl & INTPLL_REF_CLK_SEL_MASK) != 0)
> > > +		return 0;
> > > +
> > > +	if ((pll_gnrl_ctl & INTPLL_RST_MASK) == 0)
> > > +		return 0;
> > > +
> > > +	/*
> > > +	 * When BYPASS is equal to 1, PLL enters the bypass mode
> > > +	 * regardless of the values of RESETB
> > > +	 */
> > > +	if (pll_gnrl_ctl & INTPLL_BYPASS_MASK)
> > > +		return 24000000u;
> > > +
> > > +	if (!(pll_gnrl_ctl & INTPLL_LOCK_MASK)) {
> > > +		puts("pll not locked\n");
> > > +		return 0;
> > > +	}
> > > +
> > > +	switch (intpll) {
> > > +	case ARM_PLL_CLK:
> > > +	case GPU_PLL_CLK:
> > > +	case VPU_PLL_CLK:
> > > +	case SYSTEM_PLL3_CLK:
> > > +	case SYSTEM_PLL1_800M_CLK:
> > > +	case SYSTEM_PLL2_1000M_CLK:
> > > +		pll_clke_mask = INTPLL_CLKE_MASK;
> > > +		div = 1;
> > > +		break;
> > > +
> > > +	case SYSTEM_PLL1_400M_CLK:
> > > +	case SYSTEM_PLL2_500M_CLK:
> > > +		pll_clke_mask = INTPLL_DIV2_CLKE_MASK;
> > > +		div = 2;
> > > +		break;
> > > +
> > > +	case SYSTEM_PLL1_266M_CLK:
> > > +	case SYSTEM_PLL2_333M_CLK:
> > > +		pll_clke_mask = INTPLL_DIV3_CLKE_MASK;
> > > +		div = 3;
> > > +		break;
> > > +
> > > +	case SYSTEM_PLL1_200M_CLK:
> > > +	case SYSTEM_PLL2_250M_CLK:
> > > +		pll_clke_mask = INTPLL_DIV4_CLKE_MASK;
> > > +		div = 4;
> > > +		break;
> > > +
> > > +	case SYSTEM_PLL1_160M_CLK:
> > > +	case SYSTEM_PLL2_200M_CLK:
> > > +		pll_clke_mask = INTPLL_DIV5_CLKE_MASK;
> > > +		div = 5;
> > > +		break;
> > > +
> > > +	case SYSTEM_PLL1_133M_CLK:
> > > +	case SYSTEM_PLL2_166M_CLK:
> > > +		pll_clke_mask = INTPLL_DIV6_CLKE_MASK;
> > > +		div = 6;
> > > +		break;
> > > +
> > > +	case SYSTEM_PLL1_100M_CLK:
> > > +	case SYSTEM_PLL2_125M_CLK:
> > > +		pll_clke_mask = INTPLL_DIV8_CLKE_MASK;
> > > +		div = 8;
> > > +		break;
> > > +
> > > +	case SYSTEM_PLL1_80M_CLK:
> > > +	case SYSTEM_PLL2_100M_CLK:
> > > +		pll_clke_mask = INTPLL_DIV10_CLKE_MASK;
> > > +		div = 10;
> > > +		break;
> > > +
> > > +	case SYSTEM_PLL1_40M_CLK:
> > > +	case SYSTEM_PLL2_50M_CLK:
> > > +		pll_clke_mask = INTPLL_DIV20_CLKE_MASK;
> > > +		div = 20;
> > > +		break;
> > > +	default:
> > > +		return -EINVAL;
> > > +	}
> > > +
> > > +	if ((pll_gnrl_ctl & pll_clke_mask) == 0)
> > > +		return 0;
> > > +
> > > +	main_div = (pll_div_ctl & INTPLL_MAIN_DIV_MASK) >>
> > > +		INTPLL_MAIN_DIV_SHIFT;
> > > +	pre_div = (pll_div_ctl & INTPLL_PRE_DIV_MASK) >>
> > > +		INTPLL_PRE_DIV_SHIFT;
> > > +	post_div = (pll_div_ctl & INTPLL_POST_DIV_MASK) >>
> > > +		INTPLL_POST_DIV_SHIFT;
> > > +
> > > +	/* FFVCO = (m * FFIN) / p, FFOUT = (m * FFIN) / (p *
> > > 2^s) */
> > > +	freq = 24000000ULL * main_div;
> > > +	return lldiv(freq, pre_div * (1 << post_div) * div);
> > > +}
> > > +
> > > +u32 decode_fracpll(enum clk_root_src frac_pll)
> > > +{
> > > +	u32 pll_gnrl_ctl, pll_fdiv_ctl0, pll_fdiv_ctl1;
> > > +	u32 main_div, pre_div, post_div, k;
> > > +
> > > +	switch (frac_pll) {
> > > +	case DRAM_PLL1_CLK:
> > > +		pll_gnrl_ctl =
> > > readl(&ana_pll->dram_pll_gnrl_ctl);
> > > +		pll_fdiv_ctl0 =
> > > readl(&ana_pll->dram_pll_fdiv_ctl0);
> > > +		pll_fdiv_ctl1 =
> > > readl(&ana_pll->dram_pll_fdiv_ctl1);
> > > +		break;
> > > +	case AUDIO_PLL1_CLK:
> > > +		pll_gnrl_ctl =
> > > readl(&ana_pll->audio_pll1_gnrl_ctl);
> > > +		pll_fdiv_ctl0 =
> > > readl(&ana_pll->audio_pll1_fdiv_ctl0);
> > > +		pll_fdiv_ctl1 =
> > > readl(&ana_pll->audio_pll1_fdiv_ctl1);
> > > +		break;
> > > +	case AUDIO_PLL2_CLK:
> > > +		pll_gnrl_ctl =
> > > readl(&ana_pll->audio_pll2_gnrl_ctl);
> > > +		pll_fdiv_ctl0 =
> > > readl(&ana_pll->audio_pll2_fdiv_ctl0);
> > > +		pll_fdiv_ctl1 =
> > > readl(&ana_pll->audio_pll2_fdiv_ctl1);
> > > +		break;
> > > +	case VIDEO_PLL_CLK:
> > > +		pll_gnrl_ctl =
> > > readl(&ana_pll->video_pll1_gnrl_ctl);
> > > +		pll_fdiv_ctl0 =
> > > readl(&ana_pll->video_pll1_fdiv_ctl0);
> > > +		pll_fdiv_ctl1 =
> > > readl(&ana_pll->video_pll1_fdiv_ctl1);
> > > +		break;
> > > +	default:
> > > +		printf("Not supported\n");
> > > +		return 0;
> > > +	}
> > > +
> > > +	/* Only support SYS_XTAL 24M, PAD_CLK not take into
> > > consideration */
> > > +	if ((pll_gnrl_ctl & INTPLL_REF_CLK_SEL_MASK) != 0)
> > > +		return 0;
> > > +
> > > +	if ((pll_gnrl_ctl & INTPLL_RST_MASK) == 0)
> > > +		return 0;
> > > +	/*
> > > +	 * When BYPASS is equal to 1, PLL enters the bypass mode
> > > +	 * regardless of the values of RESETB
> > > +	 */
> > > +	if (pll_gnrl_ctl & INTPLL_BYPASS_MASK)
> > > +		return 24000000u;
> > > +
> > > +	if (!(pll_gnrl_ctl & INTPLL_LOCK_MASK)) {
> > > +		puts("pll not locked\n");
> > > +		return 0;
> > > +	}
> > > +
> > > +	if (!(pll_gnrl_ctl & INTPLL_CLKE_MASK))
> > > +		return 0;
> > > +
> > > +	main_div = (pll_fdiv_ctl0 & INTPLL_MAIN_DIV_MASK) >>
> > > +		INTPLL_MAIN_DIV_SHIFT;
> > > +	pre_div = (pll_fdiv_ctl0 & INTPLL_PRE_DIV_MASK) >>
> > > +		INTPLL_PRE_DIV_SHIFT;
> > > +	post_div = (pll_fdiv_ctl0 & INTPLL_POST_DIV_MASK) >>
> > > +		INTPLL_POST_DIV_SHIFT;
> > > +
> > > +	k = pll_fdiv_ctl1 & GENMASK(15, 0);
> > > +
> > > +	/*
> > > +	 * FFOUT = ((m + k / 65536) * FFIN) / (p * 2^s),
> > > +	 * 1 ≤ p ≤ 63, 64 ≤ m ≤ 1023, 0 ≤ s ≤ 6
> > > +	 */
> > > +	return lldiv((main_div * 65536 + k) * 24000000ULL,
> > > +		     65536 * pre_div * (1 << post_div));
> > > +}
> > > +
> > > +static struct imx_int_pll_rate_table imx8mm_fracpll_tbl[] = {
> > > +	PLL_1443X_RATE(800000000U, 300, 9, 0, 0),
> > > +	PLL_1443X_RATE(750000000U, 250, 8, 0, 0),
> > > +	PLL_1443X_RATE(650000000U, 325, 3, 2, 0),
> > > +	PLL_1443X_RATE(600000000U, 300, 3, 2, 0),
> > > +	PLL_1443X_RATE(594000000U, 99, 1, 2, 0),
> > > +	PLL_1443X_RATE(400000000U, 300, 9, 1, 0),
> > > +	PLL_1443X_RATE(266666667U, 400, 9, 2, 0),
> > > +	PLL_1443X_RATE(167000000U, 334, 3, 4, 0),
> > > +	PLL_1443X_RATE(100000000U, 300, 9, 3, 0),
> > > +};
> > > +
> > > +int fracpll_configure(enum pll_clocks pll, u32 freq)
> > > +{
> > > +	int i;
> > > +	u32 tmp, div_val;
> > > +	void *pll_base;
> > > +	struct imx_int_pll_rate_table *rate;
> > > +
> > > +	for (i = 0; i < ARRAY_SIZE(imx8mm_fracpll_tbl); i++) {
> > > +		if (freq == imx8mm_fracpll_tbl[i].rate)
> > > +			break;
> > > +	}
> > > +
> > > +	if (i == ARRAY_SIZE(imx8mm_fracpll_tbl)) {
> > > +		printf("No matched freq table %u\n", freq);
> > > +		return -EINVAL;
> > > +	}
> > > +
> > > +	rate = &imx8mm_fracpll_tbl[i];
> > > +
> > > +	switch (pll) {
> > > +	case ANATOP_DRAM_PLL:
> > > +		setbits_le32(GPC_BASE_ADDR + 0xEC, 1 << 7);
> > > +		setbits_le32(GPC_BASE_ADDR + 0xF8, 1 << 5);
> > > +		writel(SRC_DDR1_ENABLE_MASK, SRC_BASE_ADDR +
> > > 0x1004); +
> > > +		pll_base = &ana_pll->dram_pll_gnrl_ctl;
> > > +		break;
> > > +	case ANATOP_VIDEO_PLL:
> > > +		pll_base = &ana_pll->video_pll1_gnrl_ctl;
> > > +		break;
> > > +	default:
> > > +		return 0;
> > > +	}
> > > +	/* Bypass clock and set lock to pll output lock */
> > > +	tmp = readl(pll_base);
> > > +	tmp |= BYPASS_MASK;
> > > +	writel(tmp, pll_base);
> > > +
> > > +	/* Enable RST */
> > > +	tmp &= ~RST_MASK;
> > > +	writel(tmp, pll_base);
> > > +
> > > +	div_val = (rate->mdiv << MDIV_SHIFT) | (rate->pdiv <<
> > > PDIV_SHIFT) |
> > > +		(rate->sdiv << SDIV_SHIFT);
> > > +	writel(div_val, pll_base + 4);
> > > +	writel(rate->kdiv << KDIV_SHIFT, pll_base + 8);
> > > +
> > > +	__udelay(100);
> > > +
> > > +	/* Disable RST */
> > > +	tmp |= RST_MASK;
> > > +	writel(tmp, pll_base);
> > > +
> > > +	/* Wait Lock*/
> > > +	while (!(readl(pll_base) & LOCK_STATUS))
> > > +		;
> > > +
> > > +	/* Bypass */
> > > +	tmp &= ~BYPASS_MASK;
> > > +	writel(tmp, pll_base);
> > > +
> > > +	return 0;
> > > +}
> > > +
> > > +int intpll_configure(enum pll_clocks pll, ulong freq)
> > > +{
> > > +	void __iomem *pll_gnrl_ctl, __iomem *pll_div_ctl;
> > > +	u32 pll_div_ctl_val, pll_clke_masks;
> > > +
> > > +	switch (pll) {
> > > +	case ANATOP_SYSTEM_PLL1:
> > > +		pll_gnrl_ctl = &ana_pll->sys_pll1_gnrl_ctl;
> > > +		pll_div_ctl = &ana_pll->sys_pll1_div_ctl;
> > > +		pll_clke_masks = INTPLL_DIV20_CLKE_MASK |
> > > +			INTPLL_DIV10_CLKE_MASK |
> > > INTPLL_DIV8_CLKE_MASK |
> > > +			INTPLL_DIV6_CLKE_MASK |
> > > INTPLL_DIV5_CLKE_MASK |
> > > +			INTPLL_DIV4_CLKE_MASK |
> > > INTPLL_DIV3_CLKE_MASK |
> > > +			INTPLL_DIV2_CLKE_MASK | INTPLL_CLKE_MASK;
> > > +		break;
> > > +	case ANATOP_SYSTEM_PLL2:
> > > +		pll_gnrl_ctl = &ana_pll->sys_pll2_gnrl_ctl;
> > > +		pll_div_ctl = &ana_pll->sys_pll2_div_ctl;
> > > +		pll_clke_masks = INTPLL_DIV20_CLKE_MASK |
> > > +			INTPLL_DIV10_CLKE_MASK |
> > > INTPLL_DIV8_CLKE_MASK |
> > > +			INTPLL_DIV6_CLKE_MASK |
> > > INTPLL_DIV5_CLKE_MASK |
> > > +			INTPLL_DIV4_CLKE_MASK |
> > > INTPLL_DIV3_CLKE_MASK |
> > > +			INTPLL_DIV2_CLKE_MASK | INTPLL_CLKE_MASK;
> > > +		break;
> > > +	case ANATOP_SYSTEM_PLL3:
> > > +		pll_gnrl_ctl = &ana_pll->sys_pll3_gnrl_ctl;
> > > +		pll_div_ctl = &ana_pll->sys_pll3_div_ctl;
> > > +		pll_clke_masks = INTPLL_CLKE_MASK;
> > > +		break;
> > > +	case ANATOP_ARM_PLL:
> > > +		pll_gnrl_ctl = &ana_pll->arm_pll_gnrl_ctl;
> > > +		pll_div_ctl = &ana_pll->arm_pll_div_ctl;
> > > +		pll_clke_masks = INTPLL_CLKE_MASK;
> > > +		break;
> > > +	case ANATOP_GPU_PLL:
> > > +		pll_gnrl_ctl = &ana_pll->gpu_pll_gnrl_ctl;
> > > +		pll_div_ctl = &ana_pll->gpu_pll_div_ctl;
> > > +		pll_clke_masks = INTPLL_CLKE_MASK;
> > > +		break;
> > > +	case ANATOP_VPU_PLL:
> > > +		pll_gnrl_ctl = &ana_pll->vpu_pll_gnrl_ctl;
> > > +		pll_div_ctl = &ana_pll->vpu_pll_div_ctl;
> > > +		pll_clke_masks = INTPLL_CLKE_MASK;
> > > +		break;
> > > +	default:
> > > +		return -EINVAL;
> > > +	};
> > > +
> > > +	switch (freq) {
> > > +	case MHZ(750):
> > > +		/* 24 * 0xfa / 2 / 2 ^ 2 */
> > > +		pll_div_ctl_val = INTPLL_MAIN_DIV_VAL(0xfa) |
> > > +			INTPLL_PRE_DIV_VAL(2) |
> > > INTPLL_POST_DIV_VAL(2);
> > > +		break;
> > > +	case MHZ(800):
> > > +		/* 24 * 0x190 / 3 / 2 ^ 2 */
> > > +		pll_div_ctl_val = INTPLL_MAIN_DIV_VAL(0x190) |
> > > +			INTPLL_PRE_DIV_VAL(3) |
> > > INTPLL_POST_DIV_VAL(2);
> > > +		break;
> > > +	case MHZ(1000):
> > > +		/* 24 * 0xfa / 3 / 2 ^ 1 */
> > > +		pll_div_ctl_val = INTPLL_MAIN_DIV_VAL(0xfa) |
> > > +			INTPLL_PRE_DIV_VAL(3) |
> > > INTPLL_POST_DIV_VAL(1);
> > > +		break;
> > > +	case MHZ(1200):
> > > +		/* 24 * 0xc8 / 2 / 2 ^ 1 */
> > > +		pll_div_ctl_val = INTPLL_MAIN_DIV_VAL(0xc8) |
> > > +			INTPLL_PRE_DIV_VAL(2) |
> > > INTPLL_POST_DIV_VAL(1);
> > > +		break;
> > > +	case MHZ(2000):
> > > +		/* 24 * 0xfa / 3 / 2 ^ 0 */
> > > +		pll_div_ctl_val = INTPLL_MAIN_DIV_VAL(0xfa) |
> > > +			INTPLL_PRE_DIV_VAL(3) |
> > > INTPLL_POST_DIV_VAL(0);
> > > +		break;
> > > +	default:
> > > +		return -EINVAL;
> > > +	};
> > > +	/* Bypass clock and set lock to pll output lock */
> > > +	setbits_le32(pll_gnrl_ctl, INTPLL_BYPASS_MASK |
> > > +		     INTPLL_LOCK_SEL_MASK);
> > > +	/* Enable reset */
> > > +	clrbits_le32(pll_gnrl_ctl, INTPLL_RST_MASK);
> > > +	/* Configure */
> > > +	writel(pll_div_ctl_val, pll_div_ctl);
> > > +
> > > +	__udelay(100);
> > > +
> > > +	/* Disable reset */
> > > +	setbits_le32(pll_gnrl_ctl, INTPLL_RST_MASK);
> > > +	/* Wait Lock */
> > > +	while (!(readl(pll_gnrl_ctl) & INTPLL_LOCK_MASK))
> > > +		;
> > > +	/* Clear bypass */
> > > +	clrbits_le32(pll_gnrl_ctl, INTPLL_BYPASS_MASK);
> > > +	setbits_le32(pll_gnrl_ctl, pll_clke_masks);
> > > +
> > > +	return 0;
> > > +}
> > > +
> > > +u32 get_root_src_clk(enum clk_root_src root_src)
> > > +{
> > > +	switch (root_src) {
> > > +	case OSC_24M_CLK:
> > > +		return 24000000u;
> > > +	case OSC_HDMI_CLK:
> > > +		return 26000000u;
> > > +	case OSC_32K_CLK:
> > > +		return 32000u;
> > > +	case ARM_PLL_CLK:
> > > +	case GPU_PLL_CLK:
> > > +	case VPU_PLL_CLK:
> > > +	case SYSTEM_PLL1_800M_CLK:
> > > +	case SYSTEM_PLL1_400M_CLK:
> > > +	case SYSTEM_PLL1_266M_CLK:
> > > +	case SYSTEM_PLL1_200M_CLK:
> > > +	case SYSTEM_PLL1_160M_CLK:
> > > +	case SYSTEM_PLL1_133M_CLK:
> > > +	case SYSTEM_PLL1_100M_CLK:
> > > +	case SYSTEM_PLL1_80M_CLK:
> > > +	case SYSTEM_PLL1_40M_CLK:
> > > +	case SYSTEM_PLL2_1000M_CLK:
> > > +	case SYSTEM_PLL2_500M_CLK:
> > > +	case SYSTEM_PLL2_333M_CLK:
> > > +	case SYSTEM_PLL2_250M_CLK:
> > > +	case SYSTEM_PLL2_200M_CLK:
> > > +	case SYSTEM_PLL2_166M_CLK:
> > > +	case SYSTEM_PLL2_125M_CLK:
> > > +	case SYSTEM_PLL2_100M_CLK:
> > > +	case SYSTEM_PLL2_50M_CLK:
> > > +	case SYSTEM_PLL3_CLK:
> > > +		return decode_intpll(root_src);
> > > +	default:
> > > +		return 0;
> > > +	}
> > > +
> > > +	return 0;
> > > +}
> > > +
> > > +u32 get_root_clk(enum clk_root_index clock_id)
> > > +{
> > > +	enum clk_root_src root_src;
> > > +	u32 post_podf, pre_podf, root_src_clk;
> > > +
> > > +	if (clock_root_enabled(clock_id) <= 0)
> > > +		return 0;
> > > +
> > > +	if (clock_get_prediv(clock_id, &pre_podf) < 0)
> > > +		return 0;
> > > +
> > > +	if (clock_get_postdiv(clock_id, &post_podf) < 0)
> > > +		return 0;
> > > +
> > > +	if (clock_get_src(clock_id, &root_src) < 0)
> > > +		return 0;
> > > +
> > > +	root_src_clk = get_root_src_clk(root_src);
> > > +
> > > +	return root_src_clk / (post_podf + 1) / (pre_podf + 1);
> > > +}
> > > +
> > > +u32 mxc_get_clock(enum mxc_clock clk)
> > > +{
> > > +	switch (clk) {
> > > +	case MXC_ARM_CLK:
> > > +		return get_root_clk(ARM_A53_CLK_ROOT);
> > > +	default:
> > > +		printf("Unsupported mxc_clock %d\n", clk);
> > > +		break;
> > > +	}
> > > +
> > > +	return 0;
> > > +}
> > > +
> > > +u32 imx_get_uartclk(void)
> > > +{
> > > +	return get_root_clk(UART1_CLK_ROOT);
> > > +}
> > > +
> > > +#ifdef CONFIG_SPL_BUILD
> > > +void dram_pll_init(ulong pll_val)
> > > +{
> > > +	fracpll_configure(ANATOP_DRAM_PLL, pll_val);
> > > +}
> > > +
> > > +static struct dram_bypass_clk_setting imx8mm_dram_bypass_tbl[] =
> > > {
> > > +	DRAM_BYPASS_ROOT_CONFIG(MHZ(100), 2, CLK_ROOT_PRE_DIV1,
> > > 2,
> > > +				CLK_ROOT_PRE_DIV2),
> > > +	DRAM_BYPASS_ROOT_CONFIG(MHZ(250), 3, CLK_ROOT_PRE_DIV2,
> > > 2,
> > > +				CLK_ROOT_PRE_DIV2),
> > > +	DRAM_BYPASS_ROOT_CONFIG(MHZ(400), 1, CLK_ROOT_PRE_DIV2,
> > > 3,
> > > +				CLK_ROOT_PRE_DIV2),
> > > +};
> > > +
> > > +void dram_enable_bypass(ulong clk_val)
> > > +{
> > > +	int i;
> > > +	struct dram_bypass_clk_setting *config;
> > > +
> > > +	for (i = 0; i < ARRAY_SIZE(imx8mm_dram_bypass_tbl); i++)
> > > {
> > > +		if (clk_val == imx8mm_dram_bypass_tbl[i].clk)
> > > +			break;
> > > +	}
> > > +
> > > +	if (i == ARRAY_SIZE(imx8mm_dram_bypass_tbl)) {
> > > +		printf("No matched freq table %lu\n", clk_val);
> > > +		return;
> > > +	}
> > > +
> > > +	config = &imx8mm_dram_bypass_tbl[i];
> > > +
> > > +	clock_set_target_val(DRAM_ALT_CLK_ROOT, CLK_ROOT_ON |
> > > +
> > > CLK_ROOT_SOURCE_SEL(config->alt_root_sel) |
> > > +
> > > CLK_ROOT_PRE_DIV(config->alt_pre_div));
> > > +	clock_set_target_val(DRAM_APB_CLK_ROOT, CLK_ROOT_ON |
> > > +
> > > CLK_ROOT_SOURCE_SEL(config->apb_root_sel) |
> > > +
> > > CLK_ROOT_PRE_DIV(config->apb_pre_div));
> > > +	clock_set_target_val(DRAM_SEL_CFG, CLK_ROOT_ON |
> > > +			     CLK_ROOT_SOURCE_SEL(1));
> > > +}
> > > +
> > > +void dram_disable_bypass(void)
> > > +{
> > > +	clock_set_target_val(DRAM_SEL_CFG, CLK_ROOT_ON |
> > > +			     CLK_ROOT_SOURCE_SEL(0));
> > > +	clock_set_target_val(DRAM_APB_CLK_ROOT, CLK_ROOT_ON |
> > > +			     CLK_ROOT_SOURCE_SEL(4) |
> > > +
> > > CLK_ROOT_PRE_DIV(CLK_ROOT_PRE_DIV5)); +}
> > > +#endif
> > > +
> > > diff --git a/arch/arm/mach-imx/imx8m/clock_imx8mq.c
> > > b/arch/arm/mach-imx/imx8m/clock_imx8mq.c index  
> > feecdb50f6..9cfac911e3  
> > > 100644 --- a/arch/arm/mach-imx/imx8m/clock_imx8mq.c
> > > +++ b/arch/arm/mach-imx/imx8m/clock_imx8mq.c
> > > @@ -282,7 +282,7 @@ static u32 get_root_src_clk(enum clk_root_src
> > > root_src) return 0;
> > >  }
> > >
> > > -static u32 get_root_clk(enum clk_root_index clock_id)
> > > +u32 get_root_clk(enum clk_root_index clock_id)
> > >  {
> > >  	enum clk_root_src root_src;
> > >  	u32 post_podf, pre_podf, root_src_clk;
> > > diff --git a/arch/arm/mach-imx/imx8m/clock_slice.c
> > > b/arch/arm/mach-imx/imx8m/clock_slice.c index
> > > 1a67c626f1..dc2a018e00 100644 ---
> > > a/arch/arm/mach-imx/imx8m/clock_slice.c +++
> > > b/arch/arm/mach-imx/imx8m/clock_slice.c @@ -13,6 +13,7 @@
> > >
> > >  static struct ccm_reg *ccm_reg = (struct ccm_reg *)CCM_BASE_ADDR;
> > >
> > > +#ifdef CONFIG_IMX8MQ
> > >  static struct clk_root_map root_array[] = {
> > >  	{ARM_A53_CLK_ROOT, CORE_CLOCK_SLICE, 0,
> > >  	 {OSC_25M_CLK, ARM_PLL_CLK, SYSTEM_PLL2_500M_CLK,
> > > @@ -474,6 +475,466 @@ static struct clk_root_map root_array[] = {
> > >  	 {DRAM_PLL1_CLK}
> > >  	},
> > >  };
> > > +#elif defined(CONFIG_IMX8MM)
> > > +static struct clk_root_map root_array[] = {
> > > +	{ARM_A53_CLK_ROOT, CORE_CLOCK_SLICE, 0,
> > > +	 {OSC_24M_CLK, ARM_PLL_CLK, SYSTEM_PLL2_500M_CLK,
> > > +	  SYSTEM_PLL2_1000M_CLK, SYSTEM_PLL1_800M_CLK,
> > > +	  SYSTEM_PLL1_400M_CLK, AUDIO_PLL1_CLK, SYSTEM_PLL3_CLK}
> > > +	},
> > > +	{ARM_M4_CLK_ROOT, CORE_CLOCK_SLICE, 1,
> > > +	 {OSC_24M_CLK, SYSTEM_PLL2_200M_CLK,
> > > SYSTEM_PLL2_250M_CLK,
> > > +	  SYSTEM_PLL1_266M_CLK, SYSTEM_PLL1_800M_CLK,
> > > +	  AUDIO_PLL1_CLK, VIDEO_PLL_CLK, SYSTEM_PLL3_CLK}
> > > +	},
> > > +	{VPU_A53_CLK_ROOT, CORE_CLOCK_SLICE, 2,
> > > +	 {OSC_24M_CLK, ARM_PLL_CLK, SYSTEM_PLL2_500M_CLK,
> > > +	  SYSTEM_PLL2_1000M_CLK, SYSTEM_PLL1_800M_CLK,
> > > +	  SYSTEM_PLL1_400M_CLK, AUDIO_PLL1_CLK, VPU_PLL_CLK}
> > > +	},
> > > +	{GPU3D_CLK_ROOT, CORE_CLOCK_SLICE, 3,
> > > +	 {OSC_24M_CLK, GPU_PLL_CLK, SYSTEM_PLL1_800M_CLK,
> > > +	  SYSTEM_PLL3_CLK, SYSTEM_PLL2_1000M_CLK,
> > > +	  AUDIO_PLL1_CLK, VIDEO_PLL_CLK, AUDIO_PLL2_CLK}
> > > +	},
> > > +	{GPU2D_CLK_ROOT, CORE_CLOCK_SLICE, 4,
> > > +	 {OSC_24M_CLK, GPU_PLL_CLK, SYSTEM_PLL1_800M_CLK,
> > > +	  SYSTEM_PLL3_CLK, SYSTEM_PLL2_1000M_CLK,
> > > +	  AUDIO_PLL1_CLK, VIDEO_PLL_CLK, AUDIO_PLL2_CLK}
> > > +	},
> > > +	{MAIN_AXI_CLK_ROOT, BUS_CLOCK_SLICE, 0,
> > > +	 {OSC_24M_CLK, SYSTEM_PLL2_333M_CLK,
> > > SYSTEM_PLL1_800M_CLK,
> > > +	  SYSTEM_PLL2_250M_CLK, SYSTEM_PLL2_1000M_CLK,
> > > +	  AUDIO_PLL1_CLK, VIDEO_PLL_CLK, SYSTEM_PLL1_100M_CLK}
> > > +	},
> > > +	{ENET_AXI_CLK_ROOT, BUS_CLOCK_SLICE, 1,
> > > +	 {OSC_24M_CLK, SYSTEM_PLL1_266M_CLK,
> > > SYSTEM_PLL1_800M_CLK,
> > > +	  SYSTEM_PLL2_250M_CLK, SYSTEM_PLL2_200M_CLK,
> > > +	  AUDIO_PLL1_CLK, VIDEO_PLL_CLK, SYSTEM_PLL3_CLK}
> > > +	},
> > > +	{NAND_USDHC_BUS_CLK_ROOT, BUS_CLOCK_SLICE, 2,
> > > +	 {OSC_24M_CLK, SYSTEM_PLL1_266M_CLK,
> > > SYSTEM_PLL1_800M_CLK,
> > > +	  SYSTEM_PLL2_200M_CLK, SYSTEM_PLL1_133M_CLK,
> > > +	  SYSTEM_PLL3_CLK, SYSTEM_PLL2_250M_CLK, AUDIO_PLL1_CLK}
> > > +	},
> > > +	{VPU_BUS_CLK_ROOT, BUS_CLOCK_SLICE, 3,
> > > +	 {OSC_24M_CLK, SYSTEM_PLL1_800M_CLK, VPU_PLL_CLK,
> > > +	  AUDIO_PLL2_CLK, SYSTEM_PLL3_CLK, SYSTEM_PLL2_1000M_CLK,
> > > +	  SYSTEM_PLL2_200M_CLK, SYSTEM_PLL1_100M_CLK}
> > > +	},
> > > +	{DISPLAY_AXI_CLK_ROOT, BUS_CLOCK_SLICE, 4,
> > > +	 {OSC_24M_CLK, SYSTEM_PLL2_1000M_CLK,  
> > SYSTEM_PLL1_800M_CLK,  
> > > +	  SYSTEM_PLL3_CLK, SYSTEM_PLL1_40M_CLK, AUDIO_PLL2_CLK,
> > > +	  EXT_CLK_1, EXT_CLK_4}
> > > +	},
> > > +	{DISPLAY_APB_CLK_ROOT, BUS_CLOCK_SLICE, 5,
> > > +	 {OSC_24M_CLK, SYSTEM_PLL2_125M_CLK,
> > > SYSTEM_PLL1_800M_CLK,
> > > +	  SYSTEM_PLL3_CLK, SYSTEM_PLL1_40M_CLK, AUDIO_PLL2_CLK,
> > > +	  EXT_CLK_1, EXT_CLK_3}
> > > +	},
> > > +	{DISPLAY_RTRM_CLK_ROOT, BUS_CLOCK_SLICE, 6,
> > > +	 {OSC_24M_CLK, SYSTEM_PLL1_800M_CLK,
> > > SYSTEM_PLL2_200M_CLK,
> > > +	  SYSTEM_PLL2_1000M_CLK, AUDIO_PLL1_CLK, VIDEO_PLL_CLK,
> > > +	  EXT_CLK_2, EXT_CLK_3}
> > > +	},
> > > +	{USB_BUS_CLK_ROOT, BUS_CLOCK_SLICE, 7,
> > > +	 {OSC_24M_CLK, SYSTEM_PLL2_500M_CLK,
> > > SYSTEM_PLL1_800M_CLK,
> > > +	  SYSTEM_PLL2_100M_CLK, SYSTEM_PLL2_200M_CLK,
> > > +	  EXT_CLK_2, EXT_CLK_4, AUDIO_PLL2_CLK}
> > > +	},
> > > +	{GPU_AXI_CLK_ROOT, BUS_CLOCK_SLICE, 8,
> > > +	 {OSC_24M_CLK, SYSTEM_PLL1_800M_CLK, GPU_PLL_CLK,
> > > +	  SYSTEM_PLL3_CLK, SYSTEM_PLL2_1000M_CLK,
> > > +	  AUDIO_PLL1_CLK, VIDEO_PLL_CLK, AUDIO_PLL2_CLK}
> > > +	},
> > > +	{GPU_AHB_CLK_ROOT, BUS_CLOCK_SLICE, 9,
> > > +	 {OSC_24M_CLK, SYSTEM_PLL1_800M_CLK, GPU_PLL_CLK,
> > > +	  SYSTEM_PLL3_CLK, SYSTEM_PLL2_1000M_CLK,
> > > +	  AUDIO_PLL1_CLK, VIDEO_PLL_CLK, AUDIO_PLL2_CLK}
> > > +	},
> > > +	{NOC_CLK_ROOT, BUS_CLOCK_SLICE, 10,
> > > +	 {OSC_24M_CLK, SYSTEM_PLL1_800M_CLK, SYSTEM_PLL3_CLK,
> > > +	  SYSTEM_PLL2_1000M_CLK, SYSTEM_PLL2_500M_CLK,
> > > +	  AUDIO_PLL1_CLK, VIDEO_PLL_CLK, AUDIO_PLL2_CLK}
> > > +	},
> > > +	{NOC_APB_CLK_ROOT, BUS_CLOCK_SLICE, 11,
> > > +	 {OSC_24M_CLK, SYSTEM_PLL1_400M_CLK, SYSTEM_PLL3_CLK,
> > > +	  SYSTEM_PLL2_333M_CLK, SYSTEM_PLL2_200M_CLK,
> > > +	  SYSTEM_PLL1_800M_CLK, AUDIO_PLL1_CLK, VIDEO_PLL_CLK}
> > > +	},
> > > +	{AHB_CLK_ROOT, AHB_CLOCK_SLICE, 0,
> > > +	 {OSC_24M_CLK, SYSTEM_PLL1_133M_CLK,
> > > SYSTEM_PLL1_800M_CLK,
> > > +	  SYSTEM_PLL1_400M_CLK, SYSTEM_PLL2_125M_CLK,
> > > +	  SYSTEM_PLL3_CLK, AUDIO_PLL1_CLK, VIDEO_PLL_CLK}
> > > +	},
> > > +	{AUDIO_AHB_CLK_ROOT, AHB_CLOCK_SLICE, 1,
> > > +	 {OSC_24M_CLK, SYSTEM_PLL2_500M_CLK,
> > > SYSTEM_PLL1_800M_CLK,
> > > +	  SYSTEM_PLL2_1000M_CLK, SYSTEM_PLL2_166M_CLK,
> > > +	  SYSTEM_PLL3_CLK, AUDIO_PLL1_CLK, VIDEO_PLL_CLK}
> > > +	},
> > > +	{MIPI_DSI_ESC_RX_CLK_ROOT, AHB_CLOCK_SLICE, 2,
> > > +	 {OSC_24M_CLK, SYSTEM_PLL2_100M_CLK, SYSTEM_PLL1_80M_CLK,
> > > +	  SYSTEM_PLL1_800M_CLK, SYSTEM_PLL2_1000M_CLK,
> > > +	  SYSTEM_PLL3_CLK, EXT_CLK_3, AUDIO_PLL2_CLK}
> > > +	},
> > > +	{DRAM_ALT_CLK_ROOT, IP_CLOCK_SLICE, 0,
> > > +	 {OSC_24M_CLK, SYSTEM_PLL1_800M_CLK,
> > > SYSTEM_PLL1_100M_CLK,
> > > +	  SYSTEM_PLL2_500M_CLK, SYSTEM_PLL2_1000M_CLK,
> > > +	  SYSTEM_PLL3_CLK, AUDIO_PLL1_CLK, SYSTEM_PLL1_266M_CLK}
> > > +	},
> > > +	{DRAM_APB_CLK_ROOT, IP_CLOCK_SLICE, 1,
> > > +	 {OSC_24M_CLK, SYSTEM_PLL2_200M_CLK, SYSTEM_PLL1_40M_CLK,
> > > +	  SYSTEM_PLL1_160M_CLK, SYSTEM_PLL1_800M_CLK,
> > > +	  SYSTEM_PLL3_CLK, SYSTEM_PLL2_250M_CLK, AUDIO_PLL2_CLK}
> > > +	},
> > > +	{VPU_G1_CLK_ROOT, IP_CLOCK_SLICE, 2,
> > > +	 {OSC_24M_CLK, VPU_PLL_CLK, SYSTEM_PLL1_800M_CLK,
> > > +	  SYSTEM_PLL2_1000M_CLK, SYSTEM_PLL1_100M_CLK,
> > > +	  SYSTEM_PLL2_125M_CLK, SYSTEM_PLL3_CLK, AUDIO_PLL1_CLK}
> > > +	},
> > > +	{VPU_G2_CLK_ROOT, IP_CLOCK_SLICE, 3,
> > > +	 {OSC_24M_CLK, VPU_PLL_CLK, SYSTEM_PLL1_800M_CLK,
> > > +	  SYSTEM_PLL2_1000M_CLK, SYSTEM_PLL1_100M_CLK,
> > > +	  SYSTEM_PLL2_125M_CLK, SYSTEM_PLL3_CLK, AUDIO_PLL1_CLK}
> > > +	},
> > > +	{DISPLAY_DTRC_CLK_ROOT, IP_CLOCK_SLICE, 4,
> > > +	 {OSC_24M_CLK, VIDEO_PLL2_CLK, SYSTEM_PLL1_800M_CLK,
> > > +	  SYSTEM_PLL2_1000M_CLK, SYSTEM_PLL1_160M_CLK,
> > > +	  VIDEO_PLL_CLK, SYSTEM_PLL3_CLK, AUDIO_PLL2_CLK}
> > > +	},
> > > +	{DISPLAY_DC8000_CLK_ROOT, IP_CLOCK_SLICE, 5,
> > > +	 {OSC_24M_CLK, VIDEO_PLL2_CLK, SYSTEM_PLL1_800M_CLK,
> > > +	  SYSTEM_PLL2_1000M_CLK, SYSTEM_PLL1_160M_CLK,
> > > +	  VIDEO_PLL_CLK, SYSTEM_PLL3_CLK, AUDIO_PLL2_CLK}
> > > +	},
> > > +	{PCIE_CTRL_CLK_ROOT, IP_CLOCK_SLICE, 6,
> > > +	 {OSC_24M_CLK, SYSTEM_PLL2_250M_CLK,
> > > SYSTEM_PLL2_200M_CLK,
> > > +	  SYSTEM_PLL1_266M_CLK, SYSTEM_PLL1_800M_CLK,
> > > +	  SYSTEM_PLL2_500M_CLK, SYSTEM_PLL2_333M_CLK,
> > > SYSTEM_PLL3_CLK}
> > > +	},
> > > +	{PCIE_PHY_CLK_ROOT, IP_CLOCK_SLICE, 7,
> > > +	 {OSC_24M_CLK, SYSTEM_PLL2_100M_CLK,
> > > SYSTEM_PLL2_500M_CLK,
> > > +	  EXT_CLK_1, EXT_CLK_2, EXT_CLK_3, EXT_CLK_4,
> > > +	  SYSTEM_PLL1_400M_CLK}
> > > +	},
> > > +	{PCIE_AUX_CLK_ROOT, IP_CLOCK_SLICE, 8,
> > > +	 {OSC_24M_CLK, SYSTEM_PLL2_200M_CLK, SYSTEM_PLL2_50M_CLK,
> > > +	  SYSTEM_PLL3_CLK, SYSTEM_PLL2_100M_CLK,  
> > SYSTEM_PLL1_80M_CLK,  
> > > +	  SYSTEM_PLL1_160M_CLK, SYSTEM_PLL1_200M_CLK}
> > > +	},
> > > +	{DC_PIXEL_CLK_ROOT, IP_CLOCK_SLICE, 9,
> > > +	 {OSC_24M_CLK, VIDEO_PLL_CLK, AUDIO_PLL2_CLK,
> > > +	  AUDIO_PLL1_CLK, SYSTEM_PLL1_800M_CLK,
> > > +	  SYSTEM_PLL2_1000M_CLK, SYSTEM_PLL3_CLK, EXT_CLK_4}
> > > +	},
> > > +	{LCDIF_PIXEL_CLK_ROOT, IP_CLOCK_SLICE, 10,
> > > +	 {OSC_24M_CLK, VIDEO_PLL_CLK, AUDIO_PLL2_CLK,
> > > +	  AUDIO_PLL1_CLK, SYSTEM_PLL1_800M_CLK,
> > > +	  SYSTEM_PLL2_1000M_CLK, SYSTEM_PLL3_CLK, EXT_CLK_4}
> > > +	},
> > > +	{SAI1_CLK_ROOT, IP_CLOCK_SLICE, 11,
> > > +	 {OSC_24M_CLK, AUDIO_PLL1_CLK, AUDIO_PLL2_CLK,
> > > +	  VIDEO_PLL_CLK, SYSTEM_PLL1_133M_CLK,
> > > +	  OSC_HDMI_CLK, EXT_CLK_1, EXT_CLK_2}
> > > +	},
> > > +	{SAI2_CLK_ROOT, IP_CLOCK_SLICE, 12,
> > > +	 {OSC_24M_CLK, AUDIO_PLL1_CLK, AUDIO_PLL2_CLK,
> > > +	  VIDEO_PLL_CLK, SYSTEM_PLL1_133M_CLK,
> > > +	  OSC_HDMI_CLK, EXT_CLK_2, EXT_CLK_3}
> > > +	},
> > > +	{SAI3_CLK_ROOT, IP_CLOCK_SLICE, 13,
> > > +	 {OSC_24M_CLK, AUDIO_PLL1_CLK, AUDIO_PLL2_CLK,
> > > +	  VIDEO_PLL_CLK, SYSTEM_PLL1_133M_CLK,
> > > +	  OSC_HDMI_CLK, EXT_CLK_3, EXT_CLK_4}
> > > +	},
> > > +	{SAI4_CLK_ROOT, IP_CLOCK_SLICE, 14,
> > > +	 {OSC_24M_CLK, AUDIO_PLL1_CLK, AUDIO_PLL2_CLK,
> > > +	  VIDEO_PLL_CLK, SYSTEM_PLL1_133M_CLK,
> > > +	  OSC_HDMI_CLK, EXT_CLK_1, EXT_CLK_2}
> > > +	},
> > > +	{SAI5_CLK_ROOT, IP_CLOCK_SLICE, 15,
> > > +	 {OSC_24M_CLK, AUDIO_PLL1_CLK, AUDIO_PLL2_CLK,
> > > +	  VIDEO_PLL_CLK, SYSTEM_PLL1_133M_CLK,
> > > +	  OSC_HDMI_CLK, EXT_CLK_2, EXT_CLK_3}
> > > +	},
> > > +	{SAI6_CLK_ROOT, IP_CLOCK_SLICE, 16,
> > > +	 {OSC_24M_CLK, AUDIO_PLL1_CLK, AUDIO_PLL2_CLK,
> > > +	  VIDEO_PLL_CLK, SYSTEM_PLL1_133M_CLK,
> > > +	  OSC_HDMI_CLK, EXT_CLK_3, EXT_CLK_4}
> > > +	},
> > > +	{SPDIF1_CLK_ROOT, IP_CLOCK_SLICE, 17,
> > > +	 {OSC_24M_CLK, AUDIO_PLL1_CLK, AUDIO_PLL2_CLK,
> > > +	  VIDEO_PLL_CLK, SYSTEM_PLL1_133M_CLK,
> > > +	  OSC_HDMI_CLK, EXT_CLK_2, EXT_CLK_3}
> > > +	},
> > > +	{SPDIF2_CLK_ROOT, IP_CLOCK_SLICE, 18,
> > > +	 {OSC_24M_CLK, AUDIO_PLL1_CLK, AUDIO_PLL2_CLK,
> > > +	  VIDEO_PLL_CLK, SYSTEM_PLL1_133M_CLK,
> > > +	  OSC_HDMI_CLK, EXT_CLK_3, EXT_CLK_4}
> > > +	},
> > > +	{ENET_REF_CLK_ROOT, IP_CLOCK_SLICE, 19,
> > > +	 {OSC_24M_CLK, SYSTEM_PLL2_125M_CLK, SYSTEM_PLL2_50M_CLK,
> > > +	  SYSTEM_PLL2_100M_CLK, SYSTEM_PLL1_160M_CLK,
> > > +	  AUDIO_PLL1_CLK, VIDEO_PLL_CLK, EXT_CLK_4}
> > > +	},
> > > +	{ENET_TIMER_CLK_ROOT, IP_CLOCK_SLICE, 20,
> > > +	 {OSC_24M_CLK, SYSTEM_PLL2_100M_CLK, AUDIO_PLL1_CLK,
> > > +	  EXT_CLK_1, EXT_CLK_2, EXT_CLK_3, EXT_CLK_4,
> > > +	  VIDEO_PLL_CLK}
> > > +	},
> > > +	{ENET_PHY_REF_CLK_ROOT, IP_CLOCK_SLICE, 21,
> > > +	 {OSC_24M_CLK, SYSTEM_PLL2_50M_CLK, SYSTEM_PLL2_125M_CLK,
> > > +	  SYSTEM_PLL2_200M_CLK, SYSTEM_PLL2_500M_CLK,
> > > +	  AUDIO_PLL1_CLK, VIDEO_PLL_CLK, AUDIO_PLL2_CLK}
> > > +	},
> > > +	{NAND_CLK_ROOT, IP_CLOCK_SLICE, 22,
> > > +	 {OSC_24M_CLK, SYSTEM_PLL2_500M_CLK, AUDIO_PLL1_CLK,
> > > +	  SYSTEM_PLL1_400M_CLK, AUDIO_PLL2_CLK, SYSTEM_PLL3_CLK,
> > > +	  SYSTEM_PLL2_250M_CLK, VIDEO_PLL_CLK}
> > > +	},
> > > +	{QSPI_CLK_ROOT, IP_CLOCK_SLICE, 23,
> > > +	 {OSC_24M_CLK, SYSTEM_PLL1_400M_CLK,
> > > SYSTEM_PLL2_333M_CLK,
> > > +	  SYSTEM_PLL2_500M_CLK, AUDIO_PLL2_CLK,
> > > +	  SYSTEM_PLL1_266M_CLK, SYSTEM_PLL3_CLK,
> > > SYSTEM_PLL1_100M_CLK}
> > > +	},
> > > +	{USDHC1_CLK_ROOT, IP_CLOCK_SLICE, 24,
> > > +	 {OSC_24M_CLK, SYSTEM_PLL1_400M_CLK,
> > > SYSTEM_PLL1_800M_CLK,
> > > +	  SYSTEM_PLL2_500M_CLK, SYSTEM_PLL3_CLK,
> > > +	  SYSTEM_PLL1_266M_CLK, AUDIO_PLL2_CLK,  
> > SYSTEM_PLL1_100M_CLK}  
> > > +	},
> > > +	{USDHC2_CLK_ROOT, IP_CLOCK_SLICE, 25,
> > > +	 {OSC_24M_CLK, SYSTEM_PLL1_400M_CLK,
> > > SYSTEM_PLL1_800M_CLK,
> > > +	  SYSTEM_PLL2_500M_CLK, SYSTEM_PLL3_CLK,
> > > +	  SYSTEM_PLL1_266M_CLK, AUDIO_PLL2_CLK,  
> > SYSTEM_PLL1_100M_CLK}  
> > > +	},
> > > +	{I2C1_CLK_ROOT, IP_CLOCK_SLICE, 26,
> > > +	 {OSC_24M_CLK, SYSTEM_PLL1_160M_CLK, SYSTEM_PLL2_50M_CLK,
> > > +	  SYSTEM_PLL3_CLK, AUDIO_PLL1_CLK, VIDEO_PLL_CLK,
> > > +	  AUDIO_PLL2_CLK, SYSTEM_PLL1_133M_CLK}
> > > +	},
> > > +	{I2C2_CLK_ROOT, IP_CLOCK_SLICE, 27,
> > > +	 {OSC_24M_CLK, SYSTEM_PLL1_160M_CLK, SYSTEM_PLL2_50M_CLK,
> > > +	  SYSTEM_PLL3_CLK, AUDIO_PLL1_CLK, VIDEO_PLL_CLK,
> > > +	  AUDIO_PLL2_CLK, SYSTEM_PLL1_133M_CLK}
> > > +	},
> > > +	{I2C3_CLK_ROOT, IP_CLOCK_SLICE, 28,
> > > +	 {OSC_24M_CLK, SYSTEM_PLL1_160M_CLK, SYSTEM_PLL2_50M_CLK,
> > > +	  SYSTEM_PLL3_CLK, AUDIO_PLL1_CLK, VIDEO_PLL_CLK,
> > > +	  AUDIO_PLL2_CLK, SYSTEM_PLL1_133M_CLK}
> > > +	},
> > > +	{I2C4_CLK_ROOT, IP_CLOCK_SLICE, 29,
> > > +	 {OSC_24M_CLK, SYSTEM_PLL1_160M_CLK, SYSTEM_PLL2_50M_CLK,
> > > +	  SYSTEM_PLL3_CLK, AUDIO_PLL1_CLK, VIDEO_PLL_CLK,
> > > +	  AUDIO_PLL2_CLK, SYSTEM_PLL1_133M_CLK}
> > > +	},
> > > +	{UART1_CLK_ROOT, IP_CLOCK_SLICE, 30,
> > > +	 {OSC_24M_CLK, SYSTEM_PLL1_80M_CLK, SYSTEM_PLL2_200M_CLK,
> > > +	  SYSTEM_PLL2_100M_CLK, SYSTEM_PLL3_CLK,
> > > +	  EXT_CLK_2, EXT_CLK_4, AUDIO_PLL2_CLK}
> > > +	},
> > > +	{UART2_CLK_ROOT, IP_CLOCK_SLICE, 31,
> > > +	 {OSC_24M_CLK, SYSTEM_PLL1_80M_CLK, SYSTEM_PLL2_200M_CLK,
> > > +	  SYSTEM_PLL2_100M_CLK, SYSTEM_PLL3_CLK,
> > > +	  EXT_CLK_2, EXT_CLK_3, AUDIO_PLL2_CLK}
> > > +	},
> > > +	{UART3_CLK_ROOT, IP_CLOCK_SLICE, 32,
> > > +	 {OSC_24M_CLK, SYSTEM_PLL1_80M_CLK, SYSTEM_PLL2_200M_CLK,
> > > +	  SYSTEM_PLL2_100M_CLK, SYSTEM_PLL3_CLK,
> > > +	  EXT_CLK_2, EXT_CLK_4, AUDIO_PLL2_CLK}
> > > +	},
> > > +	{UART4_CLK_ROOT, IP_CLOCK_SLICE, 33,
> > > +	 {OSC_24M_CLK, SYSTEM_PLL1_80M_CLK, SYSTEM_PLL2_200M_CLK,
> > > +	  SYSTEM_PLL2_100M_CLK, SYSTEM_PLL3_CLK,
> > > +	  EXT_CLK_2, EXT_CLK_3, AUDIO_PLL2_CLK}
> > > +	},
> > > +	{USB_CORE_REF_CLK_ROOT, IP_CLOCK_SLICE, 34,
> > > +	 {OSC_24M_CLK, SYSTEM_PLL1_100M_CLK, SYSTEM_PLL1_40M_CLK,
> > > +	  SYSTEM_PLL2_100M_CLK, SYSTEM_PLL2_200M_CLK,
> > > +	  EXT_CLK_2, EXT_CLK_3, AUDIO_PLL2_CLK}
> > > +	},
> > > +	{USB_PHY_REF_CLK_ROOT, IP_CLOCK_SLICE, 35,
> > > +	 {OSC_24M_CLK, SYSTEM_PLL1_100M_CLK, SYSTEM_PLL1_40M_CLK,
> > > +	  SYSTEM_PLL2_100M_CLK, SYSTEM_PLL2_200M_CLK,
> > > +	  EXT_CLK_2, EXT_CLK_3, AUDIO_PLL2_CLK}
> > > +	},
> > > +	{GIC_CLK_ROOT, IP_CLOCK_SLICE, 36,
> > > +	 {OSC_24M_CLK, SYSTEM_PLL2_200M_CLK, SYSTEM_PLL1_40M_CLK,
> > > +	  SYSTEM_PLL2_100M_CLK, SYSTEM_PLL1_800M_CLK,
> > > +	  EXT_CLK_2, EXT_CLK_4, AUDIO_PLL2_CLK}
> > > +	},
> > > +	{ECSPI1_CLK_ROOT, IP_CLOCK_SLICE, 37,
> > > +	 {OSC_24M_CLK, SYSTEM_PLL2_200M_CLK, SYSTEM_PLL1_40M_CLK,
> > > +	  SYSTEM_PLL1_160M_CLK, SYSTEM_PLL1_800M_CLK,
> > > +	  SYSTEM_PLL3_CLK, SYSTEM_PLL2_250M_CLK, AUDIO_PLL2_CLK}
> > > +	},
> > > +	{ECSPI2_CLK_ROOT, IP_CLOCK_SLICE, 38,
> > > +	 {OSC_24M_CLK, SYSTEM_PLL2_200M_CLK, SYSTEM_PLL1_40M_CLK,
> > > +	  SYSTEM_PLL1_160M_CLK, SYSTEM_PLL1_800M_CLK,
> > > +	  SYSTEM_PLL3_CLK, SYSTEM_PLL2_250M_CLK, AUDIO_PLL2_CLK}
> > > +	},
> > > +	{PWM1_CLK_ROOT, IP_CLOCK_SLICE, 39,
> > > +	 {OSC_24M_CLK, SYSTEM_PLL2_100M_CLK,
> > > SYSTEM_PLL1_160M_CLK,
> > > +	  SYSTEM_PLL1_40M_CLK, SYSTEM_PLL3_CLK, EXT_CLK_1,
> > > +	  SYSTEM_PLL1_80M_CLK, VIDEO_PLL_CLK}
> > > +	},
> > > +	{PWM2_CLK_ROOT, IP_CLOCK_SLICE, 40,
> > > +	 {OSC_24M_CLK, SYSTEM_PLL2_100M_CLK,
> > > SYSTEM_PLL1_160M_CLK,
> > > +	  SYSTEM_PLL1_40M_CLK, SYSTEM_PLL3_CLK, EXT_CLK_1,
> > > +	  SYSTEM_PLL1_80M_CLK, VIDEO_PLL_CLK}
> > > +	},
> > > +	{PWM3_CLK_ROOT, IP_CLOCK_SLICE, 41,
> > > +	 {OSC_24M_CLK, SYSTEM_PLL2_100M_CLK,
> > > SYSTEM_PLL1_160M_CLK,
> > > +	  SYSTEM_PLL1_40M_CLK, SYSTEM_PLL3_CLK, EXT_CLK_2,
> > > +	  SYSTEM_PLL1_80M_CLK, VIDEO_PLL_CLK}
> > > +	},
> > > +	{PWM4_CLK_ROOT, IP_CLOCK_SLICE, 42,
> > > +	 {OSC_24M_CLK, SYSTEM_PLL2_100M_CLK,
> > > SYSTEM_PLL1_160M_CLK,
> > > +	  SYSTEM_PLL1_40M_CLK, SYSTEM_PLL3_CLK, EXT_CLK_2,
> > > +	  SYSTEM_PLL1_80M_CLK, VIDEO_PLL_CLK}
> > > +	},
> > > +	{GPT1_CLK_ROOT, IP_CLOCK_SLICE, 43,
> > > +	 {OSC_24M_CLK, SYSTEM_PLL2_100M_CLK,
> > > SYSTEM_PLL1_400M_CLK,
> > > +	  SYSTEM_PLL1_40M_CLK, VIDEO_PLL_CLK,
> > > +	  SYSTEM_PLL1_80M_CLK, AUDIO_PLL1_CLK, EXT_CLK_1}
> > > +	},
> > > +	{GPT2_CLK_ROOT, IP_CLOCK_SLICE, 44,
> > > +	 {OSC_24M_CLK, SYSTEM_PLL2_100M_CLK,
> > > SYSTEM_PLL1_400M_CLK,
> > > +	  SYSTEM_PLL1_40M_CLK, VIDEO_PLL_CLK,
> > > +	  SYSTEM_PLL1_80M_CLK, AUDIO_PLL1_CLK, EXT_CLK_2}
> > > +	},
> > > +	{GPT3_CLK_ROOT, IP_CLOCK_SLICE, 45,
> > > +	 {OSC_24M_CLK, SYSTEM_PLL2_100M_CLK,
> > > SYSTEM_PLL1_400M_CLK,
> > > +	  SYSTEM_PLL1_40M_CLK, VIDEO_PLL_CLK,
> > > +	  SYSTEM_PLL1_80M_CLK, AUDIO_PLL1_CLK, EXT_CLK_3}
> > > +	},
> > > +	{GPT4_CLK_ROOT, IP_CLOCK_SLICE, 46,
> > > +	 {OSC_24M_CLK, SYSTEM_PLL2_100M_CLK,
> > > SYSTEM_PLL1_400M_CLK,
> > > +	  SYSTEM_PLL1_40M_CLK, VIDEO_PLL_CLK,
> > > +	  SYSTEM_PLL1_80M_CLK, AUDIO_PLL1_CLK, EXT_CLK_1}
> > > +	},
> > > +	{GPT5_CLK_ROOT, IP_CLOCK_SLICE, 47,
> > > +	 {OSC_24M_CLK, SYSTEM_PLL2_100M_CLK,
> > > SYSTEM_PLL1_400M_CLK,
> > > +	  SYSTEM_PLL1_40M_CLK, VIDEO_PLL_CLK,
> > > +	  SYSTEM_PLL1_80M_CLK, AUDIO_PLL1_CLK, EXT_CLK_2}
> > > +	},
> > > +	{GPT6_CLK_ROOT, IP_CLOCK_SLICE, 48,
> > > +	 {OSC_24M_CLK, SYSTEM_PLL2_100M_CLK,
> > > SYSTEM_PLL1_400M_CLK,
> > > +	  SYSTEM_PLL1_40M_CLK, VIDEO_PLL_CLK,
> > > +	  SYSTEM_PLL1_80M_CLK, AUDIO_PLL1_CLK, EXT_CLK_3}
> > > +	},
> > > +	{TRACE_CLK_ROOT, IP_CLOCK_SLICE, 49,
> > > +	 {OSC_24M_CLK, SYSTEM_PLL1_133M_CLK,
> > > SYSTEM_PLL1_160M_CLK,
> > > +	  VPU_PLL_CLK, SYSTEM_PLL2_125M_CLK,
> > > +	  SYSTEM_PLL3_CLK, EXT_CLK_1, EXT_CLK_3}
> > > +	},
> > > +	{WDOG_CLK_ROOT, IP_CLOCK_SLICE, 50,
> > > +	 {OSC_24M_CLK, SYSTEM_PLL1_133M_CLK,
> > > SYSTEM_PLL1_160M_CLK,
> > > +	  VPU_PLL_CLK, SYSTEM_PLL2_125M_CLK,
> > > +	  SYSTEM_PLL3_CLK, SYSTEM_PLL1_80M_CLK,  
> > SYSTEM_PLL2_166M_CLK}  
> > > +	},
> > > +	{WRCLK_CLK_ROOT, IP_CLOCK_SLICE, 51,
> > > +	 {OSC_24M_CLK, SYSTEM_PLL1_40M_CLK, VPU_PLL_CLK,
> > > +	  SYSTEM_PLL3_CLK, SYSTEM_PLL2_200M_CLK,
> > > +	  SYSTEM_PLL1_266M_CLK, SYSTEM_PLL2_500M_CLK,
> > > SYSTEM_PLL1_100M_CLK}
> > > +	},
> > > +	{IPP_DO_CLKO1, IP_CLOCK_SLICE, 52,
> > > +	 {OSC_24M_CLK, SYSTEM_PLL1_800M_CLK, OSC_HDMI_CLK,
> > > +	  SYSTEM_PLL1_200M_CLK, AUDIO_PLL2_CLK,
> > > +	  SYSTEM_PLL2_500M_CLK, VPU_PLL_CLK, SYSTEM_PLL1_80M_CLK}
> > > +	},
> > > +	{IPP_DO_CLKO2, IP_CLOCK_SLICE, 53,
> > > +	 {OSC_24M_CLK, SYSTEM_PLL2_200M_CLK,
> > > SYSTEM_PLL1_400M_CLK,
> > > +	  SYSTEM_PLL2_166M_CLK, SYSTEM_PLL3_CLK,
> > > +	  AUDIO_PLL1_CLK, VIDEO_PLL_CLK, OSC_32K_CLK}
> > > +	},
> > > +	{MIPI_DSI_CORE_CLK_ROOT, IP_CLOCK_SLICE, 54,
> > > +	 {OSC_24M_CLK, SYSTEM_PLL1_266M_CLK,
> > > SYSTEM_PLL2_250M_CLK,
> > > +	  SYSTEM_PLL1_800M_CLK, SYSTEM_PLL2_1000M_CLK,
> > > +	  SYSTEM_PLL3_CLK, AUDIO_PLL2_CLK, VIDEO_PLL_CLK}
> > > +	},
> > > +	{MIPI_DSI_PHY_REF_CLK_ROOT, IP_CLOCK_SLICE, 55,
> > > +	 {OSC_24M_CLK, SYSTEM_PLL2_125M_CLK,
> > > SYSTEM_PLL2_100M_CLK,
> > > +	  SYSTEM_PLL1_800M_CLK, SYSTEM_PLL2_1000M_CLK,
> > > +	  EXT_CLK_2, AUDIO_PLL2_CLK, VIDEO_PLL_CLK}
> > > +	},
> > > +	{MIPI_DSI_DBI_CLK_ROOT, IP_CLOCK_SLICE, 56,
> > > +	 {OSC_24M_CLK, SYSTEM_PLL1_266M_CLK,
> > > SYSTEM_PLL2_100M_CLK,
> > > +	  SYSTEM_PLL1_800M_CLK, SYSTEM_PLL2_1000M_CLK,
> > > +	  SYSTEM_PLL3_CLK, AUDIO_PLL2_CLK, VIDEO_PLL_CLK}
> > > +	},
> > > +	{USDHC3_CLK_ROOT, IP_CLOCK_SLICE, 57,
> > > +	 {OSC_24M_CLK, SYSTEM_PLL1_400M_CLK,
> > > SYSTEM_PLL1_800M_CLK,
> > > +	  SYSTEM_PLL2_500M_CLK, SYSTEM_PLL3_CLK,
> > > +	  SYSTEM_PLL1_266M_CLK, AUDIO_PLL2_CLK,  
> > SYSTEM_PLL1_100M_CLK}  
> > > +	},
> > > +	{MIPI_CSI1_CORE_CLK_ROOT, IP_CLOCK_SLICE, 58,
> > > +	 {OSC_24M_CLK, SYSTEM_PLL1_266M_CLK,
> > > SYSTEM_PLL2_250M_CLK,
> > > +	  SYSTEM_PLL1_800M_CLK, SYSTEM_PLL2_1000M_CLK,
> > > +	  SYSTEM_PLL3_CLK, AUDIO_PLL2_CLK, VIDEO_PLL_CLK}
> > > +	},
> > > +	{MIPI_CSI1_PHY_REF_CLK_ROOT, IP_CLOCK_SLICE, 59,
> > > +	 {OSC_24M_CLK, SYSTEM_PLL2_333M_CLK,
> > > SYSTEM_PLL2_100M_CLK,
> > > +	  SYSTEM_PLL1_800M_CLK, SYSTEM_PLL2_1000M_CLK,
> > > +	  EXT_CLK_2, AUDIO_PLL2_CLK, VIDEO_PLL_CLK}
> > > +	},
> > > +	{MIPI_CSI1_ESC_CLK_ROOT, IP_CLOCK_SLICE, 60,
> > > +	 {OSC_24M_CLK, SYSTEM_PLL2_100M_CLK, SYSTEM_PLL1_80M_CLK,
> > > +	  SYSTEM_PLL1_800M_CLK, SYSTEM_PLL2_1000M_CLK,
> > > +	  SYSTEM_PLL3_CLK, EXT_CLK_3, AUDIO_PLL2_CLK}
> > > +	},
> > > +	{MIPI_CSI2_CORE_CLK_ROOT, IP_CLOCK_SLICE, 61,
> > > +	 {OSC_24M_CLK, SYSTEM_PLL1_266M_CLK,
> > > SYSTEM_PLL2_250M_CLK,
> > > +	  SYSTEM_PLL1_800M_CLK, SYSTEM_PLL2_1000M_CLK,
> > > +	  SYSTEM_PLL3_CLK, AUDIO_PLL2_CLK, VIDEO_PLL_CLK}
> > > +	},
> > > +	{MIPI_CSI2_PHY_REF_CLK_ROOT, IP_CLOCK_SLICE, 62,
> > > +	 {OSC_24M_CLK, SYSTEM_PLL2_333M_CLK,
> > > SYSTEM_PLL2_100M_CLK,
> > > +	  SYSTEM_PLL1_800M_CLK, SYSTEM_PLL2_1000M_CLK,
> > > +	  EXT_CLK_2, AUDIO_PLL2_CLK, VIDEO_PLL_CLK}
> > > +	},
> > > +	{MIPI_CSI2_ESC_CLK_ROOT, IP_CLOCK_SLICE, 63,
> > > +	 {OSC_24M_CLK, SYSTEM_PLL2_100M_CLK, SYSTEM_PLL1_80M_CLK,
> > > +	  SYSTEM_PLL1_800M_CLK, SYSTEM_PLL2_1000M_CLK,
> > > +	  SYSTEM_PLL3_CLK, EXT_CLK_3, AUDIO_PLL2_CLK}
> > > +	},
> > > +	{PCIE2_CTRL_CLK_ROOT, IP_CLOCK_SLICE, 64,
> > > +	 {OSC_24M_CLK, SYSTEM_PLL2_250M_CLK,
> > > SYSTEM_PLL2_200M_CLK,
> > > +	  SYSTEM_PLL1_266M_CLK, SYSTEM_PLL1_800M_CLK,
> > > +	  SYSTEM_PLL2_500M_CLK, SYSTEM_PLL2_333M_CLK,
> > > SYSTEM_PLL3_CLK}
> > > +	},
> > > +	{PCIE2_PHY_CLK_ROOT, IP_CLOCK_SLICE, 65,
> > > +	 {OSC_24M_CLK, SYSTEM_PLL2_100M_CLK,
> > > SYSTEM_PLL2_500M_CLK,
> > > +	  EXT_CLK_1, EXT_CLK_2, EXT_CLK_3,
> > > +	  EXT_CLK_4, SYSTEM_PLL1_400M_CLK}
> > > +	},
> > > +	{PCIE2_AUX_CLK_ROOT, IP_CLOCK_SLICE, 66,
> > > +	 {OSC_24M_CLK, SYSTEM_PLL2_200M_CLK, SYSTEM_PLL2_50M_CLK,
> > > +	  SYSTEM_PLL3_CLK, SYSTEM_PLL2_100M_CLK,
> > > +	  SYSTEM_PLL1_80M_CLK, SYSTEM_PLL1_160M_CLK,
> > > SYSTEM_PLL1_200M_CLK}
> > > +	},
> > > +	{ECSPI3_CLK_ROOT, IP_CLOCK_SLICE, 67,
> > > +	 {OSC_24M_CLK, SYSTEM_PLL2_200M_CLK, SYSTEM_PLL1_40M_CLK,
> > > +	  SYSTEM_PLL1_160M_CLK, SYSTEM_PLL1_800M_CLK,
> > > +	  SYSTEM_PLL3_CLK, SYSTEM_PLL2_250M_CLK, AUDIO_PLL2_CLK}
> > > +	},
> > > +	{PDM_CLK_ROOT, IP_CLOCK_SLICE, 68,
> > > +	 {OSC_24M_CLK, SYSTEM_PLL2_100M_CLK, AUDIO_PLL1_CLK,
> > > +	  SYSTEM_PLL1_800M_CLK, SYSTEM_PLL2_1000M_CLK,
> > > +	  SYSTEM_PLL3_CLK, EXT_CLK_3, AUDIO_PLL2_CLK},
> > > +	},
> > > +	{VPU_H1_CLK_ROOT, IP_CLOCK_SLICE, 69,
> > > +	 {OSC_24M_CLK, VPU_PLL_CLK, SYSTEM_PLL1_800M_CLK,
> > > +	  SYSTEM_PLL2_1000M_CLK, AUDIO_PLL2_CLK,
> > > +	  SYSTEM_PLL2_125M_CLK, SYSTEM_PLL3_CLK, AUDIO_PLL1_CLK}
> > > +	},
> > > +	{DRAM_SEL_CFG, DRAM_SEL_CLOCK_SLICE, 0,
> > > +	 {DRAM_PLL1_CLK}
> > > +	},
> > > +	{CORE_SEL_CFG, CORE_SEL_CLOCK_SLICE, 0,
> > > +	 {DRAM_PLL1_CLK}
> > > +	},
> > > +};
> > > +#endif
> > >
> > >  static int select(enum clk_root_index clock_id)
> > >  {  
> > 
> > 
> > 
> > 
> > Best regards,
> > 
> > Lukasz Majewski
> > 
> > --
> > 
> > DENX Software Engineering GmbH,      Managing Director: Wolfgang
> > Denk HRB 165235 Munich, Office: Kirchenstr.5, D-82194 Groebenzell,
> > Germany Phone: (+49)-8142-66989-59 Fax: (+49)-8142-66989-80 Email:
> > lukma at denx.de  




Best regards,

Lukasz Majewski

--

DENX Software Engineering GmbH,      Managing Director: Wolfgang Denk
HRB 165235 Munich, Office: Kirchenstr.5, D-82194 Groebenzell, Germany
Phone: (+49)-8142-66989-59 Fax: (+49)-8142-66989-80 Email: lukma at denx.de
-------------- next part --------------
A non-text attachment was scrubbed...
Name: not available
Type: application/pgp-signature
Size: 488 bytes
Desc: OpenPGP digital signature
URL: <http://lists.denx.de/pipermail/u-boot/attachments/20190710/144bd92b/attachment.sig>

^ permalink raw reply	[flat|nested] 75+ messages in thread

* [U-Boot] [PATCH V2 04/51] i2c: mxc: add CONFIG_CLK support
  2019-07-08  1:38 ` [U-Boot] [PATCH V2 04/51] i2c: mxc: add CONFIG_CLK support Peng Fan
@ 2019-07-10  8:03   ` Lukasz Majewski
  2019-07-10  8:19     ` Peng Fan
  2019-07-10 14:10   ` Schrempf Frieder
  1 sibling, 1 reply; 75+ messages in thread
From: Lukasz Majewski @ 2019-07-10  8:03 UTC (permalink / raw)
  To: u-boot

Hi Peng,

> When CONFIG_CLK enabled, use CLK UCLASS for clk related settings.
> 
> Signed-off-by: Peng Fan <peng.fan@nxp.com>
> ---
>  arch/arm/include/asm/mach-imx/mxc_i2c.h |  6 ++++++
>  drivers/i2c/mxc_i2c.c                   | 17 +++++++++++++++++
>  2 files changed, 23 insertions(+)
> 
> diff --git a/arch/arm/include/asm/mach-imx/mxc_i2c.h
> b/arch/arm/include/asm/mach-imx/mxc_i2c.h index
> 8e1ea9af19..81fd981444 100644 ---
> a/arch/arm/include/asm/mach-imx/mxc_i2c.h +++
> b/arch/arm/include/asm/mach-imx/mxc_i2c.h @@ -6,6 +6,9 @@
>  #define __ASM_ARCH_MXC_MXC_I2C_H__
>  #include <asm-generic/gpio.h>
>  #include <asm/mach-imx/iomux-v3.h>
> +#if CONFIG_IS_ENABLED(CLK)
> +#include <clk.h>
> +#endif
>  
>  struct i2c_pin_ctrl {
>  	iomux_v3_cfg_t i2c_mode;
> @@ -47,6 +50,9 @@ struct mxc_i2c_bus {
>  	ulong driver_data;
>  	int speed;
>  	struct i2c_pads_info *pads_info;
> +#if CONFIG_IS_ENABLED(CLK)
> +	struct clk per_clk;
> +#endif
>  #ifndef CONFIG_DM_I2C
>  	int (*idle_bus_fn)(void *p);
>  	void *idle_bus_data;
> diff --git a/drivers/i2c/mxc_i2c.c b/drivers/i2c/mxc_i2c.c
> index 23119cce65..2e157bca58 100644
> --- a/drivers/i2c/mxc_i2c.c
> +++ b/drivers/i2c/mxc_i2c.c
> @@ -890,9 +890,22 @@ static int mxc_i2c_probe(struct udevice *bus)
>  	i2c_bus->bus = bus;
>  
>  	/* Enable clk */
> +#if CONFIG_IS_ENABLED(CLK)
> +	ret = clk_get_by_index(bus, 0, &i2c_bus->per_clk);

I'm wondering if all supported in U-Boot NXP SoCs have the per clk
defined in index 0 with their DTS ...

> +	if (ret) {
> +		printf("Failed to get i2c clk\n");
> +		return ret;
> +	}
> +	ret = clk_enable(&i2c_bus->per_clk);
> +	if (ret) {
> +		printf("Failed to enable i2c clk\n");
> +		return ret;
> +	}
> +#else
>  	ret = enable_i2c_clk(1, bus->seq);
>  	if (ret < 0)
>  		return ret;
> +#endif
>  
>  	/*
>  	 * See Documentation/devicetree/bindings/i2c/i2c-imx.txt
> @@ -919,7 +932,11 @@ static int mxc_i2c_probe(struct udevice *bus)
>  	ret = i2c_idle_bus(i2c_bus);
>  	if (ret < 0) {
>  		/* Disable clk */
> +#if CONFIG_IS_ENABLED(CLK)
> +		clk_disable(&i2c_bus->per_clk);
> +#else
>  		enable_i2c_clk(0, bus->seq);
> +#endif
>  		return ret;
>  	}
>  




Best regards,

Lukasz Majewski

--

DENX Software Engineering GmbH,      Managing Director: Wolfgang Denk
HRB 165235 Munich, Office: Kirchenstr.5, D-82194 Groebenzell, Germany
Phone: (+49)-8142-66989-59 Fax: (+49)-8142-66989-80 Email: lukma at denx.de
-------------- next part --------------
A non-text attachment was scrubbed...
Name: not available
Type: application/pgp-signature
Size: 488 bytes
Desc: OpenPGP digital signature
URL: <http://lists.denx.de/pipermail/u-boot/attachments/20190710/ba421f11/attachment.sig>

^ permalink raw reply	[flat|nested] 75+ messages in thread

* [U-Boot] [PATCH V2 50/51] imx: add dtsi for i.MX8MN
  2019-07-08  1:40 ` [U-Boot] [PATCH V2 50/51] imx: add dtsi for i.MX8MN Peng Fan
@ 2019-07-10  8:08   ` Lukasz Majewski
  2019-07-10  8:09     ` Peng Fan
  0 siblings, 1 reply; 75+ messages in thread
From: Lukasz Majewski @ 2019-07-10  8:08 UTC (permalink / raw)
  To: u-boot

Hi Peng,

> Add dtsi for i.MX8MN

Please add SHA ID for the exact commit from which you ported DTS files.

> 
> Signed-off-by: Peng Fan <peng.fan@nxp.com>
> ---
>  arch/arm/dts/imx8mn-pinfunc.h            | 646
> ++++++++++++++++++++++++++++ arch/arm/dts/imx8mn.dtsi
> | 712 +++++++++++++++++++++++++++++++
> include/dt-bindings/clock/imx8mn-clock.h | 215 ++++++++++ 3 files
> changed, 1573 insertions(+) create mode 100644
> arch/arm/dts/imx8mn-pinfunc.h create mode 100644
> arch/arm/dts/imx8mn.dtsi create mode 100644
> include/dt-bindings/clock/imx8mn-clock.h
> 
> diff --git a/arch/arm/dts/imx8mn-pinfunc.h
> b/arch/arm/dts/imx8mn-pinfunc.h new file mode 100644
> index 0000000000..3de8168cf8
> --- /dev/null
> +++ b/arch/arm/dts/imx8mn-pinfunc.h
> @@ -0,0 +1,646 @@
> +/* SPDX-License-Identifier: GPL-2.0+ */
> +/*
> + * Copyright 2019 NXP
> + *
> + */
> +
> +#ifndef __DTS_IMX8MN_PINFUNC_H
> +#define __DTS_IMX8MN_PINFUNC_H
> +
> +/*
> + * The pin function ID is a tuple of
> + * <mux_reg conf_reg input_reg mux_mode input_val>
> + */
> +#define
> MX8MN_IOMUXC_BOOT_MODE2_CCMSRCGPCMIX_BOOT_MODE2
> 0x0020 0x025C 0x0000 0x0 0x0 +#define
> MX8MN_IOMUXC_BOOT_MODE2_I2C1_SCL
> 0x0020 0x025C 0x055C 0x1 0x3 +#define
> MX8MN_IOMUXC_BOOT_MODE3_CCMSRCGPCMIX_BOOT_MODE3
> 0x0024 0x0260 0x0000 0x0 0x0 +#define
> MX8MN_IOMUXC_BOOT_MODE3_I2C1_SDA
> 0x0024 0x0260 0x056C 0x1 0x3 +#define
> MX8MN_IOMUXC_GPIO1_IO00_GPIO1_IO0
> 0x0028 0x0290 0x0000 0x0 0x0 +#define
> MX8MN_IOMUXC_GPIO1_IO00_CCMSRCGPCMIX_ENET_PHY_REF_CLK_ROOT
> 0x0028 0x0290 0x0000 0x1 0x0 +#define
> MX8MN_IOMUXC_GPIO1_IO00_ANAMIX_REF_CLK_32K
> 0x0028 0x0290 0x0000 0x5 0x0 +#define
> MX8MN_IOMUXC_GPIO1_IO00_CCMSRCGPCMIX_EXT_CLK1
> 0x0028 0x0290 0x0000 0x6 0x0 +#define
> MX8MN_IOMUXC_GPIO1_IO01_GPIO1_IO1
> 0x002C 0x0294 0x0000 0x0 0x0 +#define
> MX8MN_IOMUXC_GPIO1_IO01_PWM1_OUT
> 0x002C 0x0294 0x0000 0x1 0x0 +#define
> MX8MN_IOMUXC_GPIO1_IO01_ANAMIX_REF_CLK_24M
> 0x002C 0x0294 0x0000 0x5 0x0 +#define
> MX8MN_IOMUXC_GPIO1_IO01_CCMSRCGPCMIX_EXT_CLK2
> 0x002C 0x0294 0x0000 0x6 0x0 +#define
> MX8MN_IOMUXC_GPIO1_IO02_GPIO1_IO2
> 0x0030 0x0298 0x0000 0x0 0x0 +#define
> MX8MN_IOMUXC_GPIO1_IO02_WDOG1_WDOG_B
> 0x0030 0x0298 0x0000 0x1 0x0 +#define
> MX8MN_IOMUXC_GPIO1_IO02_WDOG1_WDOG_ANY
> 0x0030 0x0298 0x0000 0x5 0x0 +#define
> MX8MN_IOMUXC_GPIO1_IO03_GPIO1_IO3
> 0x0034 0x029C 0x0000 0x0 0x0 +#define
> MX8MN_IOMUXC_GPIO1_IO03_USDHC1_VSELECT
> 0x0034 0x029C 0x0000 0x1 0x0 +#define
> MX8MN_IOMUXC_GPIO1_IO03_SDMA1_EXT_EVENT0
> 0x0034 0x029C 0x0000 0x5 0x0 +#define
> MX8MN_IOMUXC_GPIO1_IO03_ANAMIX_XTAL_OK
> 0x0034 0x029C 0x0000 0x6 0x0 +#define
> MX8MN_IOMUXC_GPIO1_IO04_GPIO1_IO4
> 0x0038 0x02A0 0x0000 0x0 0x0 +#define
> MX8MN_IOMUXC_GPIO1_IO04_USDHC2_VSELECT
> 0x0038 0x02A0 0x0000 0x1 0x0 +#define
> MX8MN_IOMUXC_GPIO1_IO04_SDMA1_EXT_EVENT1
> 0x0038 0x02A0 0x0000 0x5 0x0 +#define
> MX8MN_IOMUXC_GPIO1_IO04_ANAMIX_XTAL_OK_LV
> 0x0038 0x02A0 0x0000 0x6 0x0 +#define
> MX8MN_IOMUXC_GPIO1_IO05_GPIO1_IO5
> 0x003C 0x02A4 0x0000 0x0 0x0 +#define
> MX8MN_IOMUXC_GPIO1_IO05_M4_NMI
> 0x003C 0x02A4 0x0000 0x1 0x0 +#define
> MX8MN_IOMUXC_GPIO1_IO05_CCMSRCGPCMIX_PMIC_READY
> 0x003C 0x02A4 0x04BC 0x5 0x0 +#define
> MX8MN_IOMUXC_GPIO1_IO05_CCMSRCGPCMIX_INT_BOOT
> 0x003C 0x02A4 0x0000 0x6 0x0 +#define
> MX8MN_IOMUXC_GPIO1_IO06_GPIO1_IO6
> 0x0040 0x02A8 0x0000 0x0 0x0 +#define
> MX8MN_IOMUXC_GPIO1_IO06_ENET1_MDC
> 0x0040 0x02A8 0x0000 0x1 0x0 +#define
> MX8MN_IOMUXC_GPIO1_IO06_USDHC1_CD_B
> 0x0040 0x02A8 0x0000 0x5 0x0 +#define
> MX8MN_IOMUXC_GPIO1_IO06_CCMSRCGPCMIX_EXT_CLK3
> 0x0040 0x02A8 0x0000 0x6 0x0 +#define
> MX8MN_IOMUXC_GPIO1_IO07_GPIO1_IO7
> 0x0044 0x02AC 0x0000 0x0 0x0 +#define
> MX8MN_IOMUXC_GPIO1_IO07_ENET1_MDIO
> 0x0044 0x02AC 0x04C0 0x1 0x0 +#define
> MX8MN_IOMUXC_GPIO1_IO07_USDHC1_WP
> 0x0044 0x02AC 0x0000 0x5 0x0 +#define
> MX8MN_IOMUXC_GPIO1_IO07_CCMSRCGPCMIX_EXT_CLK4
> 0x0044 0x02AC 0x0000 0x6 0x0 +#define
> MX8MN_IOMUXC_GPIO1_IO08_GPIO1_IO8
> 0x0048 0x02B0 0x0000 0x0 0x0 +#define
> MX8MN_IOMUXC_GPIO1_IO08_ENET1_1588_EVENT0_IN
> 0x0048 0x02B0 0x0000 0x1 0x0 +#define
> MX8MN_IOMUXC_GPIO1_IO08_PWM1_OUT
> 0x0048 0x02B0 0x0000 0x2 0x0 +#define
> MX8MN_IOMUXC_GPIO1_IO08_USDHC2_RESET_B
> 0x0048 0x02B0 0x0000 0x5 0x0 +#define
> MX8MN_IOMUXC_GPIO1_IO08_CCMSRCGPCMIX_WAIT
> 0x0048 0x02B0 0x0000 0x6 0x0 +#define
> MX8MN_IOMUXC_GPIO1_IO09_GPIO1_IO9
> 0x004C 0x02B4 0x0000 0x0 0x0 +#define
> MX8MN_IOMUXC_GPIO1_IO09_ENET1_1588_EVENT0_OUT
> 0x004C 0x02B4 0x0000 0x1 0x0 +#define
> MX8MN_IOMUXC_GPIO1_IO09_PWM2_OUT
> 0x004C 0x02B4 0x0000 0x2 0x0 +#define
> MX8MN_IOMUXC_GPIO1_IO09_USDHC3_RESET_B
> 0x004C 0x02B4 0x0000 0x4 0x0 +#define
> MX8MN_IOMUXC_GPIO1_IO09_SDMA2_EXT_EVENT0
> 0x004C 0x02B4 0x0000 0x5 0x0 +#define
> MX8MN_IOMUXC_GPIO1_IO09_CCMSRCGPCMIX_STOP
> 0x004C 0x02B4 0x0000 0x6 0x0 +#define
> MX8MN_IOMUXC_GPIO1_IO10_GPIO1_IO10
> 0x0050 0x02B8 0x0000 0x0 0x0 +#define
> MX8MN_IOMUXC_GPIO1_IO10_USB1_OTG_ID
> 0x0050 0x02B8 0x0000 0x1 0x0 +#define
> MX8MN_IOMUXC_GPIO1_IO10_PWM3_OUT
> 0x0050 0x02B8 0x0000 0x2 0x0 +#define
> MX8MN_IOMUXC_GPIO1_IO11_GPIO1_IO11
> 0x0054 0x02BC 0x0000 0x0 0x0 +#define
> MX8MN_IOMUXC_GPIO1_IO11_PWM2_OUT
> 0x0054 0x02BC 0x0000 0x1 0x0 +#define
> MX8MN_IOMUXC_GPIO1_IO11_USDHC3_VSELECT
> 0x0054 0x02BC 0x0000 0x4 0x0 +#define
> MX8MN_IOMUXC_GPIO1_IO11_CCMSRCGPCMIX_PMIC_READY
> 0x0054 0x02BC 0x04BC 0x5 0x1 +#define
> MX8MN_IOMUXC_GPIO1_IO11_CCMSRCGPCMIX_OUT0
> 0x0054 0x02BC 0x0000 0x6 0x0 +#define
> MX8MN_IOMUXC_GPIO1_IO12_GPIO1_IO12
> 0x0058 0x02C0 0x0000 0x0 0x0 +#define
> MX8MN_IOMUXC_GPIO1_IO12_USB1_OTG_PWR
> 0x0058 0x02C0 0x0000 0x1 0x0 +#define
> MX8MN_IOMUXC_GPIO1_IO12_SDMA2_EXT_EVENT1
> 0x0058 0x02C0 0x0000 0x5 0x0 +#define
> MX8MN_IOMUXC_GPIO1_IO12_CCMSRCGPCMIX_OUT1
> 0x0058 0x02C0 0x0000 0x6 0x0 +#define
> MX8MN_IOMUXC_GPIO1_IO13_GPIO1_IO13
> 0x005C 0x02C4 0x0000 0x0 0x0 +#define
> MX8MN_IOMUXC_GPIO1_IO13_USB1_OTG_OC
> 0x005C 0x02C4 0x0000 0x1 0x0 +#define
> MX8MN_IOMUXC_GPIO1_IO13_PWM2_OUT
> 0x005C 0x02C4 0x0000 0x5 0x0 +#define
> MX8MN_IOMUXC_GPIO1_IO13_CCMSRCGPCMIX_OUT2
> 0x005C 0x02C4 0x0000 0x6 0x0 +#define
> MX8MN_IOMUXC_GPIO1_IO14_GPIO1_IO14
> 0x0060 0x02C8 0x0000 0x0 0x0 +#define
> MX8MN_IOMUXC_GPIO1_IO14_USDHC3_CD_B
> 0x0060 0x02C8 0x0598 0x4 0x2 +#define
> MX8MN_IOMUXC_GPIO1_IO14_PWM3_OUT
> 0x0060 0x02C8 0x0000 0x5 0x0 +#define
> MX8MN_IOMUXC_GPIO1_IO14_CCMSRCGPCMIX_CLKO1
> 0x0060 0x02C8 0x0000 0x6 0x0 +#define
> MX8MN_IOMUXC_GPIO1_IO15_GPIO1_IO15
> 0x0064 0x02CC 0x0000 0x0 0x0 +#define
> MX8MN_IOMUXC_GPIO1_IO15_USDHC3_WP
> 0x0064 0x02CC 0x05B8 0x4 0x2 +#define
> MX8MN_IOMUXC_GPIO1_IO15_PWM4_OUT
> 0x0064 0x02CC 0x0000 0x5 0x0 +#define
> MX8MN_IOMUXC_GPIO1_IO15_CCMSRCGPCMIX_CLKO2
> 0x0064 0x02CC 0x0000 0x6 0x0 +#define
> MX8MN_IOMUXC_ENET_MDC_ENET1_MDC
> 0x0068 0x02D0 0x0000 0x0 0x0 +#define
> MX8MN_IOMUXC_ENET_MDC_SAI6_TX_DATA0
> 0x0068 0x02D0 0x0000 0x2 0x0 +#define
> MX8MN_IOMUXC_ENET_MDC_PDM_BIT_STREAM3
> 0x0068 0x02D0 0x0540 0x3 0x1 +#define
> MX8MN_IOMUXC_ENET_MDC_SPDIF1_OUT
> 0x0068 0x02D0 0x0000 0x4 0x0 +#define
> MX8MN_IOMUXC_ENET_MDC_GPIO1_IO16
> 0x0068 0x02D0 0x0000 0x5 0x0 +#define
> MX8MN_IOMUXC_ENET_MDC_USDHC3_STROBE
> 0x0068 0x02D0 0x059C 0x6 0x1 +#define
> MX8MN_IOMUXC_ENET_MDIO_ENET1_MDIO
> 0x006C 0x02D4 0x04C0 0x0 0x1 +#define
> MX8MN_IOMUXC_ENET_MDIO_SAI6_TX_SYNC
> 0x006C 0x02D4 0x0000 0x2 0x0 +#define
> MX8MN_IOMUXC_ENET_MDIO_PDM_BIT_STREAM2
> 0x006C 0x02D4 0x053C 0x3 0x1 +#define
> MX8MN_IOMUXC_ENET_MDIO_SPDIF1_IN
> 0x006C 0x02D4 0x05CC 0x4 0x1 +#define
> MX8MN_IOMUXC_ENET_MDIO_GPIO1_IO17
> 0x006C 0x02D4 0x0000 0x5 0x0 +#define
> MX8MN_IOMUXC_ENET_MDIO_USDHC3_DATA5
> 0x006C 0x02D4 0x0550 0x6 0x1 +#define
> MX8MN_IOMUXC_ENET_TD3_ENET1_RGMII_TD3
> 0x0070 0x02D8 0x0000 0x0 0x0 +#define
> MX8MN_IOMUXC_ENET_TD3_SAI6_TX_BCLK
> 0x0070 0x02D8 0x0000 0x2 0x0 +#define
> MX8MN_IOMUXC_ENET_TD3_PDM_BIT_STREAM1
> 0x0070 0x02D8 0x0538 0x3 0x1 +#define
> MX8MN_IOMUXC_ENET_TD3_SPDIF1_EXT_CLK
> 0x0070 0x02D8 0x0568 0x4 0x1 +#define
> MX8MN_IOMUXC_ENET_TD3_GPIO1_IO18
> 0x0070 0x02D8 0x0000 0x5 0x0 +#define
> MX8MN_IOMUXC_ENET_TD3_USDHC3_DATA6
> 0x0070 0x02D8 0x0584 0x6 0x1 +#define
> MX8MN_IOMUXC_ENET_TD2_ENET1_RGMII_TD2
> 0x0074 0x02DC 0x0000 0x0 0x0 +#define
> MX8MN_IOMUXC_ENET_TD2_ENET1_TX_CLK
> 0x0074 0x02DC 0x05A4 0x1 0x0 +#define
> MX8MN_IOMUXC_ENET_TD2_CCMSRCGPCMIX_ENET_REF_CLK_ROOT
> 0x0074 0x02DC 0x05A4 0x1 0x0 +#define
> MX8MN_IOMUXC_ENET_TD2_SAI6_RX_DATA0
> 0x0074 0x02DC 0x0000 0x2 0x0 +#define
> MX8MN_IOMUXC_ENET_TD2_PDM_BIT_STREAM3
> 0x0074 0x02DC 0x0540 0x3 0x2 +#define
> MX8MN_IOMUXC_ENET_TD2_GPIO1_IO19
> 0x0074 0x02DC 0x0000 0x5 0x0 +#define
> MX8MN_IOMUXC_ENET_TD2_USDHC3_DATA7
> 0x0074 0x02DC 0x054C 0x6 0x1 +#define
> MX8MN_IOMUXC_ENET_TD1_ENET1_RGMII_TD1
> 0x0078 0x02E0 0x0000 0x0 0x0 +#define
> MX8MN_IOMUXC_ENET_TD1_SAI6_RX_SYNC
> 0x0078 0x02E0 0x0000 0x2 0x0 +#define
> MX8MN_IOMUXC_ENET_TD1_PDM_BIT_STREAM2
> 0x0078 0x02E0 0x053C 0x3 0x2 +#define
> MX8MN_IOMUXC_ENET_TD1_GPIO1_IO20
> 0x0078 0x02E0 0x0000 0x5 0x0 +#define
> MX8MN_IOMUXC_ENET_TD1_USDHC3_CD_B
> 0x0078 0x02E0 0x0598 0x6 0x3 +#define
> MX8MN_IOMUXC_ENET_TD0_ENET1_RGMII_TD0
> 0x007C 0x02E4 0x0000 0x0 0x0 +#define
> MX8MN_IOMUXC_ENET_TD0_SAI6_RX_BCLK
> 0x007C 0x02E4 0x0000 0x2 0x0 +#define
> MX8MN_IOMUXC_ENET_TD0_PDM_BIT_STREAM1
> 0x007C 0x02E4 0x0538 0x3 0x2 +#define
> MX8MN_IOMUXC_ENET_TD0_GPIO1_IO21
> 0x007C 0x02E4 0x0000 0x5 0x0 +#define
> MX8MN_IOMUXC_ENET_TD0_USDHC3_WP
> 0x007C 0x02E4 0x05B8 0x6 0x3 +#define
> MX8MN_IOMUXC_ENET_TX_CTL_ENET1_RGMII_TX_CTL
> 0x0080 0x02E8 0x0000 0x0 0x0 +#define
> MX8MN_IOMUXC_ENET_TX_CTL_SAI6_MCLK
> 0x0080 0x02E8 0x0000 0x2 0x0 +#define
> MX8MN_IOMUXC_ENET_TX_CTL_GPIO1_IO22
> 0x0080 0x02E8 0x0000 0x5 0x0 +#define
> MX8MN_IOMUXC_ENET_TX_CTL_USDHC3_DATA0
> 0x0080 0x02E8 0x05B4 0x6 0x1 +#define
> MX8MN_IOMUXC_ENET_TXC_ENET1_RGMII_TXC
> 0x0084 0x02EC 0x0000 0x0 0x0 +#define
> MX8MN_IOMUXC_ENET_TXC_ENET1_TX_ER
> 0x0084 0x02EC 0x0000 0x1 0x0 +#define
> MX8MN_IOMUXC_ENET_TXC_SAI7_TX_DATA0
> 0x0084 0x02EC 0x0000 0x2 0x0 +#define
> MX8MN_IOMUXC_ENET_TXC_GPIO1_IO23
> 0x0084 0x02EC 0x0000 0x5 0x0 +#define
> MX8MN_IOMUXC_ENET_TXC_USDHC3_DATA1
> 0x0084 0x02EC 0x05B0 0x6 0x1 +#define
> MX8MN_IOMUXC_ENET_RX_CTL_ENET1_RGMII_RX_CTL
> 0x0088 0x02F0 0x0574 0x0 0x0 +#define
> MX8MN_IOMUXC_ENET_RX_CTL_SAI7_TX_SYNC
> 0x0088 0x02F0 0x0000 0x2 0x0 +#define
> MX8MN_IOMUXC_ENET_RX_CTL_PDM_BIT_STREAM3
> 0x0088 0x02F0 0x0540 0x3 0x3 +#define
> MX8MN_IOMUXC_ENET_RX_CTL_GPIO1_IO24
> 0x0088 0x02F0 0x0000 0x5 0x0 +#define
> MX8MN_IOMUXC_ENET_RX_CTL_USDHC3_DATA2
> 0x0088 0x02F0 0x05E4 0x6 0x1 +#define
> MX8MN_IOMUXC_ENET_RXC_ENET1_RGMII_RXC
> 0x008C 0x02F4 0x0000 0x0 0x0 +#define
> MX8MN_IOMUXC_ENET_RXC_ENET1_RX_ER
> 0x008C 0x02F4 0x05C8 0x1 0x0 +#define
> MX8MN_IOMUXC_ENET_RXC_SAI7_TX_BCLK
> 0x008C 0x02F4 0x0000 0x2 0x0 +#define
> MX8MN_IOMUXC_ENET_RXC_PDM_BIT_STREAM2
> 0x008C 0x02F4 0x053C 0x3 0x3 +#define
> MX8MN_IOMUXC_ENET_RXC_GPIO1_IO25
> 0x008C 0x02F4 0x0000 0x5 0x0 +#define
> MX8MN_IOMUXC_ENET_RXC_USDHC3_DATA3
> 0x008C 0x02F4 0x05E0 0x6 0x1 +#define
> MX8MN_IOMUXC_ENET_RD0_ENET1_RGMII_RD0
> 0x0090 0x02F8 0x057C 0x0 0x0 +#define
> MX8MN_IOMUXC_ENET_RD0_SAI7_RX_DATA0
> 0x0090 0x02F8 0x0000 0x2 0x0 +#define
> MX8MN_IOMUXC_ENET_RD0_PDM_BIT_STREAM1
> 0x0090 0x02F8 0x0538 0x3 0x3 +#define
> MX8MN_IOMUXC_ENET_RD0_GPIO1_IO26
> 0x0090 0x02F8 0x0000 0x5 0x0 +#define
> MX8MN_IOMUXC_ENET_RD0_USDHC3_DATA4
> 0x0090 0x02F8 0x0558 0x6 0x1 +#define
> MX8MN_IOMUXC_ENET_RD1_ENET1_RGMII_RD1
> 0x0094 0x02FC 0x0554 0x0 0x0 +#define
> MX8MN_IOMUXC_ENET_RD1_SAI7_RX_SYNC
> 0x0094 0x02FC 0x0000 0x2 0x0 +#define
> MX8MN_IOMUXC_ENET_RD1_PDM_BIT_STREAM0
> 0x0094 0x02FC 0x0534 0x3 0x1 +#define
> MX8MN_IOMUXC_ENET_RD1_GPIO1_IO27
> 0x0094 0x02FC 0x0000 0x5 0x0 +#define
> MX8MN_IOMUXC_ENET_RD1_USDHC3_RESET_B
> 0x0094 0x02FC 0x0000 0x6 0x0 +#define
> MX8MN_IOMUXC_ENET_RD2_ENET1_RGMII_RD2
> 0x0098 0x0300 0x0000 0x0 0x0 +#define
> MX8MN_IOMUXC_ENET_RD2_SAI7_RX_BCLK
> 0x0098 0x0300 0x0000 0x2 0x0 +#define
> MX8MN_IOMUXC_ENET_RD2_PDM_CLK
> 0x0098 0x0300 0x0000 0x3 0x0 +#define
> MX8MN_IOMUXC_ENET_RD2_GPIO1_IO28
> 0x0098 0x0300 0x0000 0x5 0x0 +#define
> MX8MN_IOMUXC_ENET_RD2_USDHC3_CLK
> 0x0098 0x0300 0x05A0 0x6 0x1 +#define
> MX8MN_IOMUXC_ENET_RD3_ENET1_RGMII_RD3
> 0x009C 0x0304 0x0000 0x0 0x0 +#define
> MX8MN_IOMUXC_ENET_RD3_SAI7_MCLK
> 0x009C 0x0304 0x0000 0x2 0x0 +#define
> MX8MN_IOMUXC_ENET_RD3_SPDIF1_IN
> 0x009C 0x0304 0x05CC 0x3 0x5 +#define
> MX8MN_IOMUXC_ENET_RD3_GPIO1_IO29
> 0x009C 0x0304 0x0000 0x5 0x0 +#define
> MX8MN_IOMUXC_ENET_RD3_USDHC3_CMD
> 0x009C 0x0304 0x05DC 0x6 0x1 +#define
> MX8MN_IOMUXC_SD1_CLK_USDHC1_CLK
> 0x00A0 0x0308 0x0000 0x0 0x0 +#define
> MX8MN_IOMUXC_SD1_CLK_ENET1_MDC
> 0x00A0 0x0308 0x0000 0x1 0x0 +#define
> MX8MN_IOMUXC_SD1_CLK_UART1_DCE_TX
> 0x00A0 0x0308 0x0000 0x4 0x0 +#define
> MX8MN_IOMUXC_SD1_CLK_UART1_DTE_RX
> 0x00A0 0x0308 0x04F4 0x4 0x4 +#define
> MX8MN_IOMUXC_SD1_CLK_GPIO2_IO0
> 0x00A0 0x0308 0x0000 0x5 0x0 +#define
> MX8MN_IOMUXC_SD1_CMD_USDHC1_CMD
> 0x00A4 0x030C 0x0000 0x0 0x0 +#define
> MX8MN_IOMUXC_SD1_CMD_ENET1_MDIO
> 0x00A4 0x030C 0x04C0 0x1 0x3 +#define
> MX8MN_IOMUXC_SD1_CMD_UART1_DCE_RX
> 0x00A4 0x030C 0x04F4 0x4 0x5 +#define
> MX8MN_IOMUXC_SD1_CMD_UART1_DTE_TX
> 0x00A4 0x030C 0x0000 0x4 0x0 +#define
> MX8MN_IOMUXC_SD1_CMD_GPIO2_IO1
> 0x00A4 0x030C 0x0000 0x5 0x0 +#define
> MX8MN_IOMUXC_SD1_DATA0_USDHC1_DATA0
> 0x00A8 0x0310 0x0000 0x0 0x0 +#define
> MX8MN_IOMUXC_SD1_DATA0_ENET1_RGMII_TD1
> 0x00A8 0x0310 0x0000 0x1 0x0 +#define
> MX8MN_IOMUXC_SD1_DATA0_UART1_DCE_RTS_B
> 0x00A8 0x0310 0x04F0 0x4 0x4 +#define
> MX8MN_IOMUXC_SD1_DATA0_UART1_DTE_CTS_B
> 0x00A8 0x0310 0x0000 0x4 0x0 +#define
> MX8MN_IOMUXC_SD1_DATA0_GPIO2_IO2
> 0x00A8 0x0310 0x0000 0x5 0x0 +#define
> MX8MN_IOMUXC_SD1_DATA1_USDHC1_DATA1
> 0x00AC 0x0314 0x0000 0x0 0x0 +#define
> MX8MN_IOMUXC_SD1_DATA1_ENET1_RGMII_TD0
> 0x00AC 0x0314 0x0000 0x1 0x0 +#define
> MX8MN_IOMUXC_SD1_DATA1_UART1_DCE_CTS_B
> 0x00AC 0x0314 0x0000 0x4 0x0 +#define
> MX8MN_IOMUXC_SD1_DATA1_UART1_DTE_RTS_B
> 0x00AC 0x0314 0x04F0 0x4 0x5 +#define
> MX8MN_IOMUXC_SD1_DATA1_GPIO2_IO3
> 0x00AC 0x0314 0x0000 0x5 0x0 +#define
> MX8MN_IOMUXC_SD1_DATA2_USDHC1_DATA2
> 0x00B0 0x0318 0x0000 0x0 0x0 +#define
> MX8MN_IOMUXC_SD1_DATA2_ENET1_RGMII_RD0
> 0x00B0 0x0318 0x057C 0x1 0x1 +#define
> MX8MN_IOMUXC_SD1_DATA2_UART2_DCE_TX
> 0x00B0 0x0318 0x0000 0x4 0x0 +#define
> MX8MN_IOMUXC_SD1_DATA2_UART2_DTE_RX
> 0x00B0 0x0318 0x04FC 0x4 0x4 +#define
> MX8MN_IOMUXC_SD1_DATA2_GPIO2_IO4
> 0x00B0 0x0318 0x0000 0x5 0x0 +#define
> MX8MN_IOMUXC_SD1_DATA3_USDHC1_DATA3
> 0x00B4 0x031C 0x0000 0x0 0x0 +#define
> MX8MN_IOMUXC_SD1_DATA3_ENET1_RGMII_RD1
> 0x00B4 0x031C 0x0554 0x1 0x1 +#define
> MX8MN_IOMUXC_SD1_DATA3_UART2_DCE_RX
> 0x00B4 0x031C 0x04FC 0x4 0x5 +#define
> MX8MN_IOMUXC_SD1_DATA3_UART2_DTE_TX
> 0x00B4 0x031C 0x0000 0x4 0x0 +#define
> MX8MN_IOMUXC_SD1_DATA3_GPIO2_IO5
> 0x00B4 0x031C 0x0000 0x5 0x0 +#define
> MX8MN_IOMUXC_SD1_DATA4_USDHC1_DATA4
> 0x00B8 0x0320 0x0000 0x0 0x0 +#define
> MX8MN_IOMUXC_SD1_DATA4_ENET1_RGMII_TX_CTL
> 0x00B8 0x0320 0x0000 0x1 0x0 +#define
> MX8MN_IOMUXC_SD1_DATA4_I2C1_SCL
> 0x00B8 0x0320 0x055C 0x3 0x1 +#define
> MX8MN_IOMUXC_SD1_DATA4_UART2_DCE_RTS_B
> 0x00B8 0x0320 0x04F8 0x4 0x4 +#define
> MX8MN_IOMUXC_SD1_DATA4_UART2_DTE_CTS_B
> 0x00B8 0x0320 0x0000 0x4 0x0 +#define
> MX8MN_IOMUXC_SD1_DATA4_GPIO2_IO6
> 0x00B8 0x0320 0x0000 0x5 0x0 +#define
> MX8MN_IOMUXC_SD1_DATA5_USDHC1_DATA5
> 0x00BC 0x0324 0x0000 0x0 0x0 +#define
> MX8MN_IOMUXC_SD1_DATA5_ENET1_TX_ER
> 0x00BC 0x0324 0x0000 0x1 0x0 +#define
> MX8MN_IOMUXC_SD1_DATA5_I2C1_SDA
> 0x00BC 0x0324 0x056C 0x3 0x1 +#define
> MX8MN_IOMUXC_SD1_DATA5_UART2_DCE_CTS_B
> 0x00BC 0x0324 0x0000 0x4 0x0 +#define
> MX8MN_IOMUXC_SD1_DATA5_UART2_DTE_RTS_B
> 0x00BC 0x0324 0x04F8 0x4 0x5 +#define
> MX8MN_IOMUXC_SD1_DATA5_GPIO2_IO7
> 0x00BC 0x0324 0x0000 0x5 0x0 +#define
> MX8MN_IOMUXC_SD1_DATA6_USDHC1_DATA6
> 0x00C0 0x0328 0x0000 0x0 0x0 +#define
> MX8MN_IOMUXC_SD1_DATA6_ENET1_RGMII_RX_CTL
> 0x00C0 0x0328 0x0574 0x1 0x1 +#define
> MX8MN_IOMUXC_SD1_DATA6_I2C2_SCL
> 0x00C0 0x0328 0x05D0 0x3 0x1 +#define
> MX8MN_IOMUXC_SD1_DATA6_UART3_DCE_TX
> 0x00C0 0x0328 0x0000 0x4 0x0 +#define
> MX8MN_IOMUXC_SD1_DATA6_UART3_DTE_RX
> 0x00C0 0x0328 0x0504 0x4 0x4 +#define
> MX8MN_IOMUXC_SD1_DATA6_GPIO2_IO8
> 0x00C0 0x0328 0x0000 0x5 0x0 +#define
> MX8MN_IOMUXC_SD1_DATA7_USDHC1_DATA7
> 0x00C4 0x032C 0x0000 0x0 0x0 +#define
> MX8MN_IOMUXC_SD1_DATA7_ENET1_RX_ER
> 0x00C4 0x032C 0x05C8 0x1 0x1 +#define
> MX8MN_IOMUXC_SD1_DATA7_I2C2_SDA
> 0x00C4 0x032C 0x0560 0x3 0x1 +#define
> MX8MN_IOMUXC_SD1_DATA7_UART3_DCE_RX
> 0x00C4 0x032C 0x0504 0x4 0x5 +#define
> MX8MN_IOMUXC_SD1_DATA7_UART3_DTE_TX
> 0x00C4 0x032C 0x0000 0x4 0x0 +#define
> MX8MN_IOMUXC_SD1_DATA7_GPIO2_IO9
> 0x00C4 0x032C 0x0000 0x5 0x0 +#define
> MX8MN_IOMUXC_SD1_RESET_B_USDHC1_RESET_B
> 0x00C8 0x0330 0x0000 0x0 0x0 +#define
> MX8MN_IOMUXC_SD1_RESET_B_ENET1_TX_CLK
> 0x00C8 0x0330 0x05A4 0x1 0x1 +#define
> MX8MN_IOMUXC_SD1_RESET_B_CCMSRCGPCMIX_ENET_REF_CLK_ROOT
> 0x00C8 0x0330 0x05A4 0x1 0x0 +#define
> MX8MN_IOMUXC_SD1_RESET_B_I2C3_SCL
> 0x00C8 0x0330 0x0588 0x3 0x1 +#define
> MX8MN_IOMUXC_SD1_RESET_B_UART3_DCE_RTS_B
> 0x00C8 0x0330 0x0500 0x4 0x2 +#define
> MX8MN_IOMUXC_SD1_RESET_B_UART3_DTE_CTS_B
> 0x00C8 0x0330 0x0000 0x4 0x0 +#define
> MX8MN_IOMUXC_SD1_RESET_B_GPIO2_IO10
> 0x00C8 0x0330 0x0000 0x5 0x0 +#define
> MX8MN_IOMUXC_SD1_STROBE_USDHC1_STROBE
> 0x00CC 0x0334 0x0000 0x0 0x0 +#define
> MX8MN_IOMUXC_SD1_STROBE_I2C3_SDA
> 0x00CC 0x0334 0x05BC 0x3 0x1 +#define
> MX8MN_IOMUXC_SD1_STROBE_UART3_DCE_CTS_B
> 0x00CC 0x0334 0x0000 0x4 0x0 +#define
> MX8MN_IOMUXC_SD1_STROBE_UART3_DTE_RTS_B
> 0x00CC 0x0334 0x0500 0x4 0x3 +#define
> MX8MN_IOMUXC_SD1_STROBE_GPIO2_IO11
> 0x00CC 0x0334 0x0000 0x5 0x0 +#define
> MX8MN_IOMUXC_SD2_CD_B_USDHC2_CD_B
> 0x00D0 0x0338 0x0000 0x0 0x0 +#define
> MX8MN_IOMUXC_SD2_CD_B_GPIO2_IO12
> 0x00D0 0x0338 0x0000 0x5 0x0 +#define
> MX8MN_IOMUXC_SD2_CD_B_CCMSRCGPCMIX_TESTER_ACK
> 0x00D0 0x0338 0x0000 0x6 0x0 +#define
> MX8MN_IOMUXC_SD2_CLK_USDHC2_CLK
> 0x00D4 0x033C 0x0000 0x0 0x0 +#define
> MX8MN_IOMUXC_SD2_CLK_SAI5_RX_SYNC
> 0x00D4 0x033C 0x04E4 0x1 0x1 +#define
> MX8MN_IOMUXC_SD2_CLK_ECSPI2_SCLK
> 0x00D4 0x033C 0x0580 0x2 0x1 +#define
> MX8MN_IOMUXC_SD2_CLK_UART4_DCE_RX
> 0x00D4 0x033C 0x050C 0x3 0x4 +#define
> MX8MN_IOMUXC_SD2_CLK_UART4_DTE_TX
> 0x00D4 0x033C 0x0000 0x3 0x0 +#define
> MX8MN_IOMUXC_SD2_CLK_SAI5_MCLK
> 0x00D4 0x033C 0x0594 0x4 0x1 +#define
> MX8MN_IOMUXC_SD2_CLK_GPIO2_IO13
> 0x00D4 0x033C 0x0000 0x5 0x0 +#define
> MX8MN_IOMUXC_SD2_CLK_CCMSRCGPCMIX_OBSERVE0
> 0x00D4 0x033C 0x0000 0x6 0x0 +#define
> MX8MN_IOMUXC_SD2_CMD_USDHC2_CMD
> 0x00D8 0x0340 0x0000 0x0 0x0 +#define
> MX8MN_IOMUXC_SD2_CMD_SAI5_RX_BCLK
> 0x00D8 0x0340 0x04D0 0x1 0x1 +#define
> MX8MN_IOMUXC_SD2_CMD_ECSPI2_MOSI
> 0x00D8 0x0340 0x0590 0x2 0x1 +#define
> MX8MN_IOMUXC_SD2_CMD_UART4_DCE_TX
> 0x00D8 0x0340 0x0000 0x3 0x0 +#define
> MX8MN_IOMUXC_SD2_CMD_UART4_DTE_RX
> 0x00D8 0x0340 0x050C 0x3 0x5 +#define
> MX8MN_IOMUXC_SD2_CMD_PDM_CLK
> 0x00D8 0x0340 0x0000 0x4 0x0 +#define
> MX8MN_IOMUXC_SD2_CMD_GPIO2_IO14
> 0x00D8 0x0340 0x0000 0x5 0x0 +#define
> MX8MN_IOMUXC_SD2_CMD_CCMSRCGPCMIX_OBSERVE1
> 0x00D8 0x0340 0x0000 0x6 0x0 +#define
> MX8MN_IOMUXC_SD2_DATA0_USDHC2_DATA0
> 0x00DC 0x0344 0x0000 0x0 0x0 +#define
> MX8MN_IOMUXC_SD2_DATA0_SAI5_RX_DATA0
> 0x00DC 0x0344 0x04D4 0x1 0x1 +#define
> MX8MN_IOMUXC_SD2_DATA0_I2C4_SDA
> 0x00DC 0x0344 0x058C 0x2 0x1 +#define
> MX8MN_IOMUXC_SD2_DATA0_UART2_DCE_RX
> 0x00DC 0x0344 0x04FC 0x3 0x6 +#define
> MX8MN_IOMUXC_SD2_DATA0_UART2_DTE_TX
> 0x00DC 0x0344 0x0000 0x3 0x0 +#define
> MX8MN_IOMUXC_SD2_DATA0_PDM_BIT_STREAM0
> 0x00DC 0x0344 0x0534 0x4 0x2 +#define
> MX8MN_IOMUXC_SD2_DATA0_GPIO2_IO15
> 0x00DC 0x0344 0x0000 0x5 0x0 +#define
> MX8MN_IOMUXC_SD2_DATA0_CCMSRCGPCMIX_OBSERVE2
> 0x00DC 0x0344 0x0000 0x6 0x0 +#define
> MX8MN_IOMUXC_SD2_DATA1_USDHC2_DATA1
> 0x00E0 0x0348 0x0000 0x0 0x0 +#define
> MX8MN_IOMUXC_SD2_DATA1_SAI5_TX_SYNC
> 0x00E0 0x0348 0x04EC 0x1 0x1 +#define
> MX8MN_IOMUXC_SD2_DATA1_I2C4_SCL
> 0x00E0 0x0348 0x05D4 0x2 0x1 +#define
> MX8MN_IOMUXC_SD2_DATA1_UART2_DCE_TX
> 0x00E0 0x0348 0x0000 0x3 0x0 +#define
> MX8MN_IOMUXC_SD2_DATA1_UART2_DTE_RX
> 0x00E0 0x0348 0x04FC 0x3 0x7 +#define
> MX8MN_IOMUXC_SD2_DATA1_PDM_BIT_STREAM1
> 0x00E0 0x0348 0x0538 0x4 0x4 +#define
> MX8MN_IOMUXC_SD2_DATA1_GPIO2_IO16
> 0x00E0 0x0348 0x0000 0x5 0x0 +#define
> MX8MN_IOMUXC_SD2_DATA1_CCMSRCGPCMIX_WAIT
> 0x00E0 0x0348 0x0000 0x6 0x0 +#define
> MX8MN_IOMUXC_SD2_DATA2_USDHC2_DATA2
> 0x00E4 0x034C 0x0000 0x0 0x0 +#define
> MX8MN_IOMUXC_SD2_DATA2_SAI5_TX_BCLK
> 0x00E4 0x034C 0x04E8 0x1 0x1 +#define
> MX8MN_IOMUXC_SD2_DATA2_ECSPI2_SS0
> 0x00E4 0x034C 0x0570 0x2 0x2 +#define
> MX8MN_IOMUXC_SD2_DATA2_SPDIF1_OUT
> 0x00E4 0x034C 0x0000 0x3 0x0 +#define
> MX8MN_IOMUXC_SD2_DATA2_PDM_BIT_STREAM2
> 0x00E4 0x034C 0x053C 0x4 0x4 +#define
> MX8MN_IOMUXC_SD2_DATA2_GPIO2_IO17
> 0x00E4 0x034C 0x0000 0x5 0x0 +#define
> MX8MN_IOMUXC_SD2_DATA2_CCMSRCGPCMIX_STOP
> 0x00E4 0x034C 0x0000 0x6 0x0 +#define
> MX8MN_IOMUXC_SD2_DATA3_USDHC2_DATA3
> 0x00E8 0x0350 0x0000 0x0 0x0 +#define
> MX8MN_IOMUXC_SD2_DATA3_SAI5_TX_DATA0
> 0x00E8 0x0350 0x0000 0x1 0x0 +#define
> MX8MN_IOMUXC_SD2_DATA3_ECSPI2_MISO
> 0x00E8 0x0350 0x0578 0x2 0x1 +#define
> MX8MN_IOMUXC_SD2_DATA3_SPDIF1_IN
> 0x00E8 0x0350 0x05CC 0x3 0x2 +#define
> MX8MN_IOMUXC_SD2_DATA3_PDM_BIT_STREAM3
> 0x00E8 0x0350 0x0540 0x4 0x4 +#define
> MX8MN_IOMUXC_SD2_DATA3_GPIO2_IO18
> 0x00E8 0x0350 0x0000 0x5 0x0 +#define
> MX8MN_IOMUXC_SD2_DATA3_CCMSRCGPCMIX_EARLY_RESET
> 0x00E8 0x0350 0x0000 0x6 0x0 +#define
> MX8MN_IOMUXC_SD2_RESET_B_USDHC2_RESET_B
> 0x00EC 0x0354 0x0000 0x0 0x0 +#define
> MX8MN_IOMUXC_SD2_RESET_B_GPIO2_IO19
> 0x00EC 0x0354 0x0000 0x5 0x0 +#define
> MX8MN_IOMUXC_SD2_RESET_B_CCMSRCGPCMIX_SYSTEM_RESET
> 0x00EC 0x0354 0x0000 0x6 0x0 +#define
> MX8MN_IOMUXC_SD2_WP_USDHC2_WP
> 0x00F0 0x0358 0x0000 0x0 0x0 +#define
> MX8MN_IOMUXC_SD2_WP_GPIO2_IO20
> 0x00F0 0x0358 0x0000 0x5 0x0 +#define
> MX8MN_IOMUXC_SD2_WP_CORESIGHT_EVENTI
> 0x00F0 0x0358 0x0000 0x6 0x0 +#define
> MX8MN_IOMUXC_NAND_ALE_RAWNAND_ALE
> 0x00F4 0x035C 0x0000 0x0 0x0 +#define
> MX8MN_IOMUXC_NAND_ALE_QSPI_A_SCLK
> 0x00F4 0x035C 0x0000 0x1 0x0 +#define
> MX8MN_IOMUXC_NAND_ALE_PDM_BIT_STREAM0
> 0x00F4 0x035C 0x0534 0x3 0x3 +#define
> MX8MN_IOMUXC_NAND_ALE_UART3_DCE_RX
> 0x00F4 0x035C 0x0504 0x4 0x6 +#define
> MX8MN_IOMUXC_NAND_ALE_UART3_DTE_TX
> 0x00F4 0x035C 0x0000 0x4 0x0 +#define
> MX8MN_IOMUXC_NAND_ALE_GPIO3_IO0
> 0x00F4 0x035C 0x0000 0x5 0x0 +#define
> MX8MN_IOMUXC_NAND_ALE_CORESIGHT_TRACE_CLK
> 0x00F4 0x035C 0x0000 0x6 0x0 +#define
> MX8MN_IOMUXC_NAND_CE0_B_RAWNAND_CE0_B
> 0x00F8 0x0360 0x0000 0x0 0x0 +#define
> MX8MN_IOMUXC_NAND_CE0_B_QSPI_A_SS0_B
> 0x00F8 0x0360 0x0000 0x1 0x0 +#define
> MX8MN_IOMUXC_NAND_CE0_B_PDM_BIT_STREAM1
> 0x00F8 0x0360 0x0538 0x3 0x5 +#define
> MX8MN_IOMUXC_NAND_CE0_B_UART3_DCE_TX
> 0x00F8 0x0360 0x0000 0x4 0x0 +#define
> MX8MN_IOMUXC_NAND_CE0_B_UART3_DTE_RX
> 0x00F8 0x0360 0x0504 0x4 0x7 +#define
> MX8MN_IOMUXC_NAND_CE0_B_GPIO3_IO1
> 0x00F8 0x0360 0x0000 0x5 0x0 +#define
> MX8MN_IOMUXC_NAND_CE0_B_CORESIGHT_TRACE_CTL
> 0x00F8 0x0360 0x0000 0x6 0x0 +#define
> MX8MN_IOMUXC_NAND_CE1_B_RAWNAND_CE1_B
> 0x00FC 0x0364 0x0000 0x0 0x0 +#define
> MX8MN_IOMUXC_NAND_CE1_B_QSPI_A_SS1_B
> 0x00FC 0x0364 0x0000 0x1 0x0 +#define
> MX8MN_IOMUXC_NAND_CE1_B_USDHC3_STROBE
> 0x00FC 0x0364 0x059C 0x2 0x0 +#define
> MX8MN_IOMUXC_NAND_CE1_B_PDM_BIT_STREAM0
> 0x00FC 0x0364 0x0534 0x3 0x4 +#define
> MX8MN_IOMUXC_NAND_CE1_B_I2C4_SCL
> 0x00FC 0x0364 0x05D4 0x4 0x2 +#define
> MX8MN_IOMUXC_NAND_CE1_B_GPIO3_IO2
> 0x00FC 0x0364 0x0000 0x5 0x0 +#define
> MX8MN_IOMUXC_NAND_CE1_B_CORESIGHT_TRACE0
> 0x00FC 0x0364 0x0000 0x6 0x0 +#define
> MX8MN_IOMUXC_NAND_CE2_B_RAWNAND_CE2_B
> 0x0100 0x0368 0x0000 0x0 0x0 +#define
> MX8MN_IOMUXC_NAND_CE2_B_QSPI_B_SS0_B
> 0x0100 0x0368 0x0000 0x1 0x0 +#define
> MX8MN_IOMUXC_NAND_CE2_B_USDHC3_DATA5
> 0x0100 0x0368 0x0550 0x2 0x0 +#define
> MX8MN_IOMUXC_NAND_CE2_B_PDM_BIT_STREAM1
> 0x0100 0x0368 0x0538 0x3 0x6 +#define
> MX8MN_IOMUXC_NAND_CE2_B_I2C4_SDA
> 0x0100 0x0368 0x058C 0x4 0x2 +#define
> MX8MN_IOMUXC_NAND_CE2_B_GPIO3_IO3
> 0x0100 0x0368 0x0000 0x5 0x0 +#define
> MX8MN_IOMUXC_NAND_CE2_B_CORESIGHT_TRACE1
> 0x0100 0x0368 0x0000 0x6 0x0 +#define
> MX8MN_IOMUXC_NAND_CE3_B_RAWNAND_CE3_B
> 0x0104 0x036C 0x0000 0x0 0x0 +#define
> MX8MN_IOMUXC_NAND_CE3_B_QSPI_B_SS1_B
> 0x0104 0x036C 0x0000 0x1 0x0 +#define
> MX8MN_IOMUXC_NAND_CE3_B_USDHC3_DATA6
> 0x0104 0x036C 0x0584 0x2 0x0 +#define
> MX8MN_IOMUXC_NAND_CE3_B_PDM_BIT_STREAM2
> 0x0104 0x036C 0x053C 0x3 0x5 +#define
> MX8MN_IOMUXC_NAND_CE3_B_I2C3_SDA
> 0x0104 0x036C 0x05BC 0x4 0x2 +#define
> MX8MN_IOMUXC_NAND_CE3_B_GPIO3_IO4
> 0x0104 0x036C 0x0000 0x5 0x0 +#define
> MX8MN_IOMUXC_NAND_CE3_B_CORESIGHT_TRACE2
> 0x0104 0x036C 0x0000 0x6 0x0 +#define
> MX8MN_IOMUXC_NAND_CLE_RAWNAND_CLE
> 0x0108 0x0370 0x0000 0x0 0x0 +#define
> MX8MN_IOMUXC_NAND_CLE_QSPI_B_SCLK
> 0x0108 0x0370 0x0000 0x1 0x0 +#define
> MX8MN_IOMUXC_NAND_CLE_USDHC3_DATA7
> 0x0108 0x0370 0x054C 0x2 0x0 +#define
> MX8MN_IOMUXC_NAND_CLE_GPIO3_IO5
> 0x0108 0x0370 0x0000 0x5 0x0 +#define
> MX8MN_IOMUXC_NAND_CLE_CORESIGHT_TRACE3
> 0x0108 0x0370 0x0000 0x6 0x0 +#define
> MX8MN_IOMUXC_NAND_DATA00_RAWNAND_DATA00
> 0x010C 0x0374 0x0000 0x0 0x0 +#define
> MX8MN_IOMUXC_NAND_DATA00_QSPI_A_DATA0
> 0x010C 0x0374 0x0000 0x1 0x0 +#define
> MX8MN_IOMUXC_NAND_DATA00_PDM_BIT_STREAM2
> 0x010C 0x0374 0x053C 0x3 0x6 +#define
> MX8MN_IOMUXC_NAND_DATA00_UART4_DCE_RX
> 0x010C 0x0374 0x050C 0x4 0x6 +#define
> MX8MN_IOMUXC_NAND_DATA00_UART4_DTE_TX
> 0x010C 0x0374 0x0000 0x4 0x0 +#define
> MX8MN_IOMUXC_NAND_DATA00_GPIO3_IO6
> 0x010C 0x0374 0x0000 0x5 0x0 +#define
> MX8MN_IOMUXC_NAND_DATA00_CORESIGHT_TRACE4
> 0x010C 0x0374 0x0000 0x6 0x0 +#define
> MX8MN_IOMUXC_NAND_DATA01_RAWNAND_DATA01
> 0x0110 0x0378 0x0000 0x0 0x0 +#define
> MX8MN_IOMUXC_NAND_DATA01_QSPI_A_DATA1
> 0x0110 0x0378 0x0000 0x1 0x0 +#define
> MX8MN_IOMUXC_NAND_DATA01_PDM_BIT_STREAM3
> 0x0110 0x0378 0x0540 0x3 0x5 +#define
> MX8MN_IOMUXC_NAND_DATA01_UART4_DCE_TX
> 0x0110 0x0378 0x0000 0x4 0x0 +#define
> MX8MN_IOMUXC_NAND_DATA01_UART4_DTE_RX
> 0x0110 0x0378 0x050C 0x4 0x7 +#define
> MX8MN_IOMUXC_NAND_DATA01_GPIO3_IO7
> 0x0110 0x0378 0x0000 0x5 0x0 +#define
> MX8MN_IOMUXC_NAND_DATA01_CORESIGHT_TRACE5
> 0x0110 0x0378 0x0000 0x6 0x0 +#define
> MX8MN_IOMUXC_NAND_DATA02_RAWNAND_DATA02
> 0x0114 0x037C 0x0000 0x0 0x0 +#define
> MX8MN_IOMUXC_NAND_DATA02_QSPI_A_DATA2
> 0x0114 0x037C 0x0000 0x1 0x0 +#define
> MX8MN_IOMUXC_NAND_DATA02_USDHC3_CD_B
> 0x0114 0x037C 0x0598 0x2 0x0 +#define
> MX8MN_IOMUXC_NAND_DATA02_I2C4_SDA
> 0x0114 0x037C 0x058C 0x4 0x3 +#define
> MX8MN_IOMUXC_NAND_DATA02_GPIO3_IO8
> 0x0114 0x037C 0x0000 0x5 0x0 +#define
> MX8MN_IOMUXC_NAND_DATA02_CORESIGHT_TRACE6
> 0x0114 0x037C 0x0000 0x6 0x0 +#define
> MX8MN_IOMUXC_NAND_DATA03_RAWNAND_DATA03
> 0x0118 0x0380 0x0000 0x0 0x0 +#define
> MX8MN_IOMUXC_NAND_DATA03_QSPI_A_DATA3
> 0x0118 0x0380 0x0000 0x1 0x0 +#define
> MX8MN_IOMUXC_NAND_DATA03_USDHC3_WP
> 0x0118 0x0380 0x05B8 0x2 0x0 +#define
> MX8MN_IOMUXC_NAND_DATA03_GPIO3_IO9
> 0x0118 0x0380 0x0000 0x5 0x0 +#define
> MX8MN_IOMUXC_NAND_DATA03_CORESIGHT_TRACE7
> 0x0118 0x0380 0x0000 0x6 0x0 +#define
> MX8MN_IOMUXC_NAND_DATA04_RAWNAND_DATA04
> 0x011C 0x0384 0x0000 0x0 0x0 +#define
> MX8MN_IOMUXC_NAND_DATA04_QSPI_B_DATA0
> 0x011C 0x0384 0x0000 0x1 0x0 +#define
> MX8MN_IOMUXC_NAND_DATA04_USDHC3_DATA0
> 0x011C 0x0384 0x05B4 0x2 0x0 +#define
> MX8MN_IOMUXC_NAND_DATA04_GPIO3_IO10
> 0x011C 0x0384 0x0000 0x5 0x0 +#define
> MX8MN_IOMUXC_NAND_DATA04_CORESIGHT_TRACE8
> 0x011C 0x0384 0x0000 0x6 0x0 +#define
> MX8MN_IOMUXC_NAND_DATA05_RAWNAND_DATA05
> 0x0120 0x0388 0x0000 0x0 0x0 +#define
> MX8MN_IOMUXC_NAND_DATA05_QSPI_B_DATA1
> 0x0120 0x0388 0x0000 0x1 0x0 +#define
> MX8MN_IOMUXC_NAND_DATA05_USDHC3_DATA1
> 0x0120 0x0388 0x05B0 0x2 0x0 +#define
> MX8MN_IOMUXC_NAND_DATA05_GPIO3_IO11
> 0x0120 0x0388 0x0000 0x5 0x0 +#define
> MX8MN_IOMUXC_NAND_DATA05_CORESIGHT_TRACE9
> 0x0120 0x0388 0x0000 0x6 0x0 +#define
> MX8MN_IOMUXC_NAND_DATA06_RAWNAND_DATA06
> 0x0124 0x038C 0x0000 0x0 0x0 +#define
> MX8MN_IOMUXC_NAND_DATA06_QSPI_B_DATA2
> 0x0124 0x038C 0x0000 0x1 0x0 +#define
> MX8MN_IOMUXC_NAND_DATA06_USDHC3_DATA2
> 0x0124 0x038C 0x05E4 0x2 0x0 +#define
> MX8MN_IOMUXC_NAND_DATA06_GPIO3_IO12
> 0x0124 0x038C 0x0000 0x5 0x0 +#define
> MX8MN_IOMUXC_NAND_DATA06_CORESIGHT_TRACE10
> 0x0124 0x038C 0x0000 0x6 0x0 +#define
> MX8MN_IOMUXC_NAND_DATA07_RAWNAND_DATA07
> 0x0128 0x0390 0x0000 0x0 0x0 +#define
> MX8MN_IOMUXC_NAND_DATA07_QSPI_B_DATA3
> 0x0128 0x0390 0x0000 0x1 0x0 +#define
> MX8MN_IOMUXC_NAND_DATA07_USDHC3_DATA3
> 0x0128 0x0390 0x05E0 0x2 0x0 +#define
> MX8MN_IOMUXC_NAND_DATA07_GPIO3_IO13
> 0x0128 0x0390 0x0000 0x5 0x0 +#define
> MX8MN_IOMUXC_NAND_DATA07_CORESIGHT_TRACE11
> 0x0128 0x0390 0x0000 0x6 0x0 +#define
> MX8MN_IOMUXC_NAND_DQS_RAWNAND_DQS
> 0x012C 0x0394 0x0000 0x0 0x0 +#define
> MX8MN_IOMUXC_NAND_DQS_QSPI_A_DQS
> 0x012C 0x0394 0x0000 0x1 0x0 +#define
> MX8MN_IOMUXC_NAND_DQS_PDM_CLK
> 0x012C 0x0394 0x0000 0x3 0x0 +#define
> MX8MN_IOMUXC_NAND_DQS_I2C3_SCL
> 0x012C 0x0394 0x0588 0x4 0x2 +#define
> MX8MN_IOMUXC_NAND_DQS_GPIO3_IO14
> 0x012C 0x0394 0x0000 0x5 0x0 +#define
> MX8MN_IOMUXC_NAND_DQS_CORESIGHT_TRACE12
> 0x012C 0x0394 0x0000 0x6 0x0 +#define
> MX8MN_IOMUXC_NAND_RE_B_RAWNAND_RE_B
> 0x0130 0x0398 0x0000 0x0 0x0 +#define
> MX8MN_IOMUXC_NAND_RE_B_QSPI_B_DQS
> 0x0130 0x0398 0x0000 0x1 0x0 +#define
> MX8MN_IOMUXC_NAND_RE_B_USDHC3_DATA4
> 0x0130 0x0398 0x0558 0x2 0x0 +#define
> MX8MN_IOMUXC_NAND_RE_B_PDM_BIT_STREAM1
> 0x0130 0x0398 0x0538 0x3 0x7 +#define
> MX8MN_IOMUXC_NAND_RE_B_GPIO3_IO15
> 0x0130 0x0398 0x0000 0x5 0x0 +#define
> MX8MN_IOMUXC_NAND_RE_B_CORESIGHT_TRACE13
> 0x0130 0x0398 0x0000 0x6 0x0 +#define
> MX8MN_IOMUXC_NAND_READY_B_RAWNAND_READY_B
> 0x0134 0x039C 0x0000 0x0 0x0 +#define
> MX8MN_IOMUXC_NAND_READY_B_USDHC3_RESET_B
> 0x0134 0x039C 0x0000 0x2 0x0 +#define
> MX8MN_IOMUXC_NAND_READY_B_PDM_BIT_STREAM3
> 0x0134 0x039C 0x0540 0x3 0x6 +#define
> MX8MN_IOMUXC_NAND_READY_B_I2C3_SCL
> 0x0134 0x039C 0x0588 0x4 0x3 +#define
> MX8MN_IOMUXC_NAND_READY_B_GPIO3_IO16
> 0x0134 0x039C 0x0000 0x5 0x0 +#define
> MX8MN_IOMUXC_NAND_READY_B_CORESIGHT_TRACE14
> 0x0134 0x039C 0x0000 0x6 0x0 +#define
> MX8MN_IOMUXC_NAND_WE_B_RAWNAND_WE_B
> 0x0138 0x03A0 0x0000 0x0 0x0 +#define
> MX8MN_IOMUXC_NAND_WE_B_USDHC3_CLK
> 0x0138 0x03A0 0x05A0 0x2 0x0 +#define
> MX8MN_IOMUXC_NAND_WE_B_I2C3_SDA
> 0x0138 0x03A0 0x05BC 0x4 0x3 +#define
> MX8MN_IOMUXC_NAND_WE_B_GPIO3_IO17
> 0x0138 0x03A0 0x0000 0x5 0x0 +#define
> MX8MN_IOMUXC_NAND_WE_B_CORESIGHT_TRACE15
> 0x0138 0x03A0 0x0000 0x6 0x0 +#define
> MX8MN_IOMUXC_NAND_WP_B_RAWNAND_WP_B
> 0x013C 0x03A4 0x0000 0x0 0x0 +#define
> MX8MN_IOMUXC_NAND_WP_B_USDHC3_CMD
> 0x013C 0x03A4 0x05DC 0x2 0x0 +#define
> MX8MN_IOMUXC_NAND_WP_B_I2C4_SDA
> 0x013C 0x03A4 0x058C 0x4 0x4 +#define
> MX8MN_IOMUXC_NAND_WP_B_GPIO3_IO18
> 0x013C 0x03A4 0x0000 0x5 0x0 +#define
> MX8MN_IOMUXC_NAND_WP_B_CORESIGHT_EVENTO
> 0x013C 0x03A4 0x0000 0x6 0x0 +#define
> MX8MN_IOMUXC_SAI5_RXFS_SAI5_RX_SYNC
> 0x0140 0x03A8 0x04E4 0x0 0x0 +#define
> MX8MN_IOMUXC_SAI5_RXFS_GPIO3_IO19
> 0x0140 0x03A8 0x0000 0x5 0x0 +#define
> MX8MN_IOMUXC_SAI5_RXC_SAI5_RX_BCLK
> 0x0144 0x03AC 0x04D0 0x0 0x0 +#define
> MX8MN_IOMUXC_SAI5_RXC_PDM_CLK
> 0x0144 0x03AC 0x0000 0x4 0x0 +#define
> MX8MN_IOMUXC_SAI5_RXC_GPIO3_IO20
> 0x0144 0x03AC 0x0000 0x5 0x0 +#define
> MX8MN_IOMUXC_SAI5_RXD0_SAI5_RX_DATA0
> 0x0148 0x03B0 0x04D4 0x0 0x0 +#define
> MX8MN_IOMUXC_SAI5_RXD0_PDM_BIT_STREAM0
> 0x0148 0x03B0 0x0534 0x4 0x0 +#define
> MX8MN_IOMUXC_SAI5_RXD0_GPIO3_IO21
> 0x0148 0x03B0 0x0000 0x5 0x0 +#define
> MX8MN_IOMUXC_SAI5_RXD1_SAI5_RX_DATA1
> 0x014C 0x03B4 0x04D8 0x0 0x0 +#define
> MX8MN_IOMUXC_SAI5_RXD1_SAI5_TX_SYNC
> 0x014C 0x03B4 0x04EC 0x3 0x0 +#define
> MX8MN_IOMUXC_SAI5_RXD1_PDM_BIT_STREAM1
> 0x014C 0x03B4 0x0538 0x4 0x0 +#define
> MX8MN_IOMUXC_SAI5_RXD1_GPIO3_IO22
> 0x014C 0x03B4 0x0000 0x5 0x0 +#define
> MX8MN_IOMUXC_SAI5_RXD2_SAI5_RX_DATA2
> 0x0150 0x03B8 0x04DC 0x0 0x0 +#define
> MX8MN_IOMUXC_SAI5_RXD2_SAI5_TX_BCLK
> 0x0150 0x03B8 0x04E8 0x3 0x0 +#define
> MX8MN_IOMUXC_SAI5_RXD2_PDM_BIT_STREAM2
> 0x0150 0x03B8 0x053C 0x4 0x0 +#define
> MX8MN_IOMUXC_SAI5_RXD2_GPIO3_IO23
> 0x0150 0x03B8 0x0000 0x5 0x0 +#define
> MX8MN_IOMUXC_SAI5_RXD3_SAI5_RX_DATA3
> 0x0154 0x03BC 0x04E0 0x0 0x0 +#define
> MX8MN_IOMUXC_SAI5_RXD3_SAI5_TX_DATA0
> 0x0154 0x03BC 0x0000 0x3 0x0 +#define
> MX8MN_IOMUXC_SAI5_RXD3_PDM_BIT_STREAM3
> 0x0154 0x03BC 0x0540 0x4 0x0 +#define
> MX8MN_IOMUXC_SAI5_RXD3_GPIO3_IO24
> 0x0154 0x03BC 0x0000 0x5 0x0 +#define
> MX8MN_IOMUXC_SAI5_MCLK_SAI5_MCLK
> 0x0158 0x03C0 0x0594 0x0 0x0 +#define
> MX8MN_IOMUXC_SAI5_MCLK_GPIO3_IO25
> 0x0158 0x03C0 0x0000 0x5 0x0 +#define
> MX8MN_IOMUXC_SAI2_RXFS_SAI2_RX_SYNC
> 0x01B0 0x0418 0x0000 0x0 0x0 +#define
> MX8MN_IOMUXC_SAI2_RXFS_SAI5_TX_SYNC
> 0x01B0 0x0418 0x04EC 0x1 0x2 +#define
> MX8MN_IOMUXC_SAI2_RXFS_SAI5_TX_DATA1
> 0x01B0 0x0418 0x0000 0x2 0x0 +#define
> MX8MN_IOMUXC_SAI2_RXFS_SAI2_RX_DATA1
> 0x01B0 0x0418 0x05AC 0x3 0x0 +#define
> MX8MN_IOMUXC_SAI2_RXFS_UART1_DCE_TX
> 0x01B0 0x0418 0x0000 0x4 0x0 +#define
> MX8MN_IOMUXC_SAI2_RXFS_UART1_DTE_RX
> 0x01B0 0x0418 0x04F4 0x4 0x2 +#define
> MX8MN_IOMUXC_SAI2_RXFS_GPIO4_IO21
> 0x01B0 0x0418 0x0000 0x5 0x0 +#define
> MX8MN_IOMUXC_SAI2_RXFS_PDM_BIT_STREAM2
> 0x01B0 0x0418 0x053C 0x6 0x7 +#define
> MX8MN_IOMUXC_SAI2_RXC_SAI2_RX_BCLK
> 0x01B4 0x041C 0x0000 0x0 0x0 +#define
> MX8MN_IOMUXC_SAI2_RXC_SAI5_TX_BCLK
> 0x01B4 0x041C 0x04E8 0x1 0x2 +#define
> MX8MN_IOMUXC_SAI2_RXC_UART1_DCE_RX
> 0x01B4 0x041C 0x04F4 0x4 0x3 +#define
> MX8MN_IOMUXC_SAI2_RXC_UART1_DTE_TX
> 0x01B4 0x041C 0x0000 0x4 0x0 +#define
> MX8MN_IOMUXC_SAI2_RXC_GPIO4_IO22
> 0x01B4 0x041C 0x0000 0x5 0x0 +#define
> MX8MN_IOMUXC_SAI2_RXC_PDM_BIT_STREAM1
> 0x01B4 0x041C 0x0538 0x6 0x8 +#define
> MX8MN_IOMUXC_SAI2_RXD0_SAI2_RX_DATA0
> 0x01B8 0x0420 0x0000 0x0 0x0 +#define
> MX8MN_IOMUXC_SAI2_RXD0_SAI5_TX_DATA0
> 0x01B8 0x0420 0x0000 0x1 0x0 +#define
> MX8MN_IOMUXC_SAI2_RXD0_SAI2_TX_DATA1
> 0x01B8 0x0420 0x0000 0x3 0x0 +#define
> MX8MN_IOMUXC_SAI2_RXD0_UART1_DCE_RTS_B
> 0x01B8 0x0420 0x04F0 0x4 0x2 +#define
> MX8MN_IOMUXC_SAI2_RXD0_UART1_DTE_CTS_B
> 0x01B8 0x0420 0x0000 0x4 0x0 +#define
> MX8MN_IOMUXC_SAI2_RXD0_GPIO4_IO23
> 0x01B8 0x0420 0x0000 0x5 0x0 +#define
> MX8MN_IOMUXC_SAI2_RXD0_PDM_BIT_STREAM3
> 0x01B8 0x0420 0x0540 0x6 0x7 +#define
> MX8MN_IOMUXC_SAI2_TXFS_SAI2_TX_SYNC
> 0x01BC 0x0424 0x0000 0x0 0x0 +#define
> MX8MN_IOMUXC_SAI2_TXFS_SAI5_TX_DATA1
> 0x01BC 0x0424 0x0000 0x1 0x0 +#define
> MX8MN_IOMUXC_SAI2_TXFS_SAI2_TX_DATA1
> 0x01BC 0x0424 0x0000 0x3 0x0 +#define
> MX8MN_IOMUXC_SAI2_TXFS_UART1_DCE_CTS_B
> 0x01BC 0x0424 0x0000 0x4 0x0 +#define
> MX8MN_IOMUXC_SAI2_TXFS_UART1_DTE_RTS_B
> 0x01BC 0x0424 0x04F0 0x4 0x3 +#define
> MX8MN_IOMUXC_SAI2_TXFS_GPIO4_IO24
> 0x01BC 0x0424 0x0000 0x5 0x0 +#define
> MX8MN_IOMUXC_SAI2_TXFS_PDM_BIT_STREAM2
> 0x01BC 0x0424 0x053C 0x6 0x8 +#define
> MX8MN_IOMUXC_SAI2_TXC_SAI2_TX_BCLK
> 0x01C0 0x0428 0x0000 0x0 0x0 +#define
> MX8MN_IOMUXC_SAI2_TXC_SAI5_TX_DATA2
> 0x01C0 0x0428 0x0000 0x1 0x0 +#define
> MX8MN_IOMUXC_SAI2_TXC_GPIO4_IO25
> 0x01C0 0x0428 0x0000 0x5 0x0 +#define
> MX8MN_IOMUXC_SAI2_TXC_PDM_BIT_STREAM1
> 0x01C0 0x0428 0x0538 0x6 0x9 +#define
> MX8MN_IOMUXC_SAI2_TXD0_SAI2_TX_DATA0
> 0x01C4 0x042C 0x0000 0x0 0x0 +#define
> MX8MN_IOMUXC_SAI2_TXD0_SAI5_TX_DATA3
> 0x01C4 0x042C 0x0000 0x1 0x0 +#define
> MX8MN_IOMUXC_SAI2_TXD0_GPIO4_IO26
> 0x01C4 0x042C 0x0000 0x5 0x0 +#define
> MX8MN_IOMUXC_SAI2_TXD0_CCMSRCGPCMIX_BOOT_MODE4
> 0x01C4 0x042C 0x0540 0x6 0x8 +#define
> MX8MN_IOMUXC_SAI2_MCLK_SAI2_MCLK
> 0x01C8 0x0430 0x0000 0x0 0x0 +#define
> MX8MN_IOMUXC_SAI2_MCLK_SAI5_MCLK
> 0x01C8 0x0430 0x0594 0x1 0x2 +#define
> MX8MN_IOMUXC_SAI2_MCLK_GPIO4_IO27
> 0x01C8 0x0430 0x0000 0x5 0x0 +#define
> MX8MN_IOMUXC_SAI2_MCLK_SAI3_MCLK
> 0x01C8 0x0430 0x05C0 0x6 0x1 +#define
> MX8MN_IOMUXC_SAI3_RXFS_SAI3_RX_SYNC
> 0x01CC 0x0434 0x0000 0x0 0x0 +#define
> MX8MN_IOMUXC_SAI3_RXFS_GPT1_CAPTURE1
> 0x01CC 0x0434 0x05F0 0x1 0x0 +#define
> MX8MN_IOMUXC_SAI3_RXFS_SAI5_RX_SYNC
> 0x01CC 0x0434 0x04E4 0x2 0x2 +#define
> MX8MN_IOMUXC_SAI3_RXFS_SAI3_RX_DATA1
> 0x01CC 0x0434 0x0000 0x3 0x0 +#define
> MX8MN_IOMUXC_SAI3_RXFS_SPDIF1_IN
> 0x01CC 0x0434 0x05CC 0x4 0x3 +#define
> MX8MN_IOMUXC_SAI3_RXFS_GPIO4_IO28
> 0x01CC 0x0434 0x0000 0x5 0x0 +#define
> MX8MN_IOMUXC_SAI3_RXFS_PDM_BIT_STREAM0
> 0x01CC 0x0434 0x0534 0x6 0x5 +#define
> MX8MN_IOMUXC_SAI3_RXC_SAI3_RX_BCLK
> 0x01D0 0x0438 0x0000 0x0 0x0 +#define
> MX8MN_IOMUXC_SAI3_RXC_GPT1_CLK
> 0x01D0 0x0438 0x05E8 0x1 0x0 +#define
> MX8MN_IOMUXC_SAI3_RXC_SAI5_RX_BCLK
> 0x01D0 0x0438 0x04D0 0x2 0x2 +#define
> MX8MN_IOMUXC_SAI3_RXC_SAI2_RX_DATA1
> 0x01D0 0x0438 0x05AC 0x3 0x2 +#define
> MX8MN_IOMUXC_SAI3_RXC_UART2_DCE_CTS_B
> 0x01D0 0x0438 0x0000 0x4 0x0 +#define
> MX8MN_IOMUXC_SAI3_RXC_UART2_DTE_RTS_B
> 0x01D0 0x0438 0x04F8 0x4 0x2 +#define
> MX8MN_IOMUXC_SAI3_RXC_GPIO4_IO29
> 0x01D0 0x0438 0x0000 0x5 0x0 +#define
> MX8MN_IOMUXC_SAI3_RXC_PDM_CLK
> 0x01D0 0x0438 0x0000 0x6 0x0 +#define
> MX8MN_IOMUXC_SAI3_RXD_SAI3_RX_DATA0
> 0x01D4 0x043C 0x0000 0x0 0x0 +#define
> MX8MN_IOMUXC_SAI3_RXD_GPT1_COMPARE1
> 0x01D4 0x043C 0x0000 0x1 0x0 +#define
> MX8MN_IOMUXC_SAI3_RXD_SAI5_RX_DATA0
> 0x01D4 0x043C 0x04D4 0x2 0x2 +#define
> MX8MN_IOMUXC_SAI3_RXD_SAI3_TX_DATA1
> 0x01D4 0x043C 0x0000 0x3 0x0 +#define
> MX8MN_IOMUXC_SAI3_RXD_UART2_DCE_RTS_B
> 0x01D4 0x043C 0x04F8 0x4 0x3 +#define
> MX8MN_IOMUXC_SAI3_RXD_UART2_DTE_CTS_B
> 0x01D4 0x043C 0x0000 0x4 0x0 +#define
> MX8MN_IOMUXC_SAI3_RXD_GPIO4_IO30
> 0x01D4 0x043C 0x0000 0x5 0x0 +#define
> MX8MN_IOMUXC_SAI3_RXD_PDM_BIT_STREAM1
> 0x01D4 0x043C 0x0538 0x6 0x10 +#define
> MX8MN_IOMUXC_SAI3_TXFS_SAI3_TX_SYNC
> 0x01D8 0x0440 0x0000 0x0 0x0 +#define
> MX8MN_IOMUXC_SAI3_TXFS_GPT1_CAPTURE2
> 0x01D8 0x0440 0x05EC 0x1 0x0 +#define
> MX8MN_IOMUXC_SAI3_TXFS_SAI5_RX_DATA1
> 0x01D8 0x0440 0x04D8 0x2 0x1 +#define
> MX8MN_IOMUXC_SAI3_TXFS_SAI3_TX_DATA1
> 0x01D8 0x0440 0x0000 0x3 0x0 +#define
> MX8MN_IOMUXC_SAI3_TXFS_UART2_DCE_RX
> 0x01D8 0x0440 0x04FC 0x4 0x2 +#define
> MX8MN_IOMUXC_SAI3_TXFS_UART2_DTE_TX
> 0x01D8 0x0440 0x0000 0x4 0x0 +#define
> MX8MN_IOMUXC_SAI3_TXFS_GPIO4_IO31
> 0x01D8 0x0440 0x0000 0x5 0x0 +#define
> MX8MN_IOMUXC_SAI3_TXFS_PDM_BIT_STREAM3
> 0x01D8 0x0440 0x0540 0x6 0x9 +#define
> MX8MN_IOMUXC_SAI3_TXC_SAI3_TX_BCLK
> 0x01DC 0x0444 0x0000 0x0 0x0 +#define
> MX8MN_IOMUXC_SAI3_TXC_GPT1_COMPARE2
> 0x01DC 0x0444 0x0000 0x1 0x0 +#define
> MX8MN_IOMUXC_SAI3_TXC_SAI5_RX_DATA2
> 0x01DC 0x0444 0x04DC 0x2 0x1 +#define
> MX8MN_IOMUXC_SAI3_TXC_SAI2_TX_DATA1
> 0x01DC 0x0444 0x0000 0x3 0x0 +#define
> MX8MN_IOMUXC_SAI3_TXC_UART2_DCE_TX
> 0x01DC 0x0444 0x0000 0x4 0x0 +#define
> MX8MN_IOMUXC_SAI3_TXC_UART2_DTE_RX
> 0x01DC 0x0444 0x04FC 0x4 0x3 +#define
> MX8MN_IOMUXC_SAI3_TXC_GPIO5_IO0
> 0x01DC 0x0444 0x0000 0x5 0x0 +#define
> MX8MN_IOMUXC_SAI3_TXC_PDM_BIT_STREAM2
> 0x01DC 0x0444 0x053C 0x6 0x9 +#define
> MX8MN_IOMUXC_SAI3_TXD_SAI3_TX_DATA0
> 0x01E0 0x0448 0x0000 0x0 0x0 +#define
> MX8MN_IOMUXC_SAI3_TXD_GPT1_COMPARE3
> 0x01E0 0x0448 0x0000 0x1 0x0 +#define
> MX8MN_IOMUXC_SAI3_TXD_SAI5_RX_DATA3
> 0x01E0 0x0448 0x04E0 0x2 0x1 +#define
> MX8MN_IOMUXC_SAI3_TXD_SPDIF1_EXT_CLK
> 0x01E0 0x0448 0x0568 0x4 0x2 +#define
> MX8MN_IOMUXC_SAI3_TXD_GPIO5_IO1
> 0x01E0 0x0448 0x0000 0x5 0x0 +#define
> MX8MN_IOMUXC_SAI3_TXD_CCMSRCGPCMIX_BOOT_MODE5
> 0x01E0 0x0448 0x0000 0x6 0x0 +#define
> MX8MN_IOMUXC_SAI3_MCLK_SAI3_MCLK
> 0x01E4 0x044C 0x05C0 0x0 0x0 +#define
> MX8MN_IOMUXC_SAI3_MCLK_PWM4_OUT
> 0x01E4 0x044C 0x0000 0x1 0x0 +#define
> MX8MN_IOMUXC_SAI3_MCLK_SAI5_MCLK
> 0x01E4 0x044C 0x0594 0x2 0x3 +#define
> MX8MN_IOMUXC_SAI3_MCLK_SPDIF1_OUT
> 0x01E4 0x044C 0x0000 0x4 0x0 +#define
> MX8MN_IOMUXC_SAI3_MCLK_GPIO5_IO2
> 0x01E4 0x044C 0x0000 0x5 0x0 +#define
> MX8MN_IOMUXC_SAI3_MCLK_SPDIF1_IN
> 0x01E4 0x044C 0x05CC 0x6 0x4 +#define
> MX8MN_IOMUXC_SPDIF_TX_SPDIF1_OUT
> 0x01E8 0x0450 0x0000 0x0 0x0 +#define
> MX8MN_IOMUXC_SPDIF_TX_PWM3_OUT
> 0x01E8 0x0450 0x0000 0x1 0x0 +#define
> MX8MN_IOMUXC_SPDIF_TX_GPIO5_IO3
> 0x01E8 0x0450 0x0000 0x5 0x0 +#define
> MX8MN_IOMUXC_SPDIF_RX_SPDIF1_IN
> 0x01EC 0x0454 0x05CC 0x0 0x0 +#define
> MX8MN_IOMUXC_SPDIF_RX_PWM2_OUT
> 0x01EC 0x0454 0x0000 0x1 0x0 +#define
> MX8MN_IOMUXC_SPDIF_RX_GPIO5_IO4
> 0x01EC 0x0454 0x0000 0x5 0x0 +#define
> MX8MN_IOMUXC_SPDIF_EXT_CLK_SPDIF1_EXT_CLK
> 0x01F0 0x0458 0x0568 0x0 0x0 +#define
> MX8MN_IOMUXC_SPDIF_EXT_CLK_PWM1_OUT
> 0x01F0 0x0458 0x0000 0x1 0x0 +#define
> MX8MN_IOMUXC_SPDIF_EXT_CLK_GPIO5_IO5
> 0x01F0 0x0458 0x0000 0x5 0x0 +#define
> MX8MN_IOMUXC_ECSPI1_SCLK_ECSPI1_SCLK
> 0x01F4 0x045C 0x05D8 0x0 0x0 +#define
> MX8MN_IOMUXC_ECSPI1_SCLK_UART3_DCE_RX
> 0x01F4 0x045C 0x0504 0x1 0x0 +#define
> MX8MN_IOMUXC_ECSPI1_SCLK_UART3_DTE_TX
> 0x01F4 0x045C 0x0000 0x1 0x0 +#define
> MX8MN_IOMUXC_ECSPI1_SCLK_I2C1_SCL
> 0x01F4 0x045C 0x055C 0x2 0x2 +#define
> MX8MN_IOMUXC_ECSPI1_SCLK_SAI5_RX_SYNC
> 0x01F4 0x045C 0x04DC 0x3 0x2 +#define
> MX8MN_IOMUXC_ECSPI1_SCLK_GPIO5_IO6
> 0x01F4 0x045C 0x0000 0x5 0x0 +#define
> MX8MN_IOMUXC_ECSPI1_MOSI_ECSPI1_MOSI
> 0x01F8 0x0460 0x05A8 0x0 0x0 +#define
> MX8MN_IOMUXC_ECSPI1_MOSI_UART3_DCE_TX
> 0x01F8 0x0460 0x0000 0x1 0x0 +#define
> MX8MN_IOMUXC_ECSPI1_MOSI_UART3_DTE_RX
> 0x01F8 0x0460 0x0504 0x1 0x1 +#define
> MX8MN_IOMUXC_ECSPI1_MOSI_I2C1_SDA
> 0x01F8 0x0460 0x056C 0x2 0x2 +#define
> MX8MN_IOMUXC_ECSPI1_MOSI_SAI5_RX_BCLK
> 0x01F8 0x0460 0x04D0 0x3 0x3 +#define
> MX8MN_IOMUXC_ECSPI1_MOSI_GPIO5_IO7
> 0x01F8 0x0460 0x0000 0x5 0x0 +#define
> MX8MN_IOMUXC_ECSPI1_MISO_ECSPI1_MISO
> 0x01FC 0x0464 0x05C4 0x0 0x0 +#define
> MX8MN_IOMUXC_ECSPI1_MISO_UART3_DCE_CTS_B
> 0x01FC 0x0464 0x0000 0x1 0x0 +#define
> MX8MN_IOMUXC_ECSPI1_MISO_UART3_DTE_RTS_B
> 0x01FC 0x0464 0x0500 0x1 0x0 +#define
> MX8MN_IOMUXC_ECSPI1_MISO_I2C2_SCL
> 0x01FC 0x0464 0x05D0 0x2 0x2 +#define
> MX8MN_IOMUXC_ECSPI1_MISO_SAI5_RX_DATA0
> 0x01FC 0x0464 0x04D4 0x3 0x3 +#define
> MX8MN_IOMUXC_ECSPI1_MISO_GPIO5_IO8
> 0x01FC 0x0464 0x0000 0x5 0x0 +#define
> MX8MN_IOMUXC_ECSPI1_SS0_ECSPI1_SS0
> 0x0200 0x0468 0x0564 0x0 0x0 +#define
> MX8MN_IOMUXC_ECSPI1_SS0_UART3_DCE_RTS_B
> 0x0200 0x0468 0x0500 0x1 0x1 +#define
> MX8MN_IOMUXC_ECSPI1_SS0_UART3_DTE_CTS_B
> 0x0200 0x0468 0x0000 0x1 0x0 +#define
> MX8MN_IOMUXC_ECSPI1_SS0_I2C2_SDA
> 0x0200 0x0468 0x0560 0x2 0x2 +#define
> MX8MN_IOMUXC_ECSPI1_SS0_SAI5_RX_DATA1
> 0x0200 0x0468 0x04D8 0x3 0x2 +#define
> MX8MN_IOMUXC_ECSPI1_SS0_SAI5_TX_SYNC
> 0x0200 0x0468 0x04EC 0x4 0x3 +#define
> MX8MN_IOMUXC_ECSPI1_SS0_GPIO5_IO9
> 0x0200 0x0468 0x0000 0x5 0x0 +#define
> MX8MN_IOMUXC_ECSPI2_SCLK_ECSPI2_SCLK
> 0x0204 0x046C 0x0580 0x0 0x0 +#define
> MX8MN_IOMUXC_ECSPI2_SCLK_UART4_DCE_RX
> 0x0204 0x046C 0x050C 0x1 0x0 +#define
> MX8MN_IOMUXC_ECSPI2_SCLK_UART4_DTE_TX
> 0x0204 0x046C 0x0000 0x1 0x0 +#define
> MX8MN_IOMUXC_ECSPI2_SCLK_I2C3_SCL
> 0x0204 0x046C 0x0588 0x2 0x4 +#define
> MX8MN_IOMUXC_ECSPI2_SCLK_SAI5_RX_DATA2
> 0x0204 0x046C 0x0000 0x3 0x0 +#define
> MX8MN_IOMUXC_ECSPI2_SCLK_SAI5_TX_BCLK
> 0x0204 0x046C 0x04E8 0x4 0x3 +#define
> MX8MN_IOMUXC_ECSPI2_SCLK_GPIO5_IO10
> 0x0204 0x046C 0x0000 0x5 0x0 +#define
> MX8MN_IOMUXC_ECSPI2_MOSI_ECSPI2_MOSI
> 0x0208 0x0470 0x0590 0x0 0x0 +#define
> MX8MN_IOMUXC_ECSPI2_MOSI_UART4_DCE_TX
> 0x0208 0x0470 0x0000 0x1 0x0 +#define
> MX8MN_IOMUXC_ECSPI2_MOSI_UART4_DTE_RX
> 0x0208 0x0470 0x050C 0x1 0x1 +#define
> MX8MN_IOMUXC_ECSPI2_MOSI_I2C3_SDA
> 0x0208 0x0470 0x05BC 0x2 0x4 +#define
> MX8MN_IOMUXC_ECSPI2_MOSI_SAI5_RX_DATA3
> 0x0208 0x0470 0x04E0 0x3 0x2 +#define
> MX8MN_IOMUXC_ECSPI2_MOSI_SAI5_TX_DATA0
> 0x0208 0x0470 0x0000 0x4 0x0 +#define
> MX8MN_IOMUXC_ECSPI2_MOSI_GPIO5_IO11
> 0x0208 0x0470 0x0000 0x5 0x0 +#define
> MX8MN_IOMUXC_ECSPI2_MISO_ECSPI2_MISO
> 0x020C 0x0474 0x0578 0x0 0x0 +#define
> MX8MN_IOMUXC_ECSPI2_MISO_UART4_DCE_CTS_B
> 0x020C 0x0474 0x0000 0x1 0x0 +#define
> MX8MN_IOMUXC_ECSPI2_MISO_UART4_DTE_RTS_B
> 0x020C 0x0474 0x0508 0x1 0x0 +#define
> MX8MN_IOMUXC_ECSPI2_MISO_I2C4_SCL
> 0x020C 0x0474 0x05D4 0x2 0x3 +#define
> MX8MN_IOMUXC_ECSPI2_MISO_SAI5_MCLK
> 0x020C 0x0474 0x0594 0x3 0x4 +#define
> MX8MN_IOMUXC_ECSPI2_MISO_GPIO5_IO12
> 0x020C 0x0474 0x0000 0x5 0x0 +#define
> MX8MN_IOMUXC_ECSPI2_SS0_ECSPI2_SS0
> 0x0210 0x0478 0x0570 0x0 0x0 +#define
> MX8MN_IOMUXC_ECSPI2_SS0_UART4_DCE_RTS_B
> 0x0210 0x0478 0x0508 0x1 0x1 +#define
> MX8MN_IOMUXC_ECSPI2_SS0_UART4_DTE_CTS_B
> 0x0210 0x0478 0x0000 0x1 0x0 +#define
> MX8MN_IOMUXC_ECSPI2_SS0_I2C4_SDA
> 0x0210 0x0478 0x058C 0x2 0x5 +#define
> MX8MN_IOMUXC_ECSPI2_SS0_GPIO5_IO13
> 0x0210 0x0478 0x0000 0x5 0x0 +#define
> MX8MN_IOMUXC_I2C1_SCL_I2C1_SCL
> 0x0214 0x047C 0x055C 0x0 0x0 +#define
> MX8MN_IOMUXC_I2C1_SCL_ENET1_MDC
> 0x0214 0x047C 0x0000 0x1 0x0 +#define
> MX8MN_IOMUXC_I2C1_SCL_ECSPI1_SCLK
> 0x0214 0x047C 0x05D8 0x3 0x1 +#define
> MX8MN_IOMUXC_I2C1_SCL_GPIO5_IO14
> 0x0214 0x047C 0x0000 0x5 0x0 +#define
> MX8MN_IOMUXC_I2C1_SDA_I2C1_SDA
> 0x0218 0x0480 0x056C 0x0 0x0 +#define
> MX8MN_IOMUXC_I2C1_SDA_ENET1_MDIO
> 0x0218 0x0480 0x04C0 0x1 0x2 +#define
> MX8MN_IOMUXC_I2C1_SDA_ECSPI1_MOSI
> 0x0218 0x0480 0x05A8 0x3 0x1 +#define
> MX8MN_IOMUXC_I2C1_SDA_GPIO5_IO15
> 0x0218 0x0480 0x0000 0x5 0x0 +#define
> MX8MN_IOMUXC_I2C2_SCL_I2C2_SCL
> 0x021C 0x0484 0x05D0 0x0 0x0 +#define
> MX8MN_IOMUXC_I2C2_SCL_ENET1_1588_EVENT1_IN
> 0x021C 0x0484 0x0000 0x1 0x0 +#define
> MX8MN_IOMUXC_I2C2_SCL_USDHC3_CD_B
> 0x021C 0x0484 0x0598 0x2 0x1 +#define
> MX8MN_IOMUXC_I2C2_SCL_ECSPI1_MISO
> 0x021C 0x0484 0x05C4 0x3 0x1 +#define
> MX8MN_IOMUXC_I2C2_SCL_GPIO5_IO16
> 0x021C 0x0484 0x0000 0x5 0x0 +#define
> MX8MN_IOMUXC_I2C2_SDA_I2C2_SDA
> 0x0220 0x0488 0x0560 0x0 0x0 +#define
> MX8MN_IOMUXC_I2C2_SDA_ENET1_1588_EVENT1_OUT
> 0x0220 0x0488 0x0000 0x1 0x0 +#define
> MX8MN_IOMUXC_I2C2_SDA_USDHC3_WP
> 0x0220 0x0488 0x05B8 0x2 0x1 +#define
> MX8MN_IOMUXC_I2C2_SDA_ECSPI1_SS0
> 0x0220 0x0488 0x0564 0x3 0x1 +#define
> MX8MN_IOMUXC_I2C2_SDA_GPIO5_IO17
> 0x0220 0x0488 0x0000 0x5 0x0 +#define
> MX8MN_IOMUXC_I2C3_SCL_I2C3_SCL
> 0x0224 0x048C 0x0588 0x0 0x0 +#define
> MX8MN_IOMUXC_I2C3_SCL_PWM4_OUT
> 0x0224 0x048C 0x0000 0x1 0x0 +#define
> MX8MN_IOMUXC_I2C3_SCL_GPT2_CLK
> 0x0224 0x048C 0x0000 0x2 0x0 +#define
> MX8MN_IOMUXC_I2C3_SCL_ECSPI2_SCLK
> 0x0224 0x048C 0x0580 0x3 0x2 +#define
> MX8MN_IOMUXC_I2C3_SCL_GPIO5_IO18
> 0x0224 0x048C 0x0000 0x5 0x0 +#define
> MX8MN_IOMUXC_I2C3_SDA_I2C3_SDA
> 0x0228 0x0490 0x05BC 0x0 0x0 +#define
> MX8MN_IOMUXC_I2C3_SDA_PWM3_OUT
> 0x0228 0x0490 0x0000 0x1 0x0 +#define
> MX8MN_IOMUXC_I2C3_SDA_GPT3_CLK
> 0x0228 0x0490 0x0000 0x2 0x0 +#define
> MX8MN_IOMUXC_I2C3_SDA_ECSPI2_MOSI
> 0x0228 0x0490 0x0590 0x3 0x2 +#define
> MX8MN_IOMUXC_I2C3_SDA_GPIO5_IO19
> 0x0228 0x0490 0x0000 0x5 0x0 +#define
> MX8MN_IOMUXC_I2C4_SCL_I2C4_SCL
> 0x022C 0x0494 0x05D4 0x0 0x0 +#define
> MX8MN_IOMUXC_I2C4_SCL_PWM2_OUT
> 0x022C 0x0494 0x0000 0x1 0x0 +#define
> MX8MN_IOMUXC_I2C4_SCL_ECSPI2_MISO
> 0x022C 0x0494 0x0578 0x3 0x2 +#define
> MX8MN_IOMUXC_I2C4_SCL_GPIO5_IO20
> 0x022C 0x0494 0x0000 0x5 0x0 +#define
> MX8MN_IOMUXC_I2C4_SDA_I2C4_SDA
> 0x0230 0x0498 0x058C 0x0 0x0 +#define
> MX8MN_IOMUXC_I2C4_SDA_PWM1_OUT
> 0x0230 0x0498 0x0000 0x1 0x0 +#define
> MX8MN_IOMUXC_I2C4_SDA_ECSPI2_SS0
> 0x0230 0x0498 0x0570 0x3 0x1 +#define
> MX8MN_IOMUXC_I2C4_SDA_GPIO5_IO21
> 0x0230 0x0498 0x0000 0x5 0x0 +#define
> MX8MN_IOMUXC_UART1_RXD_UART1_DCE_RX
> 0x0234 0x049C 0x04F4 0x0 0x0 +#define
> MX8MN_IOMUXC_UART1_RXD_UART1_DTE_TX
> 0x0234 0x049C 0x0000 0x0 0x0 +#define
> MX8MN_IOMUXC_UART1_RXD_ECSPI3_SCLK
> 0x0234 0x049C 0x0000 0x1 0x0 +#define
> MX8MN_IOMUXC_UART1_RXD_GPIO5_IO22
> 0x0234 0x049C 0x0000 0x5 0x0 +#define
> MX8MN_IOMUXC_UART1_TXD_UART1_DCE_TX
> 0x0238 0x04A0 0x0000 0x0 0x0 +#define
> MX8MN_IOMUXC_UART1_TXD_UART1_DTE_RX
> 0x0238 0x04A0 0x04F4 0x0 0x1 +#define
> MX8MN_IOMUXC_UART1_TXD_ECSPI3_MOSI
> 0x0238 0x04A0 0x0000 0x1 0x0 +#define
> MX8MN_IOMUXC_UART1_TXD_GPIO5_IO23
> 0x0238 0x04A0 0x0000 0x5 0x0 +#define
> MX8MN_IOMUXC_UART2_RXD_UART2_DCE_RX
> 0x023C 0x04A4 0x04FC 0x0 0x0 +#define
> MX8MN_IOMUXC_UART2_RXD_UART2_DTE_TX
> 0x023C 0x04A4 0x0000 0x0 0x0 +#define
> MX8MN_IOMUXC_UART2_RXD_ECSPI3_MISO
> 0x023C 0x04A4 0x0000 0x1 0x0 +#define
> MX8MN_IOMUXC_UART2_RXD_GPT1_COMPARE3
> 0x023C 0x04A4 0x0000 0x3 0x0 +#define
> MX8MN_IOMUXC_UART2_RXD_GPIO5_IO24
> 0x023C 0x04A4 0x0000 0x5 0x0 +#define
> MX8MN_IOMUXC_UART2_TXD_UART2_DCE_TX
> 0x0240 0x04A8 0x0000 0x0 0x0 +#define
> MX8MN_IOMUXC_UART2_TXD_UART2_DTE_RX
> 0x0240 0x04A8 0x04FC 0x0 0x1 +#define
> MX8MN_IOMUXC_UART2_TXD_ECSPI3_SS0
> 0x0240 0x04A8 0x0000 0x1 0x0 +#define
> MX8MN_IOMUXC_UART2_TXD_GPT1_COMPARE2
> 0x0240 0x04A8 0x0000 0x3 0x0 +#define
> MX8MN_IOMUXC_UART2_TXD_GPIO5_IO25
> 0x0240 0x04A8 0x0000 0x5 0x0 +#define
> MX8MN_IOMUXC_UART3_RXD_UART3_DCE_RX
> 0x0244 0x04AC 0x0504 0x0 0x2 +#define
> MX8MN_IOMUXC_UART3_RXD_UART3_DTE_TX
> 0x0244 0x04AC 0x0000 0x0 0x0 +#define
> MX8MN_IOMUXC_UART3_RXD_UART1_DCE_CTS_B
> 0x0244 0x04AC 0x0000 0x1 0x0 +#define
> MX8MN_IOMUXC_UART3_RXD_UART1_DTE_RTS_B
> 0x0244 0x04AC 0x04F0 0x1 0x0 +#define
> MX8MN_IOMUXC_UART3_RXD_USDHC3_RESET_B
> 0x0244 0x04AC 0x0000 0x2 0x0 +#define
> MX8MN_IOMUXC_UART3_RXD_GPT1_CAPTURE2
> 0x0244 0x04AC 0x05EC 0x3 0x1 +#define
> MX8MN_IOMUXC_UART3_RXD_GPIO5_IO26
> 0x0244 0x04AC 0x0000 0x5 0x0 +#define
> MX8MN_IOMUXC_UART3_TXD_UART3_DCE_TX
> 0x0248 0x04B0 0x0000 0x0 0x0 +#define
> MX8MN_IOMUXC_UART3_TXD_UART3_DTE_RX
> 0x0248 0x04B0 0x0504 0x0 0x3 +#define
> MX8MN_IOMUXC_UART3_TXD_UART1_DCE_RTS_B
> 0x0248 0x04B0 0x04F0 0x1 0x1 +#define
> MX8MN_IOMUXC_UART3_TXD_UART1_DTE_CTS_B
> 0x0248 0x04B0 0x0000 0x1 0x0 +#define
> MX8MN_IOMUXC_UART3_TXD_USDHC3_VSELECT
> 0x0248 0x04B0 0x0000 0x2 0x0 +#define
> MX8MN_IOMUXC_UART3_TXD_GPT1_CLK
> 0x0248 0x04B0 0x05E8 0x3 0x1 +#define
> MX8MN_IOMUXC_UART3_TXD_GPIO5_IO27
> 0x0248 0x04B0 0x0000 0x5 0x0 +#define
> MX8MN_IOMUXC_UART4_RXD_UART4_DCE_RX
> 0x024C 0x04B4 0x050C 0x0 0x2 +#define
> MX8MN_IOMUXC_UART4_RXD_UART4_DTE_TX
> 0x024C 0x04B4 0x0000 0x0 0x0 +#define
> MX8MN_IOMUXC_UART4_RXD_UART2_DCE_CTS_B
> 0x024C 0x04B4 0x0000 0x1 0x0 +#define
> MX8MN_IOMUXC_UART4_RXD_UART2_DTE_RTS_B
> 0x024C 0x04B4 0x04F8 0x1 0x0 +#define
> MX8MN_IOMUXC_UART4_RXD_GPT1_COMPARE1
> 0x024C 0x04B4 0x0000 0x3 0x0 +#define
> MX8MN_IOMUXC_UART4_RXD_GPIO5_IO28
> 0x024C 0x04B4 0x0000 0x5 0x0 +#define
> MX8MN_IOMUXC_UART4_TXD_UART4_DCE_TX
> 0x0250 0x04B8 0x0000 0x0 0x0 +#define
> MX8MN_IOMUXC_UART4_TXD_UART4_DTE_RX
> 0x0250 0x04B8 0x050C 0x0 0x3 +#define
> MX8MN_IOMUXC_UART4_TXD_UART2_DCE_RTS_B
> 0x0250 0x04B8 0x04F8 0x1 0x1 +#define
> MX8MN_IOMUXC_UART4_TXD_UART2_DTE_CTS_B
> 0x0250 0x04B8 0x0000 0x1 0x0 +#define
> MX8MN_IOMUXC_UART4_TXD_GPT1_CAPTURE1
> 0x0250 0x04B8 0x05F0 0x3 0x1 +#define
> MX8MN_IOMUXC_UART4_TXD_GPIO5_IO29
> 0x0250 0x04B8 0x0000 0x5 0x0 + +#endif /* __DTS_IMX8MN_PINFUNC_H */
> diff --git a/arch/arm/dts/imx8mn.dtsi b/arch/arm/dts/imx8mn.dtsi new
> file mode 100644 index 0000000000..f5eff35986 --- /dev/null +++
> b/arch/arm/dts/imx8mn.dtsi @@ -0,0 +1,712 @@ +//
> SPDX-License-Identifier: (GPL-2.0+ OR MIT) +/*
> + * Copyright 2019 NXP
> + */
> +
> +#include <dt-bindings/clock/imx8mn-clock.h>
> +#include <dt-bindings/gpio/gpio.h>
> +#include <dt-bindings/input/input.h>
> +#include <dt-bindings/interrupt-controller/arm-gic.h>
> +
> +#include "imx8mn-pinfunc.h"
> +
> +/ {
> +	compatible = "fsl,imx8mn";
> +	interrupt-parent = <&gic>;
> +	#address-cells = <2>;
> +	#size-cells = <2>;
> +
> +	aliases {
> +		ethernet0 = &fec1;
> +		gpio0 = &gpio1;
> +		gpio1 = &gpio2;
> +		gpio2 = &gpio3;
> +		gpio3 = &gpio4;
> +		gpio4 = &gpio5;
> +		i2c0 = &i2c1;
> +		i2c1 = &i2c2;
> +		i2c2 = &i2c3;
> +		i2c3 = &i2c4;
> +		mmc0 = &usdhc1;
> +		mmc1 = &usdhc2;
> +		mmc2 = &usdhc3;
> +		serial0 = &uart1;
> +		serial1 = &uart2;
> +		serial2 = &uart3;
> +		serial3 = &uart4;
> +		spi0 = &ecspi1;
> +		spi1 = &ecspi2;
> +		spi2 = &ecspi3;
> +	};
> +
> +	cpus {
> +		#address-cells = <1>;
> +		#size-cells = <0>;
> +
> +		A53_0: cpu at 0 {
> +			device_type = "cpu";
> +			compatible = "arm,cortex-a53";
> +			reg = <0x0>;
> +			clock-latency = <61036>;
> +			clocks = <&clk IMX8MN_CLK_ARM>;
> +			enable-method = "psci";
> +			next-level-cache = <&A53_L2>;
> +		};
> +
> +		A53_1: cpu at 1 {
> +			device_type = "cpu";
> +			compatible = "arm,cortex-a53";
> +			reg = <0x1>;
> +			clock-latency = <61036>;
> +			clocks = <&clk IMX8MN_CLK_ARM>;
> +			enable-method = "psci";
> +			next-level-cache = <&A53_L2>;
> +		};
> +
> +		A53_2: cpu at 2 {
> +			device_type = "cpu";
> +			compatible = "arm,cortex-a53";
> +			reg = <0x2>;
> +			clock-latency = <61036>;
> +			clocks = <&clk IMX8MN_CLK_ARM>;
> +			enable-method = "psci";
> +			next-level-cache = <&A53_L2>;
> +		};
> +
> +		A53_3: cpu at 3 {
> +			device_type = "cpu";
> +			compatible = "arm,cortex-a53";
> +			reg = <0x3>;
> +			clock-latency = <61036>;
> +			clocks = <&clk IMX8MN_CLK_ARM>;
> +			enable-method = "psci";
> +			next-level-cache = <&A53_L2>;
> +		};
> +
> +		A53_L2: l2-cache0 {
> +			compatible = "cache";
> +		};
> +	};
> +
> +	memory at 40000000 {
> +		device_type = "memory";
> +		reg = <0x0 0x40000000 0 0x80000000>;
> +	};
> +
> +	osc_32k: clock-osc-32k {
> +		compatible = "fixed-clock";
> +		#clock-cells = <0>;
> +		clock-frequency = <32768>;
> +		clock-output-names = "osc_32k";
> +	};
> +
> +	osc_24m: clock-osc-24m {
> +		compatible = "fixed-clock";
> +		#clock-cells = <0>;
> +		clock-frequency = <24000000>;
> +		clock-output-names = "osc_24m";
> +	};
> +
> +	clk_ext1: clock-ext1 {
> +		compatible = "fixed-clock";
> +		#clock-cells = <0>;
> +		clock-frequency = <133000000>;
> +		clock-output-names = "clk_ext1";
> +	};
> +
> +	clk_ext2: clock-ext2 {
> +		compatible = "fixed-clock";
> +		#clock-cells = <0>;
> +		clock-frequency = <133000000>;
> +		clock-output-names = "clk_ext2";
> +	};
> +
> +	clk_ext3: clock-ext3 {
> +		compatible = "fixed-clock";
> +		#clock-cells = <0>;
> +		clock-frequency = <133000000>;
> +		clock-output-names = "clk_ext3";
> +	};
> +
> +	clk_ext4: clock-ext4 {
> +		compatible = "fixed-clock";
> +		#clock-cells = <0>;
> +		clock-frequency= <133000000>;
> +		clock-output-names = "clk_ext4";
> +	};
> +
> +	psci {
> +		compatible = "arm,psci-1.0";
> +		method = "smc";
> +	};
> +
> +	timer {
> +		compatible = "arm,armv8-timer";
> +		interrupts = <GIC_PPI 13 (GIC_CPU_MASK_SIMPLE(6) |
> IRQ_TYPE_LEVEL_LOW)>,
> +			     <GIC_PPI 14 (GIC_CPU_MASK_SIMPLE(6) |
> IRQ_TYPE_LEVEL_LOW)>,
> +			     <GIC_PPI 11 (GIC_CPU_MASK_SIMPLE(6) |
> IRQ_TYPE_LEVEL_LOW)>,
> +			     <GIC_PPI 10 (GIC_CPU_MASK_SIMPLE(6) |
> IRQ_TYPE_LEVEL_LOW)>;
> +		clock-frequency = <8000000>;
> +		arm,no-tick-in-suspend;
> +	};
> +
> +	soc at 0 {
> +		compatible = "simple-bus";
> +		#address-cells = <1>;
> +		#size-cells = <1>;
> +		ranges = <0x0 0x0 0x0 0x3e000000>;
> +
> +		aips1: bus at 30000000 {
> +			compatible = "fsl,aips-bus", "simple-bus";
> +			reg = <0x30000000 0x400000>;
> +			#address-cells = <1>;
> +			#size-cells = <1>;
> +			ranges;
> +
> +			gpio1: gpio at 30200000 {
> +				compatible = "fsl,imx8mn-gpio",
> "fsl,imx35-gpio";
> +				reg = <0x30200000 0x10000>;
> +				interrupts = <GIC_SPI 64
> IRQ_TYPE_LEVEL_HIGH>,
> +					     <GIC_SPI 65
> IRQ_TYPE_LEVEL_HIGH>;
> +				clocks = <&clk
> IMX8MN_CLK_GPIO1_ROOT>;
> +				gpio-controller;
> +				#gpio-cells = <2>;
> +				interrupt-controller;
> +				#interrupt-cells = <2>;
> +			};
> +
> +			gpio2: gpio at 30210000 {
> +				compatible = "fsl,imx8mn-gpio",
> "fsl,imx35-gpio";
> +				reg = <0x30210000 0x10000>;
> +				interrupts = <GIC_SPI 66
> IRQ_TYPE_LEVEL_HIGH>,
> +					     <GIC_SPI 67
> IRQ_TYPE_LEVEL_HIGH>;
> +				clocks = <&clk
> IMX8MN_CLK_GPIO2_ROOT>;
> +				gpio-controller;
> +				#gpio-cells = <2>;
> +				interrupt-controller;
> +				#interrupt-cells = <2>;
> +			};
> +
> +			gpio3: gpio at 30220000 {
> +				compatible = "fsl,imx8mn-gpio",
> "fsl,imx35-gpio";
> +				reg = <0x30220000 0x10000>;
> +				interrupts = <GIC_SPI 68
> IRQ_TYPE_LEVEL_HIGH>,
> +					     <GIC_SPI 69
> IRQ_TYPE_LEVEL_HIGH>;
> +				clocks = <&clk
> IMX8MN_CLK_GPIO3_ROOT>;
> +				gpio-controller;
> +				#gpio-cells = <2>;
> +				interrupt-controller;
> +				#interrupt-cells = <2>;
> +			};
> +
> +			gpio4: gpio at 30230000 {
> +				compatible = "fsl,imx8mn-gpio",
> "fsl,imx35-gpio";
> +				reg = <0x30230000 0x10000>;
> +				interrupts = <GIC_SPI 70
> IRQ_TYPE_LEVEL_HIGH>,
> +					     <GIC_SPI 71
> IRQ_TYPE_LEVEL_HIGH>;
> +				clocks = <&clk
> IMX8MN_CLK_GPIO4_ROOT>;
> +				gpio-controller;
> +				#gpio-cells = <2>;
> +				interrupt-controller;
> +				#interrupt-cells = <2>;
> +			};
> +
> +			gpio5: gpio at 30240000 {
> +				compatible = "fsl,imx8mn-gpio",
> "fsl,imx35-gpio";
> +				reg = <0x30240000 0x10000>;
> +				interrupts = <GIC_SPI 72
> IRQ_TYPE_LEVEL_HIGH>,
> +					     <GIC_SPI 73
> IRQ_TYPE_LEVEL_HIGH>;
> +				clocks = <&clk
> IMX8MN_CLK_GPIO5_ROOT>;
> +				gpio-controller;
> +				#gpio-cells = <2>;
> +				interrupt-controller;
> +				#interrupt-cells = <2>;
> +			};
> +
> +			wdog1: watchdog at 30280000 {
> +				compatible = "fsl,imx8mn-wdt",
> "fsl,imx21-wdt";
> +				reg = <0x30280000 0x10000>;
> +				interrupts = <GIC_SPI 78
> IRQ_TYPE_LEVEL_HIGH>;
> +				clocks = <&clk
> IMX8MN_CLK_WDOG1_ROOT>;
> +				status = "disabled";
> +			};
> +
> +			wdog2: watchdog at 30290000 {
> +				compatible = "fsl,imx8mn-wdt",
> "fsl,imx21-wdt";
> +				reg = <0x30290000 0x10000>;
> +				interrupts = <GIC_SPI 79
> IRQ_TYPE_LEVEL_HIGH>;
> +				clocks = <&clk
> IMX8MN_CLK_WDOG2_ROOT>;
> +				status = "disabled";
> +			};
> +
> +			wdog3: watchdog at 302a0000 {
> +				compatible = "fsl,imx8mn-wdt",
> "fsl,imx21-wdt";
> +				reg = <0x302a0000 0x10000>;
> +				interrupts = <GIC_SPI 10
> IRQ_TYPE_LEVEL_HIGH>;
> +				clocks = <&clk
> IMX8MN_CLK_WDOG3_ROOT>;
> +				status = "disabled";
> +			};
> +
> +			sdma3: dma-controller at 302b0000 {
> +				compatible = "fsl,imx8mn-sdma",
> "fsl,imx7d-sdma";
> +				reg = <0x302b0000 0x10000>;
> +				interrupts = <GIC_SPI 34
> IRQ_TYPE_LEVEL_HIGH>;
> +				clocks = <&clk
> IMX8MN_CLK_SDMA3_ROOT>,
> +				 <&clk IMX8MN_CLK_SDMA3_ROOT>;
> +				clock-names = "ipg", "ahb";
> +				#dma-cells = <3>;
> +				fsl,sdma-ram-script-name =
> "imx/sdma/sdma-imx7d.bin";
> +			};
> +
> +			sdma2: dma-controller at 302c0000 {
> +				compatible = "fsl,imx8mn-sdma",
> "fsl,imx7d-sdma";
> +				reg = <0x302c0000 0x10000>;
> +				interrupts = <GIC_SPI 103
> IRQ_TYPE_LEVEL_HIGH>;
> +				clocks = <&clk
> IMX8MN_CLK_SDMA2_ROOT>,
> +					 <&clk
> IMX8MN_CLK_SDMA2_ROOT>;
> +				clock-names = "ipg", "ahb";
> +				#dma-cells = <3>;
> +				fsl,sdma-ram-script-name =
> "imx/sdma/sdma-imx7d.bin";
> +			};
> +
> +			iomuxc: pinctrl at 30330000 {
> +				compatible = "fsl,imx8mn-iomuxc";
> +				reg = <0x30330000 0x10000>;
> +			};
> +
> +			gpr: iomuxc-gpr at 30340000 {
> +				compatible =
> "fsl,imx8mn-iomuxc-gpr", "syscon";
> +				reg = <0x30340000 0x10000>;
> +			};
> +
> +			ocotp: ocotp-ctrl at 30350000 {
> +				compatible = "fsl,imx8mn-ocotp",
> "fsl,imx7d-ocotp", "syscon";
> +				reg = <0x30350000 0x10000>;
> +				clocks = <&clk
> IMX8MN_CLK_OCOTP_ROOT>;
> +			};
> +
> +			anatop: anatop at 30360000 {
> +				compatible = "fsl,imx8mn-anatop",
> "fsl,imx8mm-anatop",
> +					     "syscon", "simple-bus";
> +				reg = <0x30360000 0x10000>;
> +			};
> +
> +			snvs: snvs at 30370000 {
> +				compatible =
> "fsl,sec-v4.0-mon","syscon", "simple-mfd";
> +				reg = <0x30370000 0x10000>;
> +
> +				snvs_rtc: snvs-rtc-lp {
> +					compatible =
> "fsl,sec-v4.0-mon-rtc-lp";
> +					regmap = <&snvs>;
> +					offset = <0x34>;
> +					interrupts = <GIC_SPI 19
> IRQ_TYPE_LEVEL_HIGH>,
> +						     <GIC_SPI 20
> IRQ_TYPE_LEVEL_HIGH>;
> +					clock-names = "snvs-rtc";
> +				};
> +
> +				snvs_pwrkey: snvs-powerkey {
> +					compatible =
> "fsl,sec-v4.0-pwrkey";
> +					regmap = <&snvs>;
> +					interrupts = <GIC_SPI 4
> IRQ_TYPE_LEVEL_HIGH>;
> +					linux,keycode = <KEY_POWER>;
> +					wakeup-source;
> +					status = "disabled";
> +				};
> +			};
> +
> +			clk: clock-controller at 30380000 {
> +				compatible = "fsl,imx8mn-ccm";
> +				reg = <0x30380000 0x10000>;
> +				#clock-cells = <1>;
> +				clocks = <&osc_32k>, <&osc_24m>,
> <&clk_ext1>, <&clk_ext2>,
> +					 <&clk_ext3>, <&clk_ext4>;
> +				clock-names = "osc_32k", "osc_24m",
> "clk_ext1", "clk_ext2",
> +					      "clk_ext3", "clk_ext4";
> +			};
> +
> +			src: reset-controller at 30390000 {
> +				compatible = "fsl,imx8mn-src",
> "syscon";
> +				reg = <0x30390000 0x10000>;
> +				interrupts = <GIC_SPI 89
> IRQ_TYPE_LEVEL_HIGH>;
> +				#reset-cells = <1>;
> +			};
> +		};
> +
> +		aips2: bus at 30400000 {
> +			compatible = "fsl,aips-bus", "simple-bus";
> +			reg = <0x30400000 0x400000>;
> +			#address-cells = <1>;
> +			#size-cells = <1>;
> +			ranges;
> +
> +			pwm1: pwm at 30660000 {
> +				compatible = "fsl,imx8mn-pwm",
> "fsl,imx27-pwm";
> +				reg = <0x30660000 0x10000>;
> +				interrupts = <GIC_SPI 81
> IRQ_TYPE_LEVEL_HIGH>;
> +				clocks = <&clk IMX8MN_CLK_PWM1_ROOT>,
> +					<&clk IMX8MN_CLK_PWM1_ROOT>;
> +				clock-names = "ipg", "per";
> +				#pwm-cells = <2>;
> +				status = "disabled";
> +			};
> +
> +			pwm2: pwm at 30670000 {
> +				compatible = "fsl,imx8mn-pwm",
> "fsl,imx27-pwm";
> +				reg = <0x30670000 0x10000>;
> +				interrupts = <GIC_SPI 82
> IRQ_TYPE_LEVEL_HIGH>;
> +				clocks = <&clk IMX8MN_CLK_PWM2_ROOT>,
> +					 <&clk IMX8MN_CLK_PWM2_ROOT>;
> +				clock-names = "ipg", "per";
> +				#pwm-cells = <2>;
> +				status = "disabled";
> +			};
> +
> +			pwm3: pwm at 30680000 {
> +				compatible = "fsl,imx8mn-pwm",
> "fsl,imx27-pwm";
> +				reg = <0x30680000 0x10000>;
> +				interrupts = <GIC_SPI 83
> IRQ_TYPE_LEVEL_HIGH>;
> +				clocks = <&clk IMX8MN_CLK_PWM3_ROOT>,
> +					 <&clk IMX8MN_CLK_PWM3_ROOT>;
> +				clock-names = "ipg", "per";
> +				#pwm-cells = <2>;
> +				status = "disabled";
> +			};
> +
> +			pwm4: pwm at 30690000 {
> +				compatible = "fsl,imx8mn-pwm",
> "fsl,imx27-pwm";
> +				reg = <0x30690000 0x10000>;
> +				interrupts = <GIC_SPI 84
> IRQ_TYPE_LEVEL_HIGH>;
> +				clocks = <&clk IMX8MN_CLK_PWM4_ROOT>,
> +					 <&clk IMX8MN_CLK_PWM4_ROOT>;
> +				clock-names = "ipg", "per";
> +				#pwm-cells = <2>;
> +				status = "disabled";
> +			};
> +		};
> +
> +		aips3: bus at 30800000 {
> +			compatible = "fsl,aips-bus", "simple-bus";
> +			reg = <0x30800000 0x400000>;
> +			#address-cells = <1>;
> +			#size-cells = <1>;
> +			ranges;
> +
> +			ecspi1: spi at 30820000 {
> +				compatible = "fsl,imx8mn-ecspi",
> "fsl,imx51-ecspi";
> +				#address-cells = <1>;
> +				#size-cells = <0>;
> +				reg = <0x30820000 0x10000>;
> +				interrupts = <GIC_SPI 31
> IRQ_TYPE_LEVEL_HIGH>;
> +				clocks = <&clk
> IMX8MN_CLK_ECSPI1_ROOT>,
> +					 <&clk
> IMX8MN_CLK_ECSPI1_ROOT>;
> +				clock-names = "ipg", "per";
> +				dmas = <&sdma1 0 7 1>, <&sdma1 1 7
> 2>;
> +				dma-names = "rx", "tx";
> +				status = "disabled";
> +			};
> +
> +			ecspi2: spi at 30830000 {
> +				compatible = "fsl,imx8mn-ecspi",
> "fsl,imx51-ecspi";
> +				#address-cells = <1>;
> +				#size-cells = <0>;
> +				reg = <0x30830000 0x10000>;
> +				interrupts = <GIC_SPI 32
> IRQ_TYPE_LEVEL_HIGH>;
> +				clocks = <&clk
> IMX8MN_CLK_ECSPI2_ROOT>,
> +					 <&clk
> IMX8MN_CLK_ECSPI2_ROOT>;
> +				clock-names = "ipg", "per";
> +				dmas = <&sdma1 2 7 1>, <&sdma1 3 7
> 2>;
> +				dma-names = "rx", "tx";
> +				status = "disabled";
> +			};
> +
> +			ecspi3: spi at 30840000 {
> +				compatible = "fsl,imx8mn-ecspi",
> "fsl,imx51-ecspi";
> +				#address-cells = <1>;
> +				#size-cells = <0>;
> +				reg = <0x30840000 0x10000>;
> +				interrupts = <GIC_SPI 33
> IRQ_TYPE_LEVEL_HIGH>;
> +				clocks = <&clk
> IMX8MN_CLK_ECSPI3_ROOT>,
> +					 <&clk
> IMX8MN_CLK_ECSPI3_ROOT>;
> +				clock-names = "ipg", "per";
> +				dmas = <&sdma1 4 7 1>, <&sdma1 5 7
> 2>;
> +				dma-names = "rx", "tx";
> +				status = "disabled";
> +			};
> +
> +			uart1: serial at 30860000 {
> +				compatible = "fsl,imx8mn-uart",
> "fsl,imx6q-uart";
> +				reg = <0x30860000 0x10000>;
> +				interrupts = <GIC_SPI 26
> IRQ_TYPE_LEVEL_HIGH>;
> +				clocks = <&clk
> IMX8MN_CLK_UART1_ROOT>,
> +					 <&clk
> IMX8MN_CLK_UART1_ROOT>;
> +				clock-names = "ipg", "per";
> +				dmas = <&sdma1 22 4 0>, <&sdma1 23 4
> 0>;
> +				dma-names = "rx", "tx";
> +				status = "disabled";
> +			};
> +
> +			uart3: serial at 30880000 {
> +				compatible = "fsl,imx8mn-uart",
> "fsl,imx6q-uart";
> +				reg = <0x30880000 0x10000>;
> +				interrupts = <GIC_SPI 28
> IRQ_TYPE_LEVEL_HIGH>;
> +				clocks = <&clk
> IMX8MN_CLK_UART3_ROOT>,
> +					 <&clk
> IMX8MN_CLK_UART3_ROOT>;
> +				clock-names = "ipg", "per";
> +				dmas = <&sdma1 26 4 0>, <&sdma1 27 4
> 0>;
> +				dma-names = "rx", "tx";
> +				status = "disabled";
> +			};
> +
> +			uart2: serial at 30890000 {
> +				compatible = "fsl,imx8mn-uart",
> "fsl,imx6q-uart";
> +				reg = <0x30890000 0x10000>;
> +				interrupts = <GIC_SPI 27
> IRQ_TYPE_LEVEL_HIGH>;
> +				clocks = <&clk
> IMX8MN_CLK_UART2_ROOT>,
> +					 <&clk
> IMX8MN_CLK_UART2_ROOT>;
> +				clock-names = "ipg", "per";
> +				status = "disabled";
> +			};
> +
> +			i2c1: i2c at 30a20000 {
> +				compatible = "fsl,imx8mn-i2c",
> "fsl,imx21-i2c";
> +				#address-cells = <1>;
> +				#size-cells = <0>;
> +				reg = <0x30a20000 0x10000>;
> +				interrupts = <GIC_SPI 35
> IRQ_TYPE_LEVEL_HIGH>;
> +				clocks = <&clk IMX8MN_CLK_I2C1_ROOT>;
> +				status = "disabled";
> +			};
> +
> +			i2c2: i2c at 30a30000 {
> +				compatible = "fsl,imx8mn-i2c",
> "fsl,imx21-i2c";
> +				#address-cells = <1>;
> +				#size-cells = <0>;
> +				reg = <0x30a30000 0x10000>;
> +				interrupts = <GIC_SPI 36
> IRQ_TYPE_LEVEL_HIGH>;
> +				clocks = <&clk IMX8MN_CLK_I2C2_ROOT>;
> +				status = "disabled";
> +			};
> +
> +			i2c3: i2c at 30a40000 {
> +				#address-cells = <1>;
> +				#size-cells = <0>;
> +				compatible = "fsl,imx8mn-i2c",
> "fsl,imx21-i2c";
> +				reg = <0x30a40000 0x10000>;
> +				interrupts = <GIC_SPI 37
> IRQ_TYPE_LEVEL_HIGH>;
> +				clocks = <&clk IMX8MN_CLK_I2C3_ROOT>;
> +				status = "disabled";
> +			};
> +
> +			i2c4: i2c at 30a50000 {
> +				compatible = "fsl,imx8mn-i2c",
> "fsl,imx21-i2c";
> +				#address-cells = <1>;
> +				#size-cells = <0>;
> +				reg = <0x30a50000 0x10000>;
> +				interrupts = <GIC_SPI 38
> IRQ_TYPE_LEVEL_HIGH>;
> +				clocks = <&clk IMX8MN_CLK_I2C4_ROOT>;
> +				status = "disabled";
> +			};
> +
> +			uart4: serial at 30a60000 {
> +				compatible = "fsl,imx8mn-uart",
> "fsl,imx6q-uart";
> +				reg = <0x30a60000 0x10000>;
> +				interrupts = <GIC_SPI 29
> IRQ_TYPE_LEVEL_HIGH>;
> +				clocks = <&clk
> IMX8MN_CLK_UART4_ROOT>,
> +					 <&clk
> IMX8MN_CLK_UART4_ROOT>;
> +				clock-names = "ipg", "per";
> +				dmas = <&sdma1 28 4 0>, <&sdma1 29 4
> 0>;
> +				dma-names = "rx", "tx";
> +				status = "disabled";
> +			};
> +
> +			usdhc1: mmc at 30b40000 {
> +				compatible = "fsl,imx8mn-usdhc",
> "fsl,imx7d-usdhc";
> +				reg = <0x30b40000 0x10000>;
> +				interrupts = <GIC_SPI 22
> IRQ_TYPE_LEVEL_HIGH>;
> +				clocks = <&clk IMX8MN_CLK_DUMMY>,
> +					 <&clk
> IMX8MN_CLK_NAND_USDHC_BUS>,
> +					 <&clk
> IMX8MN_CLK_USDHC1_ROOT>;
> +				clock-names = "ipg", "ahb", "per";
> +				assigned-clocks = <&clk
> IMX8MN_CLK_USDHC1>;
> +				assigned-clock-rates = <400000000>;
> +				fsl,tuning-start-tap = <20>;
> +				fsl,tuning-step= <2>;
> +				bus-width = <4>;
> +				status = "disabled";
> +			};
> +
> +			usdhc2: mmc at 30b50000 {
> +				compatible = "fsl,imx8mn-usdhc",
> "fsl,imx7d-usdhc";
> +				reg = <0x30b50000 0x10000>;
> +				interrupts = <GIC_SPI 23
> IRQ_TYPE_LEVEL_HIGH>;
> +				clocks = <&clk IMX8MN_CLK_DUMMY>,
> +					 <&clk
> IMX8MN_CLK_NAND_USDHC_BUS>,
> +					 <&clk
> IMX8MN_CLK_USDHC2_ROOT>;
> +				clock-names = "ipg", "ahb", "per";
> +				fsl,tuning-start-tap = <20>;
> +				fsl,tuning-step= <2>;
> +				bus-width = <4>;
> +				status = "disabled";
> +			};
> +
> +			usdhc3: mmc at 30b60000 {
> +				compatible = "fsl,imx8mn-usdhc",
> "fsl,imx7d-usdhc";
> +				reg = <0x30b60000 0x10000>;
> +				interrupts = <GIC_SPI 24
> IRQ_TYPE_LEVEL_HIGH>;
> +				clocks = <&clk IMX8MN_CLK_DUMMY>,
> +					 <&clk
> IMX8MN_CLK_NAND_USDHC_BUS>,
> +					 <&clk
> IMX8MN_CLK_USDHC3_ROOT>;
> +				clock-names = "ipg", "ahb", "per";
> +				assigned-clocks = <&clk
> IMX8MN_CLK_USDHC3_ROOT>;
> +				assigned-clock-rates = <400000000>;
> +				fsl,tuning-start-tap = <20>;
> +				fsl,tuning-step= <2>;
> +				bus-width = <4>;
> +				status = "disabled";
> +			};
> +
> +			sdma1: dma-controller at 30bd0000 {
> +				compatible = "fsl,imx8mn-sdma",
> "fsl,imx7d-sdma";
> +				reg = <0x30bd0000 0x10000>;
> +				interrupts = <GIC_SPI 2
> IRQ_TYPE_LEVEL_HIGH>;
> +				clocks = <&clk
> IMX8MN_CLK_SDMA1_ROOT>,
> +					 <&clk
> IMX8MN_CLK_SDMA1_ROOT>;
> +				clock-names = "ipg", "ahb";
> +				#dma-cells = <3>;
> +				fsl,sdma-ram-script-name =
> "imx/sdma/sdma-imx7d.bin";
> +			};
> +
> +			fec1: ethernet at 30be0000 {
> +				compatible = "fsl,imx8mn-fec",
> "fsl,imx6sx-fec";
> +				reg = <0x30be0000 0x10000>;
> +				interrupts = <GIC_SPI 118
> IRQ_TYPE_LEVEL_HIGH>,
> +					     <GIC_SPI 119
> IRQ_TYPE_LEVEL_HIGH>,
> +					     <GIC_SPI 120
> IRQ_TYPE_LEVEL_HIGH>;
> +				clocks = <&clk
> IMX8MN_CLK_ENET1_ROOT>,
> +					 <&clk
> IMX8MN_CLK_ENET1_ROOT>,
> +					 <&clk
> IMX8MN_CLK_ENET_TIMER>,
> +					 <&clk IMX8MN_CLK_ENET_REF>,
> +					 <&clk
> IMX8MN_CLK_ENET_PHY_REF>;
> +				clock-names = "ipg", "ahb", "ptp",
> +					      "enet_clk_ref",
> "enet_out";
> +				assigned-clocks = <&clk
> IMX8MN_CLK_ENET_AXI>,
> +						  <&clk
> IMX8MN_CLK_ENET_TIMER>,
> +						  <&clk
> IMX8MN_CLK_ENET_REF>,
> +						  <&clk
> IMX8MN_CLK_ENET_TIMER>;
> +				assigned-clock-parents = <&clk
> IMX8MN_SYS_PLL1_266M>,
> +							 <&clk
> IMX8MN_SYS_PLL2_100M>,
> +							 <&clk
> IMX8MN_SYS_PLL2_125M>;
> +				assigned-clock-rates = <0>, <0>,
> <125000000>, <100000000>;
> +				fsl,num-tx-queues = <3>;
> +				fsl,num-rx-queues = <3>;
> +				status = "disabled";
> +			};
> +
> +		};
> +
> +		aips4: bus at 32c00000 {
> +			compatible = "fsl,aips-bus", "simple-bus";
> +			reg = <0x32c00000 0x400000>;
> +			#address-cells = <1>;
> +			#size-cells = <1>;
> +			ranges;
> +
> +			usbotg1: usb at 32e40000 {
> +				compatible = "fsl,imx8mn-usb",
> "fsl,imx7d-usb";
> +				reg = <0x32e40000 0x200>;
> +				interrupts = <GIC_SPI 40
> IRQ_TYPE_LEVEL_HIGH>;
> +				clocks = <&clk
> IMX8MN_CLK_USB1_CTRL_ROOT>;
> +				clock-names = "usb1_ctrl_root_clk";
> +				assigned-clocks = <&clk
> IMX8MN_CLK_USB_BUS>,
> +						  <&clk
> IMX8MN_CLK_USB_CORE_REF>;
> +				assigned-clock-parents = <&clk
> IMX8MN_SYS_PLL2_500M>,
> +							 <&clk
> IMX8MN_SYS_PLL1_100M>;
> +				fsl,usbphy = <&usbphynop1>;
> +				fsl,usbmisc = <&usbmisc1 0>;
> +				status = "disabled";
> +			};
> +
> +			usbmisc1: usbmisc at 32e40200 {
> +				compatible = "fsl,imx8mn-usbmisc",
> "fsl,imx7d-usbmisc";
> +				#index-cells = <1>;
> +				reg = <0x32e40200 0x200>;
> +			};
> +
> +			usbotg2: usb at 32e50000 {
> +				compatible = "fsl,imx8mn-usb",
> "fsl,imx7d-usb";
> +				reg = <0x32e50000 0x200>;
> +				interrupts = <GIC_SPI 41
> IRQ_TYPE_LEVEL_HIGH>;
> +				clocks = <&clk
> IMX8MN_CLK_USB1_CTRL_ROOT>;
> +				clock-names = "usb1_ctrl_root_clk";
> +				assigned-clocks = <&clk
> IMX8MN_CLK_USB_BUS>,
> +						  <&clk
> IMX8MN_CLK_USB_CORE_REF>;
> +				assigned-clock-parents = <&clk
> IMX8MN_SYS_PLL2_500M>,
> +							 <&clk
> IMX8MN_SYS_PLL1_100M>;
> +				fsl,usbphy = <&usbphynop2>;
> +				fsl,usbmisc = <&usbmisc2 0>;
> +				status = "disabled";
> +			};
> +
> +			usbmisc2: usbmisc at 32e50200 {
> +				compatible = "fsl,imx8mn-usbmisc",
> "fsl,imx7d-usbmisc";
> +				#index-cells = <1>;
> +				reg = <0x32e50200 0x200>;
> +			};
> +
> +		};
> +
> +		dma_apbh: dma-controller at 33000000 {
> +			compatible = "fsl,imx7d-dma-apbh",
> "fsl,imx28-dma-apbh";
> +			reg = <0x33000000 0x2000>;
> +			interrupts = <GIC_SPI 12
> IRQ_TYPE_LEVEL_HIGH>,
> +				     <GIC_SPI 12
> IRQ_TYPE_LEVEL_HIGH>,
> +				     <GIC_SPI 12
> IRQ_TYPE_LEVEL_HIGH>,
> +				     <GIC_SPI 12
> IRQ_TYPE_LEVEL_HIGH>;
> +			interrupt-names = "gpmi0", "gpmi1", "gpmi2",
> "gpmi3";
> +			#dma-cells = <1>;
> +			dma-channels = <4>;
> +			clocks = <&clk
> IMX8MN_CLK_NAND_USDHC_BUS_RAWNAND_CLK>;
> +		};
> +
> +		gpmi: nand-controller at 33002000 {
> +			compatible = "fsl,imx8mn-gpmi-nand",
> "fsl,imx7d-gpmi-nand";
> +			#address-cells = <1>;
> +			#size-cells = <1>;
> +			reg = <0x33002000 0x2000>, <0x33004000
> 0x4000>;
> +			reg-names = "gpmi-nand", "bch";
> +			interrupts = <GIC_SPI 14
> IRQ_TYPE_LEVEL_HIGH>;
> +			interrupt-names = "bch";
> +			clocks = <&clk IMX8MN_CLK_NAND_ROOT>,
> +				 <&clk
> IMX8MN_CLK_NAND_USDHC_BUS_RAWNAND_CLK>;
> +			clock-names = "gpmi_io", "gpmi_bch_apb";
> +			dmas = <&dma_apbh 0>;
> +			dma-names = "rx-tx";
> +			status = "disabled";
> +		};
> +
> +		gic: interrupt-controller at 38800000 {
> +			compatible = "arm,gic-v3";
> +			reg = <0x38800000 0x10000>,
> +			      <0x38880000 0xc0000>;
> +			#interrupt-cells = <3>;
> +			interrupt-controller;
> +			interrupts = <GIC_PPI 9 IRQ_TYPE_LEVEL_HIGH>;
> +		};
> +	};
> +
> +	usbphynop1: usbphynop1 {
> +		compatible = "usb-nop-xceiv";
> +		clocks = <&clk IMX8MN_CLK_USB_PHY_REF>;
> +		assigned-clocks = <&clk IMX8MN_CLK_USB_PHY_REF>;
> +		assigned-clock-parents = <&clk IMX8MN_SYS_PLL1_100M>;
> +		clock-names = "main_clk";
> +	};
> +
> +	usbphynop2: usbphynop2 {
> +		compatible = "usb-nop-xceiv";
> +		clocks = <&clk IMX8MN_CLK_USB_PHY_REF>;
> +		assigned-clocks = <&clk IMX8MN_CLK_USB_PHY_REF>;
> +		assigned-clock-parents = <&clk IMX8MN_SYS_PLL1_100M>;
> +		clock-names = "main_clk";
> +	};
> +};
> diff --git a/include/dt-bindings/clock/imx8mn-clock.h
> b/include/dt-bindings/clock/imx8mn-clock.h new file mode 100644
> index 0000000000..5255b1c242
> --- /dev/null
> +++ b/include/dt-bindings/clock/imx8mn-clock.h
> @@ -0,0 +1,215 @@
> +/* SPDX-License-Identifier: GPL-2.0 */
> +/*
> + * Copyright 2018-2019 NXP
> + */
> +
> +#ifndef __DT_BINDINGS_CLOCK_IMX8MN_H
> +#define __DT_BINDINGS_CLOCK_IMX8MN_H
> +
> +#define IMX8MN_CLK_DUMMY			0
> +#define IMX8MN_CLK_32K				1
> +#define IMX8MN_CLK_24M				2
> +#define IMX8MN_OSC_HDMI_CLK			3
> +#define IMX8MN_CLK_EXT1				4
> +#define IMX8MN_CLK_EXT2				5
> +#define IMX8MN_CLK_EXT3				6
> +#define IMX8MN_CLK_EXT4				7
> +#define IMX8MN_AUDIO_PLL1_REF_SEL		8
> +#define IMX8MN_AUDIO_PLL2_REF_SEL		9
> +#define IMX8MN_VIDEO_PLL1_REF_SEL		10
> +#define IMX8MN_DRAM_PLL_REF_SEL			11
> +#define IMX8MN_GPU_PLL_REF_SEL			12
> +#define IMX8MN_VPU_PLL_REF_SEL			13
> +#define IMX8MN_ARM_PLL_REF_SEL			14
> +#define IMX8MN_SYS_PLL1_REF_SEL			15
> +#define IMX8MN_SYS_PLL2_REF_SEL			16
> +#define IMX8MN_SYS_PLL3_REF_SEL			17
> +#define IMX8MN_AUDIO_PLL1			18
> +#define IMX8MN_AUDIO_PLL2			19
> +#define IMX8MN_VIDEO_PLL1			20
> +#define IMX8MN_DRAM_PLL				21
> +#define IMX8MN_GPU_PLL				22
> +#define IMX8MN_VPU_PLL				23
> +#define IMX8MN_ARM_PLL				24
> +#define IMX8MN_SYS_PLL1				25
> +#define IMX8MN_SYS_PLL2				26
> +#define IMX8MN_SYS_PLL3				27
> +#define IMX8MN_AUDIO_PLL1_BYPASS		28
> +#define IMX8MN_AUDIO_PLL2_BYPASS		29
> +#define IMX8MN_VIDEO_PLL1_BYPASS		30
> +#define IMX8MN_DRAM_PLL_BYPASS			31
> +#define IMX8MN_GPU_PLL_BYPASS			32
> +#define IMX8MN_VPU_PLL_BYPASS			33
> +#define IMX8MN_ARM_PLL_BYPASS			34
> +#define IMX8MN_SYS_PLL1_BYPASS			35
> +#define IMX8MN_SYS_PLL2_BYPASS			36
> +#define IMX8MN_SYS_PLL3_BYPASS			37
> +#define IMX8MN_AUDIO_PLL1_OUT			38
> +#define IMX8MN_AUDIO_PLL2_OUT			39
> +#define IMX8MN_VIDEO_PLL1_OUT			40
> +#define IMX8MN_DRAM_PLL_OUT			41
> +#define IMX8MN_GPU_PLL_OUT			42
> +#define IMX8MN_VPU_PLL_OUT			43
> +#define IMX8MN_ARM_PLL_OUT			44
> +#define IMX8MN_SYS_PLL1_OUT			45
> +#define IMX8MN_SYS_PLL2_OUT			46
> +#define IMX8MN_SYS_PLL3_OUT			47
> +#define IMX8MN_SYS_PLL1_40M			48
> +#define IMX8MN_SYS_PLL1_80M			49
> +#define IMX8MN_SYS_PLL1_100M			50
> +#define IMX8MN_SYS_PLL1_133M			51
> +#define IMX8MN_SYS_PLL1_160M			52
> +#define IMX8MN_SYS_PLL1_200M			53
> +#define IMX8MN_SYS_PLL1_266M			54
> +#define IMX8MN_SYS_PLL1_400M			55
> +#define IMX8MN_SYS_PLL1_800M			56
> +#define IMX8MN_SYS_PLL2_50M			57
> +#define IMX8MN_SYS_PLL2_100M			58
> +#define IMX8MN_SYS_PLL2_125M			59
> +#define IMX8MN_SYS_PLL2_166M			60
> +#define IMX8MN_SYS_PLL2_200M			61
> +#define IMX8MN_SYS_PLL2_250M			62
> +#define IMX8MN_SYS_PLL2_333M			63
> +#define IMX8MN_SYS_PLL2_500M			64
> +#define IMX8MN_SYS_PLL2_1000M			65
> +
> +/* CORE CLOCK ROOT */
> +#define IMX8MN_CLK_A53_SRC			66
> +#define IMX8MN_CLK_GPU_CORE_SRC			67
> +#define IMX8MN_CLK_GPU_SHADER_SRC		68
> +#define IMX8MN_CLK_A53_CG			69
> +#define IMX8MN_CLK_GPU_CORE_CG			70
> +#define IMX8MN_CLK_GPU_SHADER_CG		71
> +#define IMX8MN_CLK_A53_DIV			72
> +#define IMX8MN_CLK_GPU_CORE_DIV			73
> +#define IMX8MN_CLK_GPU_SHADER_DIV		74
> +
> +/* BUS CLOCK ROOT */
> +#define IMX8MN_CLK_MAIN_AXI			75
> +#define IMX8MN_CLK_ENET_AXI			76
> +#define IMX8MN_CLK_NAND_USDHC_BUS		77
> +#define IMX8MN_CLK_DISP_AXI			78
> +#define IMX8MN_CLK_DISP_APB			79
> +#define IMX8MN_CLK_USB_BUS			80
> +#define IMX8MN_CLK_GPU_AXI			81
> +#define IMX8MN_CLK_GPU_AHB			82
> +#define IMX8MN_CLK_NOC				83
> +#define IMX8MN_CLK_AHB				84
> +#define IMX8MN_CLK_AUDIO_AHB			85
> +
> +/* IPG CLOCK ROOT */
> +#define IMX8MN_CLK_IPG_ROOT			86
> +#define IMX8MN_CLK_IPG_AUDIO_ROOT		87
> +
> +/* IP */
> +#define IMX8MN_CLK_DRAM_CORE			88
> +#define IMX8MN_CLK_DRAM_ALT			89
> +#define IMX8MN_CLK_DRAM_APB			90
> +#define IMX8MN_CLK_DRAM_ALT_ROOT		91
> +#define IMX8MN_CLK_DISP_PIXEL			92
> +#define IMX8MN_CLK_SAI2				93
> +#define IMX8MN_CLK_SAI3				94
> +#define IMX8MN_CLK_SAI5				95
> +#define IMX8MN_CLK_SAI6				96
> +#define IMX8MN_CLK_SPDIF1			97
> +#define IMX8MN_CLK_ENET_REF			98
> +#define IMX8MN_CLK_ENET_TIMER			99
> +#define IMX8MN_CLK_ENET_PHY_REF			100
> +#define IMX8MN_CLK_NAND				101
> +#define IMX8MN_CLK_QSPI				102
> +#define IMX8MN_CLK_USDHC1			103
> +#define IMX8MN_CLK_USDHC2			104
> +#define IMX8MN_CLK_I2C1				105
> +#define IMX8MN_CLK_I2C2				106
> +#define IMX8MN_CLK_I2C3				107
> +#define IMX8MN_CLK_I2C4				118
> +#define IMX8MN_CLK_UART1			119
> +#define IMX8MN_CLK_UART2			110
> +#define IMX8MN_CLK_UART3			111
> +#define IMX8MN_CLK_UART4			112
> +#define IMX8MN_CLK_USB_CORE_REF			113
> +#define IMX8MN_CLK_USB_PHY_REF			114
> +#define IMX8MN_CLK_ECSPI1			115
> +#define IMX8MN_CLK_ECSPI2			116
> +#define IMX8MN_CLK_PWM1				117
> +#define IMX8MN_CLK_PWM2				118
> +#define IMX8MN_CLK_PWM3				119
> +#define IMX8MN_CLK_PWM4				120
> +#define IMX8MN_CLK_WDOG				121
> +#define IMX8MN_CLK_WRCLK			122
> +#define IMX8MN_CLK_CLKO1			123
> +#define IMX8MN_CLK_CLKO2			124
> +#define IMX8MN_CLK_DSI_CORE			125
> +#define IMX8MN_CLK_DSI_PHY_REF			126
> +#define IMX8MN_CLK_DSI_DBI			127
> +#define IMX8MN_CLK_USDHC3			128
> +#define IMX8MN_CLK_CAMERA_PIXEL			129
> +#define IMX8MN_CLK_CSI1_PHY_REF			130
> +#define IMX8MN_CLK_CSI2_PHY_REF			131
> +#define IMX8MN_CLK_CSI2_ESC			132
> +#define IMX8MN_CLK_ECSPI3			133
> +#define IMX8MN_CLK_PDM				134
> +#define IMX8MN_CLK_SAI7				135
> +
> +#define IMX8MN_CLK_ECSPI1_ROOT			136
> +#define IMX8MN_CLK_ECSPI2_ROOT			137
> +#define IMX8MN_CLK_ECSPI3_ROOT			138
> +#define IMX8MN_CLK_ENET1_ROOT			139
> +#define IMX8MN_CLK_GPIO1_ROOT			140
> +#define IMX8MN_CLK_GPIO2_ROOT			141
> +#define IMX8MN_CLK_GPIO3_ROOT			142
> +#define IMX8MN_CLK_GPIO4_ROOT			143
> +#define IMX8MN_CLK_GPIO5_ROOT			144
> +#define IMX8MN_CLK_I2C1_ROOT			145
> +#define IMX8MN_CLK_I2C2_ROOT			146
> +#define IMX8MN_CLK_I2C3_ROOT			147
> +#define IMX8MN_CLK_I2C4_ROOT			148
> +#define IMX8MN_CLK_MU_ROOT			149
> +#define IMX8MN_CLK_OCOTP_ROOT			150
> +#define IMX8MN_CLK_PWM1_ROOT			151
> +#define IMX8MN_CLK_PWM2_ROOT			152
> +#define IMX8MN_CLK_PWM3_ROOT			153
> +#define IMX8MN_CLK_PWM4_ROOT			154
> +#define IMX8MN_CLK_QSPI_ROOT			155
> +#define IMX8MN_CLK_NAND_ROOT			156
> +#define IMX8MN_CLK_SAI2_ROOT			157
> +#define IMX8MN_CLK_SAI2_IPG			158
> +#define IMX8MN_CLK_SAI3_ROOT			159
> +#define IMX8MN_CLK_SAI3_IPG			160
> +#define IMX8MN_CLK_SAI5_ROOT			161
> +#define IMX8MN_CLK_SAI5_IPG			162
> +#define IMX8MN_CLK_SAI6_ROOT			163
> +#define IMX8MN_CLK_SAI6_IPG			164
> +#define IMX8MN_CLK_SAI7_ROOT			165
> +#define IMX8MN_CLK_SAI7_IPG			166
> +#define IMX8MN_CLK_SDMA1_ROOT			167
> +#define IMX8MN_CLK_SDMA2_ROOT			168
> +#define IMX8MN_CLK_UART1_ROOT			169
> +#define IMX8MN_CLK_UART2_ROOT			170
> +#define IMX8MN_CLK_UART3_ROOT			171
> +#define IMX8MN_CLK_UART4_ROOT			172
> +#define IMX8MN_CLK_USB1_CTRL_ROOT		173
> +#define IMX8MN_CLK_USDHC1_ROOT			174
> +#define IMX8MN_CLK_USDHC2_ROOT			175
> +#define IMX8MN_CLK_WDOG1_ROOT			176
> +#define IMX8MN_CLK_WDOG2_ROOT			177
> +#define IMX8MN_CLK_WDOG3_ROOT			178
> +#define IMX8MN_CLK_GPU_BUS_ROOT			179
> +#define IMX8MN_CLK_ASRC_ROOT			180
> +#define IMX8MN_CLK_GPU3D_ROOT			181
> +#define IMX8MN_CLK_PDM_ROOT			182
> +#define IMX8MN_CLK_PDM_IPG			183
> +#define IMX8MN_CLK_DISP_AXI_ROOT		184
> +#define IMX8MN_CLK_DISP_APB_ROOT		185
> +#define IMX8MN_CLK_DISP_PIXEL_ROOT		186
> +#define IMX8MN_CLK_CAMERA_PIXEL_ROOT		187
> +#define IMX8MN_CLK_USDHC3_ROOT			188
> +#define IMX8MN_CLK_SDMA3_ROOT			189
> +#define IMX8MN_CLK_TMU_ROOT			190
> +#define IMX8MN_CLK_ARM				191
> +#define IMX8MN_CLK_NAND_USDHC_BUS_RAWNAND_CLK	192
> +#define IMX8MN_CLK_GPU_CORE_ROOT		193
> +
> +#define IMX8MN_CLK_END				194
> +
> +#endif




Best regards,

Lukasz Majewski

--

DENX Software Engineering GmbH,      Managing Director: Wolfgang Denk
HRB 165235 Munich, Office: Kirchenstr.5, D-82194 Groebenzell, Germany
Phone: (+49)-8142-66989-59 Fax: (+49)-8142-66989-80 Email: lukma at denx.de
-------------- next part --------------
A non-text attachment was scrubbed...
Name: not available
Type: application/pgp-signature
Size: 488 bytes
Desc: OpenPGP digital signature
URL: <http://lists.denx.de/pipermail/u-boot/attachments/20190710/a47129b0/attachment.sig>

^ permalink raw reply	[flat|nested] 75+ messages in thread

* [U-Boot] [PATCH V2 50/51] imx: add dtsi for i.MX8MN
  2019-07-10  8:08   ` Lukasz Majewski
@ 2019-07-10  8:09     ` Peng Fan
  2019-07-10  8:44       ` Lukasz Majewski
  0 siblings, 1 reply; 75+ messages in thread
From: Peng Fan @ 2019-07-10  8:09 UTC (permalink / raw)
  To: u-boot

> Subject: Re: [U-Boot] [PATCH V2 50/51] imx: add dtsi for i.MX8MN
> 
> Hi Peng,
> 
> > Add dtsi for i.MX8MN
> 
> Please add SHA ID for the exact commit from which you ported DTS files.

The patchset has not been merged into Shawn's tree, I took
from Linux patchwork.

Regards,
Peng.

> 
> >
> > Signed-off-by: Peng Fan <peng.fan@nxp.com>
> > ---
> >  arch/arm/dts/imx8mn-pinfunc.h            | 646
> > ++++++++++++++++++++++++++++ arch/arm/dts/imx8mn.dtsi
> > | 712 +++++++++++++++++++++++++++++++
> > include/dt-bindings/clock/imx8mn-clock.h | 215 ++++++++++ 3 files
> > changed, 1573 insertions(+) create mode 100644
> > arch/arm/dts/imx8mn-pinfunc.h create mode 100644
> > arch/arm/dts/imx8mn.dtsi create mode 100644
> > include/dt-bindings/clock/imx8mn-clock.h
> >
> > diff --git a/arch/arm/dts/imx8mn-pinfunc.h
> > b/arch/arm/dts/imx8mn-pinfunc.h new file mode 100644
> > index 0000000000..3de8168cf8
> > --- /dev/null
> > +++ b/arch/arm/dts/imx8mn-pinfunc.h
> > @@ -0,0 +1,646 @@
> > +/* SPDX-License-Identifier: GPL-2.0+ */
> > +/*
> > + * Copyright 2019 NXP
> > + *
> > + */
> > +
> > +#ifndef __DTS_IMX8MN_PINFUNC_H
> > +#define __DTS_IMX8MN_PINFUNC_H
> > +
> > +/*
> > + * The pin function ID is a tuple of
> > + * <mux_reg conf_reg input_reg mux_mode input_val>
> > + */
> > +#define
> > MX8MN_IOMUXC_BOOT_MODE2_CCMSRCGPCMIX_BOOT_MODE2
> > 0x0020 0x025C 0x0000 0x0 0x0 +#define
> > MX8MN_IOMUXC_BOOT_MODE2_I2C1_SCL
> > 0x0020 0x025C 0x055C 0x1 0x3 +#define
> > MX8MN_IOMUXC_BOOT_MODE3_CCMSRCGPCMIX_BOOT_MODE3
> > 0x0024 0x0260 0x0000 0x0 0x0 +#define
> > MX8MN_IOMUXC_BOOT_MODE3_I2C1_SDA
> > 0x0024 0x0260 0x056C 0x1 0x3 +#define
> > MX8MN_IOMUXC_GPIO1_IO00_GPIO1_IO0
> > 0x0028 0x0290 0x0000 0x0 0x0 +#define
> >
> MX8MN_IOMUXC_GPIO1_IO00_CCMSRCGPCMIX_ENET_PHY_REF_CLK_ROO
> T
> > 0x0028 0x0290 0x0000 0x1 0x0 +#define
> > MX8MN_IOMUXC_GPIO1_IO00_ANAMIX_REF_CLK_32K
> > 0x0028 0x0290 0x0000 0x5 0x0 +#define
> > MX8MN_IOMUXC_GPIO1_IO00_CCMSRCGPCMIX_EXT_CLK1
> > 0x0028 0x0290 0x0000 0x6 0x0 +#define
> > MX8MN_IOMUXC_GPIO1_IO01_GPIO1_IO1
> > 0x002C 0x0294 0x0000 0x0 0x0 +#define
> > MX8MN_IOMUXC_GPIO1_IO01_PWM1_OUT
> > 0x002C 0x0294 0x0000 0x1 0x0 +#define
> > MX8MN_IOMUXC_GPIO1_IO01_ANAMIX_REF_CLK_24M
> > 0x002C 0x0294 0x0000 0x5 0x0 +#define
> > MX8MN_IOMUXC_GPIO1_IO01_CCMSRCGPCMIX_EXT_CLK2
> > 0x002C 0x0294 0x0000 0x6 0x0 +#define
> > MX8MN_IOMUXC_GPIO1_IO02_GPIO1_IO2
> > 0x0030 0x0298 0x0000 0x0 0x0 +#define
> > MX8MN_IOMUXC_GPIO1_IO02_WDOG1_WDOG_B
> > 0x0030 0x0298 0x0000 0x1 0x0 +#define
> > MX8MN_IOMUXC_GPIO1_IO02_WDOG1_WDOG_ANY
> > 0x0030 0x0298 0x0000 0x5 0x0 +#define
> > MX8MN_IOMUXC_GPIO1_IO03_GPIO1_IO3
> > 0x0034 0x029C 0x0000 0x0 0x0 +#define
> > MX8MN_IOMUXC_GPIO1_IO03_USDHC1_VSELECT
> > 0x0034 0x029C 0x0000 0x1 0x0 +#define
> > MX8MN_IOMUXC_GPIO1_IO03_SDMA1_EXT_EVENT0
> > 0x0034 0x029C 0x0000 0x5 0x0 +#define
> > MX8MN_IOMUXC_GPIO1_IO03_ANAMIX_XTAL_OK
> > 0x0034 0x029C 0x0000 0x6 0x0 +#define
> > MX8MN_IOMUXC_GPIO1_IO04_GPIO1_IO4
> > 0x0038 0x02A0 0x0000 0x0 0x0 +#define
> > MX8MN_IOMUXC_GPIO1_IO04_USDHC2_VSELECT
> > 0x0038 0x02A0 0x0000 0x1 0x0 +#define
> > MX8MN_IOMUXC_GPIO1_IO04_SDMA1_EXT_EVENT1
> > 0x0038 0x02A0 0x0000 0x5 0x0 +#define
> > MX8MN_IOMUXC_GPIO1_IO04_ANAMIX_XTAL_OK_LV
> > 0x0038 0x02A0 0x0000 0x6 0x0 +#define
> > MX8MN_IOMUXC_GPIO1_IO05_GPIO1_IO5
> > 0x003C 0x02A4 0x0000 0x0 0x0 +#define
> > MX8MN_IOMUXC_GPIO1_IO05_M4_NMI
> > 0x003C 0x02A4 0x0000 0x1 0x0 +#define
> > MX8MN_IOMUXC_GPIO1_IO05_CCMSRCGPCMIX_PMIC_READY
> > 0x003C 0x02A4 0x04BC 0x5 0x0 +#define
> > MX8MN_IOMUXC_GPIO1_IO05_CCMSRCGPCMIX_INT_BOOT
> > 0x003C 0x02A4 0x0000 0x6 0x0 +#define
> > MX8MN_IOMUXC_GPIO1_IO06_GPIO1_IO6
> > 0x0040 0x02A8 0x0000 0x0 0x0 +#define
> > MX8MN_IOMUXC_GPIO1_IO06_ENET1_MDC
> > 0x0040 0x02A8 0x0000 0x1 0x0 +#define
> > MX8MN_IOMUXC_GPIO1_IO06_USDHC1_CD_B
> > 0x0040 0x02A8 0x0000 0x5 0x0 +#define
> > MX8MN_IOMUXC_GPIO1_IO06_CCMSRCGPCMIX_EXT_CLK3
> > 0x0040 0x02A8 0x0000 0x6 0x0 +#define
> > MX8MN_IOMUXC_GPIO1_IO07_GPIO1_IO7
> > 0x0044 0x02AC 0x0000 0x0 0x0 +#define
> > MX8MN_IOMUXC_GPIO1_IO07_ENET1_MDIO
> > 0x0044 0x02AC 0x04C0 0x1 0x0 +#define
> > MX8MN_IOMUXC_GPIO1_IO07_USDHC1_WP
> > 0x0044 0x02AC 0x0000 0x5 0x0 +#define
> > MX8MN_IOMUXC_GPIO1_IO07_CCMSRCGPCMIX_EXT_CLK4
> > 0x0044 0x02AC 0x0000 0x6 0x0 +#define
> > MX8MN_IOMUXC_GPIO1_IO08_GPIO1_IO8
> > 0x0048 0x02B0 0x0000 0x0 0x0 +#define
> > MX8MN_IOMUXC_GPIO1_IO08_ENET1_1588_EVENT0_IN
> > 0x0048 0x02B0 0x0000 0x1 0x0 +#define
> > MX8MN_IOMUXC_GPIO1_IO08_PWM1_OUT
> > 0x0048 0x02B0 0x0000 0x2 0x0 +#define
> > MX8MN_IOMUXC_GPIO1_IO08_USDHC2_RESET_B
> > 0x0048 0x02B0 0x0000 0x5 0x0 +#define
> > MX8MN_IOMUXC_GPIO1_IO08_CCMSRCGPCMIX_WAIT
> > 0x0048 0x02B0 0x0000 0x6 0x0 +#define
> > MX8MN_IOMUXC_GPIO1_IO09_GPIO1_IO9
> > 0x004C 0x02B4 0x0000 0x0 0x0 +#define
> > MX8MN_IOMUXC_GPIO1_IO09_ENET1_1588_EVENT0_OUT
> > 0x004C 0x02B4 0x0000 0x1 0x0 +#define
> > MX8MN_IOMUXC_GPIO1_IO09_PWM2_OUT
> > 0x004C 0x02B4 0x0000 0x2 0x0 +#define
> > MX8MN_IOMUXC_GPIO1_IO09_USDHC3_RESET_B
> > 0x004C 0x02B4 0x0000 0x4 0x0 +#define
> > MX8MN_IOMUXC_GPIO1_IO09_SDMA2_EXT_EVENT0
> > 0x004C 0x02B4 0x0000 0x5 0x0 +#define
> > MX8MN_IOMUXC_GPIO1_IO09_CCMSRCGPCMIX_STOP
> > 0x004C 0x02B4 0x0000 0x6 0x0 +#define
> > MX8MN_IOMUXC_GPIO1_IO10_GPIO1_IO10
> > 0x0050 0x02B8 0x0000 0x0 0x0 +#define
> > MX8MN_IOMUXC_GPIO1_IO10_USB1_OTG_ID
> > 0x0050 0x02B8 0x0000 0x1 0x0 +#define
> > MX8MN_IOMUXC_GPIO1_IO10_PWM3_OUT
> > 0x0050 0x02B8 0x0000 0x2 0x0 +#define
> > MX8MN_IOMUXC_GPIO1_IO11_GPIO1_IO11
> > 0x0054 0x02BC 0x0000 0x0 0x0 +#define
> > MX8MN_IOMUXC_GPIO1_IO11_PWM2_OUT
> > 0x0054 0x02BC 0x0000 0x1 0x0 +#define
> > MX8MN_IOMUXC_GPIO1_IO11_USDHC3_VSELECT
> > 0x0054 0x02BC 0x0000 0x4 0x0 +#define
> > MX8MN_IOMUXC_GPIO1_IO11_CCMSRCGPCMIX_PMIC_READY
> > 0x0054 0x02BC 0x04BC 0x5 0x1 +#define
> > MX8MN_IOMUXC_GPIO1_IO11_CCMSRCGPCMIX_OUT0
> > 0x0054 0x02BC 0x0000 0x6 0x0 +#define
> > MX8MN_IOMUXC_GPIO1_IO12_GPIO1_IO12
> > 0x0058 0x02C0 0x0000 0x0 0x0 +#define
> > MX8MN_IOMUXC_GPIO1_IO12_USB1_OTG_PWR
> > 0x0058 0x02C0 0x0000 0x1 0x0 +#define
> > MX8MN_IOMUXC_GPIO1_IO12_SDMA2_EXT_EVENT1
> > 0x0058 0x02C0 0x0000 0x5 0x0 +#define
> > MX8MN_IOMUXC_GPIO1_IO12_CCMSRCGPCMIX_OUT1
> > 0x0058 0x02C0 0x0000 0x6 0x0 +#define
> > MX8MN_IOMUXC_GPIO1_IO13_GPIO1_IO13
> > 0x005C 0x02C4 0x0000 0x0 0x0 +#define
> > MX8MN_IOMUXC_GPIO1_IO13_USB1_OTG_OC
> > 0x005C 0x02C4 0x0000 0x1 0x0 +#define
> > MX8MN_IOMUXC_GPIO1_IO13_PWM2_OUT
> > 0x005C 0x02C4 0x0000 0x5 0x0 +#define
> > MX8MN_IOMUXC_GPIO1_IO13_CCMSRCGPCMIX_OUT2
> > 0x005C 0x02C4 0x0000 0x6 0x0 +#define
> > MX8MN_IOMUXC_GPIO1_IO14_GPIO1_IO14
> > 0x0060 0x02C8 0x0000 0x0 0x0 +#define
> > MX8MN_IOMUXC_GPIO1_IO14_USDHC3_CD_B
> > 0x0060 0x02C8 0x0598 0x4 0x2 +#define
> > MX8MN_IOMUXC_GPIO1_IO14_PWM3_OUT
> > 0x0060 0x02C8 0x0000 0x5 0x0 +#define
> > MX8MN_IOMUXC_GPIO1_IO14_CCMSRCGPCMIX_CLKO1
> > 0x0060 0x02C8 0x0000 0x6 0x0 +#define
> > MX8MN_IOMUXC_GPIO1_IO15_GPIO1_IO15
> > 0x0064 0x02CC 0x0000 0x0 0x0 +#define
> > MX8MN_IOMUXC_GPIO1_IO15_USDHC3_WP
> > 0x0064 0x02CC 0x05B8 0x4 0x2 +#define
> > MX8MN_IOMUXC_GPIO1_IO15_PWM4_OUT
> > 0x0064 0x02CC 0x0000 0x5 0x0 +#define
> > MX8MN_IOMUXC_GPIO1_IO15_CCMSRCGPCMIX_CLKO2
> > 0x0064 0x02CC 0x0000 0x6 0x0 +#define
> > MX8MN_IOMUXC_ENET_MDC_ENET1_MDC
> > 0x0068 0x02D0 0x0000 0x0 0x0 +#define
> > MX8MN_IOMUXC_ENET_MDC_SAI6_TX_DATA0
> > 0x0068 0x02D0 0x0000 0x2 0x0 +#define
> > MX8MN_IOMUXC_ENET_MDC_PDM_BIT_STREAM3
> > 0x0068 0x02D0 0x0540 0x3 0x1 +#define
> > MX8MN_IOMUXC_ENET_MDC_SPDIF1_OUT
> > 0x0068 0x02D0 0x0000 0x4 0x0 +#define
> > MX8MN_IOMUXC_ENET_MDC_GPIO1_IO16
> > 0x0068 0x02D0 0x0000 0x5 0x0 +#define
> > MX8MN_IOMUXC_ENET_MDC_USDHC3_STROBE
> > 0x0068 0x02D0 0x059C 0x6 0x1 +#define
> > MX8MN_IOMUXC_ENET_MDIO_ENET1_MDIO
> > 0x006C 0x02D4 0x04C0 0x0 0x1 +#define
> > MX8MN_IOMUXC_ENET_MDIO_SAI6_TX_SYNC
> > 0x006C 0x02D4 0x0000 0x2 0x0 +#define
> > MX8MN_IOMUXC_ENET_MDIO_PDM_BIT_STREAM2
> > 0x006C 0x02D4 0x053C 0x3 0x1 +#define
> > MX8MN_IOMUXC_ENET_MDIO_SPDIF1_IN
> > 0x006C 0x02D4 0x05CC 0x4 0x1 +#define
> > MX8MN_IOMUXC_ENET_MDIO_GPIO1_IO17
> > 0x006C 0x02D4 0x0000 0x5 0x0 +#define
> > MX8MN_IOMUXC_ENET_MDIO_USDHC3_DATA5
> > 0x006C 0x02D4 0x0550 0x6 0x1 +#define
> > MX8MN_IOMUXC_ENET_TD3_ENET1_RGMII_TD3
> > 0x0070 0x02D8 0x0000 0x0 0x0 +#define
> > MX8MN_IOMUXC_ENET_TD3_SAI6_TX_BCLK
> > 0x0070 0x02D8 0x0000 0x2 0x0 +#define
> > MX8MN_IOMUXC_ENET_TD3_PDM_BIT_STREAM1
> > 0x0070 0x02D8 0x0538 0x3 0x1 +#define
> > MX8MN_IOMUXC_ENET_TD3_SPDIF1_EXT_CLK
> > 0x0070 0x02D8 0x0568 0x4 0x1 +#define
> > MX8MN_IOMUXC_ENET_TD3_GPIO1_IO18
> > 0x0070 0x02D8 0x0000 0x5 0x0 +#define
> > MX8MN_IOMUXC_ENET_TD3_USDHC3_DATA6
> > 0x0070 0x02D8 0x0584 0x6 0x1 +#define
> > MX8MN_IOMUXC_ENET_TD2_ENET1_RGMII_TD2
> > 0x0074 0x02DC 0x0000 0x0 0x0 +#define
> > MX8MN_IOMUXC_ENET_TD2_ENET1_TX_CLK
> > 0x0074 0x02DC 0x05A4 0x1 0x0 +#define
> > MX8MN_IOMUXC_ENET_TD2_CCMSRCGPCMIX_ENET_REF_CLK_ROOT
> > 0x0074 0x02DC 0x05A4 0x1 0x0 +#define
> > MX8MN_IOMUXC_ENET_TD2_SAI6_RX_DATA0
> > 0x0074 0x02DC 0x0000 0x2 0x0 +#define
> > MX8MN_IOMUXC_ENET_TD2_PDM_BIT_STREAM3
> > 0x0074 0x02DC 0x0540 0x3 0x2 +#define
> > MX8MN_IOMUXC_ENET_TD2_GPIO1_IO19
> > 0x0074 0x02DC 0x0000 0x5 0x0 +#define
> > MX8MN_IOMUXC_ENET_TD2_USDHC3_DATA7
> > 0x0074 0x02DC 0x054C 0x6 0x1 +#define
> > MX8MN_IOMUXC_ENET_TD1_ENET1_RGMII_TD1
> > 0x0078 0x02E0 0x0000 0x0 0x0 +#define
> > MX8MN_IOMUXC_ENET_TD1_SAI6_RX_SYNC
> > 0x0078 0x02E0 0x0000 0x2 0x0 +#define
> > MX8MN_IOMUXC_ENET_TD1_PDM_BIT_STREAM2
> > 0x0078 0x02E0 0x053C 0x3 0x2 +#define
> > MX8MN_IOMUXC_ENET_TD1_GPIO1_IO20
> > 0x0078 0x02E0 0x0000 0x5 0x0 +#define
> > MX8MN_IOMUXC_ENET_TD1_USDHC3_CD_B
> > 0x0078 0x02E0 0x0598 0x6 0x3 +#define
> > MX8MN_IOMUXC_ENET_TD0_ENET1_RGMII_TD0
> > 0x007C 0x02E4 0x0000 0x0 0x0 +#define
> > MX8MN_IOMUXC_ENET_TD0_SAI6_RX_BCLK
> > 0x007C 0x02E4 0x0000 0x2 0x0 +#define
> > MX8MN_IOMUXC_ENET_TD0_PDM_BIT_STREAM1
> > 0x007C 0x02E4 0x0538 0x3 0x2 +#define
> > MX8MN_IOMUXC_ENET_TD0_GPIO1_IO21
> > 0x007C 0x02E4 0x0000 0x5 0x0 +#define
> > MX8MN_IOMUXC_ENET_TD0_USDHC3_WP
> > 0x007C 0x02E4 0x05B8 0x6 0x3 +#define
> > MX8MN_IOMUXC_ENET_TX_CTL_ENET1_RGMII_TX_CTL
> > 0x0080 0x02E8 0x0000 0x0 0x0 +#define
> > MX8MN_IOMUXC_ENET_TX_CTL_SAI6_MCLK
> > 0x0080 0x02E8 0x0000 0x2 0x0 +#define
> > MX8MN_IOMUXC_ENET_TX_CTL_GPIO1_IO22
> > 0x0080 0x02E8 0x0000 0x5 0x0 +#define
> > MX8MN_IOMUXC_ENET_TX_CTL_USDHC3_DATA0
> > 0x0080 0x02E8 0x05B4 0x6 0x1 +#define
> > MX8MN_IOMUXC_ENET_TXC_ENET1_RGMII_TXC
> > 0x0084 0x02EC 0x0000 0x0 0x0 +#define
> > MX8MN_IOMUXC_ENET_TXC_ENET1_TX_ER
> > 0x0084 0x02EC 0x0000 0x1 0x0 +#define
> > MX8MN_IOMUXC_ENET_TXC_SAI7_TX_DATA0
> > 0x0084 0x02EC 0x0000 0x2 0x0 +#define
> > MX8MN_IOMUXC_ENET_TXC_GPIO1_IO23
> > 0x0084 0x02EC 0x0000 0x5 0x0 +#define
> > MX8MN_IOMUXC_ENET_TXC_USDHC3_DATA1
> > 0x0084 0x02EC 0x05B0 0x6 0x1 +#define
> > MX8MN_IOMUXC_ENET_RX_CTL_ENET1_RGMII_RX_CTL
> > 0x0088 0x02F0 0x0574 0x0 0x0 +#define
> > MX8MN_IOMUXC_ENET_RX_CTL_SAI7_TX_SYNC
> > 0x0088 0x02F0 0x0000 0x2 0x0 +#define
> > MX8MN_IOMUXC_ENET_RX_CTL_PDM_BIT_STREAM3
> > 0x0088 0x02F0 0x0540 0x3 0x3 +#define
> > MX8MN_IOMUXC_ENET_RX_CTL_GPIO1_IO24
> > 0x0088 0x02F0 0x0000 0x5 0x0 +#define
> > MX8MN_IOMUXC_ENET_RX_CTL_USDHC3_DATA2
> > 0x0088 0x02F0 0x05E4 0x6 0x1 +#define
> > MX8MN_IOMUXC_ENET_RXC_ENET1_RGMII_RXC
> > 0x008C 0x02F4 0x0000 0x0 0x0 +#define
> > MX8MN_IOMUXC_ENET_RXC_ENET1_RX_ER
> > 0x008C 0x02F4 0x05C8 0x1 0x0 +#define
> > MX8MN_IOMUXC_ENET_RXC_SAI7_TX_BCLK
> > 0x008C 0x02F4 0x0000 0x2 0x0 +#define
> > MX8MN_IOMUXC_ENET_RXC_PDM_BIT_STREAM2
> > 0x008C 0x02F4 0x053C 0x3 0x3 +#define
> > MX8MN_IOMUXC_ENET_RXC_GPIO1_IO25
> > 0x008C 0x02F4 0x0000 0x5 0x0 +#define
> > MX8MN_IOMUXC_ENET_RXC_USDHC3_DATA3
> > 0x008C 0x02F4 0x05E0 0x6 0x1 +#define
> > MX8MN_IOMUXC_ENET_RD0_ENET1_RGMII_RD0
> > 0x0090 0x02F8 0x057C 0x0 0x0 +#define
> > MX8MN_IOMUXC_ENET_RD0_SAI7_RX_DATA0
> > 0x0090 0x02F8 0x0000 0x2 0x0 +#define
> > MX8MN_IOMUXC_ENET_RD0_PDM_BIT_STREAM1
> > 0x0090 0x02F8 0x0538 0x3 0x3 +#define
> > MX8MN_IOMUXC_ENET_RD0_GPIO1_IO26
> > 0x0090 0x02F8 0x0000 0x5 0x0 +#define
> > MX8MN_IOMUXC_ENET_RD0_USDHC3_DATA4
> > 0x0090 0x02F8 0x0558 0x6 0x1 +#define
> > MX8MN_IOMUXC_ENET_RD1_ENET1_RGMII_RD1
> > 0x0094 0x02FC 0x0554 0x0 0x0 +#define
> > MX8MN_IOMUXC_ENET_RD1_SAI7_RX_SYNC
> > 0x0094 0x02FC 0x0000 0x2 0x0 +#define
> > MX8MN_IOMUXC_ENET_RD1_PDM_BIT_STREAM0
> > 0x0094 0x02FC 0x0534 0x3 0x1 +#define
> > MX8MN_IOMUXC_ENET_RD1_GPIO1_IO27
> > 0x0094 0x02FC 0x0000 0x5 0x0 +#define
> > MX8MN_IOMUXC_ENET_RD1_USDHC3_RESET_B
> > 0x0094 0x02FC 0x0000 0x6 0x0 +#define
> > MX8MN_IOMUXC_ENET_RD2_ENET1_RGMII_RD2
> > 0x0098 0x0300 0x0000 0x0 0x0 +#define
> > MX8MN_IOMUXC_ENET_RD2_SAI7_RX_BCLK
> > 0x0098 0x0300 0x0000 0x2 0x0 +#define
> > MX8MN_IOMUXC_ENET_RD2_PDM_CLK
> > 0x0098 0x0300 0x0000 0x3 0x0 +#define
> > MX8MN_IOMUXC_ENET_RD2_GPIO1_IO28
> > 0x0098 0x0300 0x0000 0x5 0x0 +#define
> > MX8MN_IOMUXC_ENET_RD2_USDHC3_CLK
> > 0x0098 0x0300 0x05A0 0x6 0x1 +#define
> > MX8MN_IOMUXC_ENET_RD3_ENET1_RGMII_RD3
> > 0x009C 0x0304 0x0000 0x0 0x0 +#define
> > MX8MN_IOMUXC_ENET_RD3_SAI7_MCLK
> > 0x009C 0x0304 0x0000 0x2 0x0 +#define
> > MX8MN_IOMUXC_ENET_RD3_SPDIF1_IN
> > 0x009C 0x0304 0x05CC 0x3 0x5 +#define
> > MX8MN_IOMUXC_ENET_RD3_GPIO1_IO29
> > 0x009C 0x0304 0x0000 0x5 0x0 +#define
> > MX8MN_IOMUXC_ENET_RD3_USDHC3_CMD
> > 0x009C 0x0304 0x05DC 0x6 0x1 +#define
> > MX8MN_IOMUXC_SD1_CLK_USDHC1_CLK
> > 0x00A0 0x0308 0x0000 0x0 0x0 +#define
> > MX8MN_IOMUXC_SD1_CLK_ENET1_MDC
> > 0x00A0 0x0308 0x0000 0x1 0x0 +#define
> > MX8MN_IOMUXC_SD1_CLK_UART1_DCE_TX
> > 0x00A0 0x0308 0x0000 0x4 0x0 +#define
> > MX8MN_IOMUXC_SD1_CLK_UART1_DTE_RX
> > 0x00A0 0x0308 0x04F4 0x4 0x4 +#define
> > MX8MN_IOMUXC_SD1_CLK_GPIO2_IO0
> > 0x00A0 0x0308 0x0000 0x5 0x0 +#define
> > MX8MN_IOMUXC_SD1_CMD_USDHC1_CMD
> > 0x00A4 0x030C 0x0000 0x0 0x0 +#define
> > MX8MN_IOMUXC_SD1_CMD_ENET1_MDIO
> > 0x00A4 0x030C 0x04C0 0x1 0x3 +#define
> > MX8MN_IOMUXC_SD1_CMD_UART1_DCE_RX
> > 0x00A4 0x030C 0x04F4 0x4 0x5 +#define
> > MX8MN_IOMUXC_SD1_CMD_UART1_DTE_TX
> > 0x00A4 0x030C 0x0000 0x4 0x0 +#define
> > MX8MN_IOMUXC_SD1_CMD_GPIO2_IO1
> > 0x00A4 0x030C 0x0000 0x5 0x0 +#define
> > MX8MN_IOMUXC_SD1_DATA0_USDHC1_DATA0
> > 0x00A8 0x0310 0x0000 0x0 0x0 +#define
> > MX8MN_IOMUXC_SD1_DATA0_ENET1_RGMII_TD1
> > 0x00A8 0x0310 0x0000 0x1 0x0 +#define
> > MX8MN_IOMUXC_SD1_DATA0_UART1_DCE_RTS_B
> > 0x00A8 0x0310 0x04F0 0x4 0x4 +#define
> > MX8MN_IOMUXC_SD1_DATA0_UART1_DTE_CTS_B
> > 0x00A8 0x0310 0x0000 0x4 0x0 +#define
> > MX8MN_IOMUXC_SD1_DATA0_GPIO2_IO2
> > 0x00A8 0x0310 0x0000 0x5 0x0 +#define
> > MX8MN_IOMUXC_SD1_DATA1_USDHC1_DATA1
> > 0x00AC 0x0314 0x0000 0x0 0x0 +#define
> > MX8MN_IOMUXC_SD1_DATA1_ENET1_RGMII_TD0
> > 0x00AC 0x0314 0x0000 0x1 0x0 +#define
> > MX8MN_IOMUXC_SD1_DATA1_UART1_DCE_CTS_B
> > 0x00AC 0x0314 0x0000 0x4 0x0 +#define
> > MX8MN_IOMUXC_SD1_DATA1_UART1_DTE_RTS_B
> > 0x00AC 0x0314 0x04F0 0x4 0x5 +#define
> > MX8MN_IOMUXC_SD1_DATA1_GPIO2_IO3
> > 0x00AC 0x0314 0x0000 0x5 0x0 +#define
> > MX8MN_IOMUXC_SD1_DATA2_USDHC1_DATA2
> > 0x00B0 0x0318 0x0000 0x0 0x0 +#define
> > MX8MN_IOMUXC_SD1_DATA2_ENET1_RGMII_RD0
> > 0x00B0 0x0318 0x057C 0x1 0x1 +#define
> > MX8MN_IOMUXC_SD1_DATA2_UART2_DCE_TX
> > 0x00B0 0x0318 0x0000 0x4 0x0 +#define
> > MX8MN_IOMUXC_SD1_DATA2_UART2_DTE_RX
> > 0x00B0 0x0318 0x04FC 0x4 0x4 +#define
> > MX8MN_IOMUXC_SD1_DATA2_GPIO2_IO4
> > 0x00B0 0x0318 0x0000 0x5 0x0 +#define
> > MX8MN_IOMUXC_SD1_DATA3_USDHC1_DATA3
> > 0x00B4 0x031C 0x0000 0x0 0x0 +#define
> > MX8MN_IOMUXC_SD1_DATA3_ENET1_RGMII_RD1
> > 0x00B4 0x031C 0x0554 0x1 0x1 +#define
> > MX8MN_IOMUXC_SD1_DATA3_UART2_DCE_RX
> > 0x00B4 0x031C 0x04FC 0x4 0x5 +#define
> > MX8MN_IOMUXC_SD1_DATA3_UART2_DTE_TX
> > 0x00B4 0x031C 0x0000 0x4 0x0 +#define
> > MX8MN_IOMUXC_SD1_DATA3_GPIO2_IO5
> > 0x00B4 0x031C 0x0000 0x5 0x0 +#define
> > MX8MN_IOMUXC_SD1_DATA4_USDHC1_DATA4
> > 0x00B8 0x0320 0x0000 0x0 0x0 +#define
> > MX8MN_IOMUXC_SD1_DATA4_ENET1_RGMII_TX_CTL
> > 0x00B8 0x0320 0x0000 0x1 0x0 +#define
> > MX8MN_IOMUXC_SD1_DATA4_I2C1_SCL
> > 0x00B8 0x0320 0x055C 0x3 0x1 +#define
> > MX8MN_IOMUXC_SD1_DATA4_UART2_DCE_RTS_B
> > 0x00B8 0x0320 0x04F8 0x4 0x4 +#define
> > MX8MN_IOMUXC_SD1_DATA4_UART2_DTE_CTS_B
> > 0x00B8 0x0320 0x0000 0x4 0x0 +#define
> > MX8MN_IOMUXC_SD1_DATA4_GPIO2_IO6
> > 0x00B8 0x0320 0x0000 0x5 0x0 +#define
> > MX8MN_IOMUXC_SD1_DATA5_USDHC1_DATA5
> > 0x00BC 0x0324 0x0000 0x0 0x0 +#define
> > MX8MN_IOMUXC_SD1_DATA5_ENET1_TX_ER
> > 0x00BC 0x0324 0x0000 0x1 0x0 +#define
> > MX8MN_IOMUXC_SD1_DATA5_I2C1_SDA
> > 0x00BC 0x0324 0x056C 0x3 0x1 +#define
> > MX8MN_IOMUXC_SD1_DATA5_UART2_DCE_CTS_B
> > 0x00BC 0x0324 0x0000 0x4 0x0 +#define
> > MX8MN_IOMUXC_SD1_DATA5_UART2_DTE_RTS_B
> > 0x00BC 0x0324 0x04F8 0x4 0x5 +#define
> > MX8MN_IOMUXC_SD1_DATA5_GPIO2_IO7
> > 0x00BC 0x0324 0x0000 0x5 0x0 +#define
> > MX8MN_IOMUXC_SD1_DATA6_USDHC1_DATA6
> > 0x00C0 0x0328 0x0000 0x0 0x0 +#define
> > MX8MN_IOMUXC_SD1_DATA6_ENET1_RGMII_RX_CTL
> > 0x00C0 0x0328 0x0574 0x1 0x1 +#define
> > MX8MN_IOMUXC_SD1_DATA6_I2C2_SCL
> > 0x00C0 0x0328 0x05D0 0x3 0x1 +#define
> > MX8MN_IOMUXC_SD1_DATA6_UART3_DCE_TX
> > 0x00C0 0x0328 0x0000 0x4 0x0 +#define
> > MX8MN_IOMUXC_SD1_DATA6_UART3_DTE_RX
> > 0x00C0 0x0328 0x0504 0x4 0x4 +#define
> > MX8MN_IOMUXC_SD1_DATA6_GPIO2_IO8
> > 0x00C0 0x0328 0x0000 0x5 0x0 +#define
> > MX8MN_IOMUXC_SD1_DATA7_USDHC1_DATA7
> > 0x00C4 0x032C 0x0000 0x0 0x0 +#define
> > MX8MN_IOMUXC_SD1_DATA7_ENET1_RX_ER
> > 0x00C4 0x032C 0x05C8 0x1 0x1 +#define
> > MX8MN_IOMUXC_SD1_DATA7_I2C2_SDA
> > 0x00C4 0x032C 0x0560 0x3 0x1 +#define
> > MX8MN_IOMUXC_SD1_DATA7_UART3_DCE_RX
> > 0x00C4 0x032C 0x0504 0x4 0x5 +#define
> > MX8MN_IOMUXC_SD1_DATA7_UART3_DTE_TX
> > 0x00C4 0x032C 0x0000 0x4 0x0 +#define
> > MX8MN_IOMUXC_SD1_DATA7_GPIO2_IO9
> > 0x00C4 0x032C 0x0000 0x5 0x0 +#define
> > MX8MN_IOMUXC_SD1_RESET_B_USDHC1_RESET_B
> > 0x00C8 0x0330 0x0000 0x0 0x0 +#define
> > MX8MN_IOMUXC_SD1_RESET_B_ENET1_TX_CLK
> > 0x00C8 0x0330 0x05A4 0x1 0x1 +#define
> > MX8MN_IOMUXC_SD1_RESET_B_CCMSRCGPCMIX_ENET_REF_CLK_ROOT
> > 0x00C8 0x0330 0x05A4 0x1 0x0 +#define
> > MX8MN_IOMUXC_SD1_RESET_B_I2C3_SCL
> > 0x00C8 0x0330 0x0588 0x3 0x1 +#define
> > MX8MN_IOMUXC_SD1_RESET_B_UART3_DCE_RTS_B
> > 0x00C8 0x0330 0x0500 0x4 0x2 +#define
> > MX8MN_IOMUXC_SD1_RESET_B_UART3_DTE_CTS_B
> > 0x00C8 0x0330 0x0000 0x4 0x0 +#define
> > MX8MN_IOMUXC_SD1_RESET_B_GPIO2_IO10
> > 0x00C8 0x0330 0x0000 0x5 0x0 +#define
> > MX8MN_IOMUXC_SD1_STROBE_USDHC1_STROBE
> > 0x00CC 0x0334 0x0000 0x0 0x0 +#define
> > MX8MN_IOMUXC_SD1_STROBE_I2C3_SDA
> > 0x00CC 0x0334 0x05BC 0x3 0x1 +#define
> > MX8MN_IOMUXC_SD1_STROBE_UART3_DCE_CTS_B
> > 0x00CC 0x0334 0x0000 0x4 0x0 +#define
> > MX8MN_IOMUXC_SD1_STROBE_UART3_DTE_RTS_B
> > 0x00CC 0x0334 0x0500 0x4 0x3 +#define
> > MX8MN_IOMUXC_SD1_STROBE_GPIO2_IO11
> > 0x00CC 0x0334 0x0000 0x5 0x0 +#define
> > MX8MN_IOMUXC_SD2_CD_B_USDHC2_CD_B
> > 0x00D0 0x0338 0x0000 0x0 0x0 +#define
> > MX8MN_IOMUXC_SD2_CD_B_GPIO2_IO12
> > 0x00D0 0x0338 0x0000 0x5 0x0 +#define
> > MX8MN_IOMUXC_SD2_CD_B_CCMSRCGPCMIX_TESTER_ACK
> > 0x00D0 0x0338 0x0000 0x6 0x0 +#define
> > MX8MN_IOMUXC_SD2_CLK_USDHC2_CLK
> > 0x00D4 0x033C 0x0000 0x0 0x0 +#define
> > MX8MN_IOMUXC_SD2_CLK_SAI5_RX_SYNC
> > 0x00D4 0x033C 0x04E4 0x1 0x1 +#define
> > MX8MN_IOMUXC_SD2_CLK_ECSPI2_SCLK
> > 0x00D4 0x033C 0x0580 0x2 0x1 +#define
> > MX8MN_IOMUXC_SD2_CLK_UART4_DCE_RX
> > 0x00D4 0x033C 0x050C 0x3 0x4 +#define
> > MX8MN_IOMUXC_SD2_CLK_UART4_DTE_TX
> > 0x00D4 0x033C 0x0000 0x3 0x0 +#define
> > MX8MN_IOMUXC_SD2_CLK_SAI5_MCLK
> > 0x00D4 0x033C 0x0594 0x4 0x1 +#define
> > MX8MN_IOMUXC_SD2_CLK_GPIO2_IO13
> > 0x00D4 0x033C 0x0000 0x5 0x0 +#define
> > MX8MN_IOMUXC_SD2_CLK_CCMSRCGPCMIX_OBSERVE0
> > 0x00D4 0x033C 0x0000 0x6 0x0 +#define
> > MX8MN_IOMUXC_SD2_CMD_USDHC2_CMD
> > 0x00D8 0x0340 0x0000 0x0 0x0 +#define
> > MX8MN_IOMUXC_SD2_CMD_SAI5_RX_BCLK
> > 0x00D8 0x0340 0x04D0 0x1 0x1 +#define
> > MX8MN_IOMUXC_SD2_CMD_ECSPI2_MOSI
> > 0x00D8 0x0340 0x0590 0x2 0x1 +#define
> > MX8MN_IOMUXC_SD2_CMD_UART4_DCE_TX
> > 0x00D8 0x0340 0x0000 0x3 0x0 +#define
> > MX8MN_IOMUXC_SD2_CMD_UART4_DTE_RX
> > 0x00D8 0x0340 0x050C 0x3 0x5 +#define
> > MX8MN_IOMUXC_SD2_CMD_PDM_CLK
> > 0x00D8 0x0340 0x0000 0x4 0x0 +#define
> > MX8MN_IOMUXC_SD2_CMD_GPIO2_IO14
> > 0x00D8 0x0340 0x0000 0x5 0x0 +#define
> > MX8MN_IOMUXC_SD2_CMD_CCMSRCGPCMIX_OBSERVE1
> > 0x00D8 0x0340 0x0000 0x6 0x0 +#define
> > MX8MN_IOMUXC_SD2_DATA0_USDHC2_DATA0
> > 0x00DC 0x0344 0x0000 0x0 0x0 +#define
> > MX8MN_IOMUXC_SD2_DATA0_SAI5_RX_DATA0
> > 0x00DC 0x0344 0x04D4 0x1 0x1 +#define
> > MX8MN_IOMUXC_SD2_DATA0_I2C4_SDA
> > 0x00DC 0x0344 0x058C 0x2 0x1 +#define
> > MX8MN_IOMUXC_SD2_DATA0_UART2_DCE_RX
> > 0x00DC 0x0344 0x04FC 0x3 0x6 +#define
> > MX8MN_IOMUXC_SD2_DATA0_UART2_DTE_TX
> > 0x00DC 0x0344 0x0000 0x3 0x0 +#define
> > MX8MN_IOMUXC_SD2_DATA0_PDM_BIT_STREAM0
> > 0x00DC 0x0344 0x0534 0x4 0x2 +#define
> > MX8MN_IOMUXC_SD2_DATA0_GPIO2_IO15
> > 0x00DC 0x0344 0x0000 0x5 0x0 +#define
> > MX8MN_IOMUXC_SD2_DATA0_CCMSRCGPCMIX_OBSERVE2
> > 0x00DC 0x0344 0x0000 0x6 0x0 +#define
> > MX8MN_IOMUXC_SD2_DATA1_USDHC2_DATA1
> > 0x00E0 0x0348 0x0000 0x0 0x0 +#define
> > MX8MN_IOMUXC_SD2_DATA1_SAI5_TX_SYNC
> > 0x00E0 0x0348 0x04EC 0x1 0x1 +#define
> > MX8MN_IOMUXC_SD2_DATA1_I2C4_SCL
> > 0x00E0 0x0348 0x05D4 0x2 0x1 +#define
> > MX8MN_IOMUXC_SD2_DATA1_UART2_DCE_TX
> > 0x00E0 0x0348 0x0000 0x3 0x0 +#define
> > MX8MN_IOMUXC_SD2_DATA1_UART2_DTE_RX
> > 0x00E0 0x0348 0x04FC 0x3 0x7 +#define
> > MX8MN_IOMUXC_SD2_DATA1_PDM_BIT_STREAM1
> > 0x00E0 0x0348 0x0538 0x4 0x4 +#define
> > MX8MN_IOMUXC_SD2_DATA1_GPIO2_IO16
> > 0x00E0 0x0348 0x0000 0x5 0x0 +#define
> > MX8MN_IOMUXC_SD2_DATA1_CCMSRCGPCMIX_WAIT
> > 0x00E0 0x0348 0x0000 0x6 0x0 +#define
> > MX8MN_IOMUXC_SD2_DATA2_USDHC2_DATA2
> > 0x00E4 0x034C 0x0000 0x0 0x0 +#define
> > MX8MN_IOMUXC_SD2_DATA2_SAI5_TX_BCLK
> > 0x00E4 0x034C 0x04E8 0x1 0x1 +#define
> > MX8MN_IOMUXC_SD2_DATA2_ECSPI2_SS0
> > 0x00E4 0x034C 0x0570 0x2 0x2 +#define
> > MX8MN_IOMUXC_SD2_DATA2_SPDIF1_OUT
> > 0x00E4 0x034C 0x0000 0x3 0x0 +#define
> > MX8MN_IOMUXC_SD2_DATA2_PDM_BIT_STREAM2
> > 0x00E4 0x034C 0x053C 0x4 0x4 +#define
> > MX8MN_IOMUXC_SD2_DATA2_GPIO2_IO17
> > 0x00E4 0x034C 0x0000 0x5 0x0 +#define
> > MX8MN_IOMUXC_SD2_DATA2_CCMSRCGPCMIX_STOP
> > 0x00E4 0x034C 0x0000 0x6 0x0 +#define
> > MX8MN_IOMUXC_SD2_DATA3_USDHC2_DATA3
> > 0x00E8 0x0350 0x0000 0x0 0x0 +#define
> > MX8MN_IOMUXC_SD2_DATA3_SAI5_TX_DATA0
> > 0x00E8 0x0350 0x0000 0x1 0x0 +#define
> > MX8MN_IOMUXC_SD2_DATA3_ECSPI2_MISO
> > 0x00E8 0x0350 0x0578 0x2 0x1 +#define
> > MX8MN_IOMUXC_SD2_DATA3_SPDIF1_IN
> > 0x00E8 0x0350 0x05CC 0x3 0x2 +#define
> > MX8MN_IOMUXC_SD2_DATA3_PDM_BIT_STREAM3
> > 0x00E8 0x0350 0x0540 0x4 0x4 +#define
> > MX8MN_IOMUXC_SD2_DATA3_GPIO2_IO18
> > 0x00E8 0x0350 0x0000 0x5 0x0 +#define
> > MX8MN_IOMUXC_SD2_DATA3_CCMSRCGPCMIX_EARLY_RESET
> > 0x00E8 0x0350 0x0000 0x6 0x0 +#define
> > MX8MN_IOMUXC_SD2_RESET_B_USDHC2_RESET_B
> > 0x00EC 0x0354 0x0000 0x0 0x0 +#define
> > MX8MN_IOMUXC_SD2_RESET_B_GPIO2_IO19
> > 0x00EC 0x0354 0x0000 0x5 0x0 +#define
> > MX8MN_IOMUXC_SD2_RESET_B_CCMSRCGPCMIX_SYSTEM_RESET
> > 0x00EC 0x0354 0x0000 0x6 0x0 +#define
> > MX8MN_IOMUXC_SD2_WP_USDHC2_WP
> > 0x00F0 0x0358 0x0000 0x0 0x0 +#define
> > MX8MN_IOMUXC_SD2_WP_GPIO2_IO20
> > 0x00F0 0x0358 0x0000 0x5 0x0 +#define
> > MX8MN_IOMUXC_SD2_WP_CORESIGHT_EVENTI
> > 0x00F0 0x0358 0x0000 0x6 0x0 +#define
> > MX8MN_IOMUXC_NAND_ALE_RAWNAND_ALE
> > 0x00F4 0x035C 0x0000 0x0 0x0 +#define
> > MX8MN_IOMUXC_NAND_ALE_QSPI_A_SCLK
> > 0x00F4 0x035C 0x0000 0x1 0x0 +#define
> > MX8MN_IOMUXC_NAND_ALE_PDM_BIT_STREAM0
> > 0x00F4 0x035C 0x0534 0x3 0x3 +#define
> > MX8MN_IOMUXC_NAND_ALE_UART3_DCE_RX
> > 0x00F4 0x035C 0x0504 0x4 0x6 +#define
> > MX8MN_IOMUXC_NAND_ALE_UART3_DTE_TX
> > 0x00F4 0x035C 0x0000 0x4 0x0 +#define
> > MX8MN_IOMUXC_NAND_ALE_GPIO3_IO0
> > 0x00F4 0x035C 0x0000 0x5 0x0 +#define
> > MX8MN_IOMUXC_NAND_ALE_CORESIGHT_TRACE_CLK
> > 0x00F4 0x035C 0x0000 0x6 0x0 +#define
> > MX8MN_IOMUXC_NAND_CE0_B_RAWNAND_CE0_B
> > 0x00F8 0x0360 0x0000 0x0 0x0 +#define
> > MX8MN_IOMUXC_NAND_CE0_B_QSPI_A_SS0_B
> > 0x00F8 0x0360 0x0000 0x1 0x0 +#define
> > MX8MN_IOMUXC_NAND_CE0_B_PDM_BIT_STREAM1
> > 0x00F8 0x0360 0x0538 0x3 0x5 +#define
> > MX8MN_IOMUXC_NAND_CE0_B_UART3_DCE_TX
> > 0x00F8 0x0360 0x0000 0x4 0x0 +#define
> > MX8MN_IOMUXC_NAND_CE0_B_UART3_DTE_RX
> > 0x00F8 0x0360 0x0504 0x4 0x7 +#define
> > MX8MN_IOMUXC_NAND_CE0_B_GPIO3_IO1
> > 0x00F8 0x0360 0x0000 0x5 0x0 +#define
> > MX8MN_IOMUXC_NAND_CE0_B_CORESIGHT_TRACE_CTL
> > 0x00F8 0x0360 0x0000 0x6 0x0 +#define
> > MX8MN_IOMUXC_NAND_CE1_B_RAWNAND_CE1_B
> > 0x00FC 0x0364 0x0000 0x0 0x0 +#define
> > MX8MN_IOMUXC_NAND_CE1_B_QSPI_A_SS1_B
> > 0x00FC 0x0364 0x0000 0x1 0x0 +#define
> > MX8MN_IOMUXC_NAND_CE1_B_USDHC3_STROBE
> > 0x00FC 0x0364 0x059C 0x2 0x0 +#define
> > MX8MN_IOMUXC_NAND_CE1_B_PDM_BIT_STREAM0
> > 0x00FC 0x0364 0x0534 0x3 0x4 +#define
> > MX8MN_IOMUXC_NAND_CE1_B_I2C4_SCL
> > 0x00FC 0x0364 0x05D4 0x4 0x2 +#define
> > MX8MN_IOMUXC_NAND_CE1_B_GPIO3_IO2
> > 0x00FC 0x0364 0x0000 0x5 0x0 +#define
> > MX8MN_IOMUXC_NAND_CE1_B_CORESIGHT_TRACE0
> > 0x00FC 0x0364 0x0000 0x6 0x0 +#define
> > MX8MN_IOMUXC_NAND_CE2_B_RAWNAND_CE2_B
> > 0x0100 0x0368 0x0000 0x0 0x0 +#define
> > MX8MN_IOMUXC_NAND_CE2_B_QSPI_B_SS0_B
> > 0x0100 0x0368 0x0000 0x1 0x0 +#define
> > MX8MN_IOMUXC_NAND_CE2_B_USDHC3_DATA5
> > 0x0100 0x0368 0x0550 0x2 0x0 +#define
> > MX8MN_IOMUXC_NAND_CE2_B_PDM_BIT_STREAM1
> > 0x0100 0x0368 0x0538 0x3 0x6 +#define
> > MX8MN_IOMUXC_NAND_CE2_B_I2C4_SDA
> > 0x0100 0x0368 0x058C 0x4 0x2 +#define
> > MX8MN_IOMUXC_NAND_CE2_B_GPIO3_IO3
> > 0x0100 0x0368 0x0000 0x5 0x0 +#define
> > MX8MN_IOMUXC_NAND_CE2_B_CORESIGHT_TRACE1
> > 0x0100 0x0368 0x0000 0x6 0x0 +#define
> > MX8MN_IOMUXC_NAND_CE3_B_RAWNAND_CE3_B
> > 0x0104 0x036C 0x0000 0x0 0x0 +#define
> > MX8MN_IOMUXC_NAND_CE3_B_QSPI_B_SS1_B
> > 0x0104 0x036C 0x0000 0x1 0x0 +#define
> > MX8MN_IOMUXC_NAND_CE3_B_USDHC3_DATA6
> > 0x0104 0x036C 0x0584 0x2 0x0 +#define
> > MX8MN_IOMUXC_NAND_CE3_B_PDM_BIT_STREAM2
> > 0x0104 0x036C 0x053C 0x3 0x5 +#define
> > MX8MN_IOMUXC_NAND_CE3_B_I2C3_SDA
> > 0x0104 0x036C 0x05BC 0x4 0x2 +#define
> > MX8MN_IOMUXC_NAND_CE3_B_GPIO3_IO4
> > 0x0104 0x036C 0x0000 0x5 0x0 +#define
> > MX8MN_IOMUXC_NAND_CE3_B_CORESIGHT_TRACE2
> > 0x0104 0x036C 0x0000 0x6 0x0 +#define
> > MX8MN_IOMUXC_NAND_CLE_RAWNAND_CLE
> > 0x0108 0x0370 0x0000 0x0 0x0 +#define
> > MX8MN_IOMUXC_NAND_CLE_QSPI_B_SCLK
> > 0x0108 0x0370 0x0000 0x1 0x0 +#define
> > MX8MN_IOMUXC_NAND_CLE_USDHC3_DATA7
> > 0x0108 0x0370 0x054C 0x2 0x0 +#define
> > MX8MN_IOMUXC_NAND_CLE_GPIO3_IO5
> > 0x0108 0x0370 0x0000 0x5 0x0 +#define
> > MX8MN_IOMUXC_NAND_CLE_CORESIGHT_TRACE3
> > 0x0108 0x0370 0x0000 0x6 0x0 +#define
> > MX8MN_IOMUXC_NAND_DATA00_RAWNAND_DATA00
> > 0x010C 0x0374 0x0000 0x0 0x0 +#define
> > MX8MN_IOMUXC_NAND_DATA00_QSPI_A_DATA0
> > 0x010C 0x0374 0x0000 0x1 0x0 +#define
> > MX8MN_IOMUXC_NAND_DATA00_PDM_BIT_STREAM2
> > 0x010C 0x0374 0x053C 0x3 0x6 +#define
> > MX8MN_IOMUXC_NAND_DATA00_UART4_DCE_RX
> > 0x010C 0x0374 0x050C 0x4 0x6 +#define
> > MX8MN_IOMUXC_NAND_DATA00_UART4_DTE_TX
> > 0x010C 0x0374 0x0000 0x4 0x0 +#define
> > MX8MN_IOMUXC_NAND_DATA00_GPIO3_IO6
> > 0x010C 0x0374 0x0000 0x5 0x0 +#define
> > MX8MN_IOMUXC_NAND_DATA00_CORESIGHT_TRACE4
> > 0x010C 0x0374 0x0000 0x6 0x0 +#define
> > MX8MN_IOMUXC_NAND_DATA01_RAWNAND_DATA01
> > 0x0110 0x0378 0x0000 0x0 0x0 +#define
> > MX8MN_IOMUXC_NAND_DATA01_QSPI_A_DATA1
> > 0x0110 0x0378 0x0000 0x1 0x0 +#define
> > MX8MN_IOMUXC_NAND_DATA01_PDM_BIT_STREAM3
> > 0x0110 0x0378 0x0540 0x3 0x5 +#define
> > MX8MN_IOMUXC_NAND_DATA01_UART4_DCE_TX
> > 0x0110 0x0378 0x0000 0x4 0x0 +#define
> > MX8MN_IOMUXC_NAND_DATA01_UART4_DTE_RX
> > 0x0110 0x0378 0x050C 0x4 0x7 +#define
> > MX8MN_IOMUXC_NAND_DATA01_GPIO3_IO7
> > 0x0110 0x0378 0x0000 0x5 0x0 +#define
> > MX8MN_IOMUXC_NAND_DATA01_CORESIGHT_TRACE5
> > 0x0110 0x0378 0x0000 0x6 0x0 +#define
> > MX8MN_IOMUXC_NAND_DATA02_RAWNAND_DATA02
> > 0x0114 0x037C 0x0000 0x0 0x0 +#define
> > MX8MN_IOMUXC_NAND_DATA02_QSPI_A_DATA2
> > 0x0114 0x037C 0x0000 0x1 0x0 +#define
> > MX8MN_IOMUXC_NAND_DATA02_USDHC3_CD_B
> > 0x0114 0x037C 0x0598 0x2 0x0 +#define
> > MX8MN_IOMUXC_NAND_DATA02_I2C4_SDA
> > 0x0114 0x037C 0x058C 0x4 0x3 +#define
> > MX8MN_IOMUXC_NAND_DATA02_GPIO3_IO8
> > 0x0114 0x037C 0x0000 0x5 0x0 +#define
> > MX8MN_IOMUXC_NAND_DATA02_CORESIGHT_TRACE6
> > 0x0114 0x037C 0x0000 0x6 0x0 +#define
> > MX8MN_IOMUXC_NAND_DATA03_RAWNAND_DATA03
> > 0x0118 0x0380 0x0000 0x0 0x0 +#define
> > MX8MN_IOMUXC_NAND_DATA03_QSPI_A_DATA3
> > 0x0118 0x0380 0x0000 0x1 0x0 +#define
> > MX8MN_IOMUXC_NAND_DATA03_USDHC3_WP
> > 0x0118 0x0380 0x05B8 0x2 0x0 +#define
> > MX8MN_IOMUXC_NAND_DATA03_GPIO3_IO9
> > 0x0118 0x0380 0x0000 0x5 0x0 +#define
> > MX8MN_IOMUXC_NAND_DATA03_CORESIGHT_TRACE7
> > 0x0118 0x0380 0x0000 0x6 0x0 +#define
> > MX8MN_IOMUXC_NAND_DATA04_RAWNAND_DATA04
> > 0x011C 0x0384 0x0000 0x0 0x0 +#define
> > MX8MN_IOMUXC_NAND_DATA04_QSPI_B_DATA0
> > 0x011C 0x0384 0x0000 0x1 0x0 +#define
> > MX8MN_IOMUXC_NAND_DATA04_USDHC3_DATA0
> > 0x011C 0x0384 0x05B4 0x2 0x0 +#define
> > MX8MN_IOMUXC_NAND_DATA04_GPIO3_IO10
> > 0x011C 0x0384 0x0000 0x5 0x0 +#define
> > MX8MN_IOMUXC_NAND_DATA04_CORESIGHT_TRACE8
> > 0x011C 0x0384 0x0000 0x6 0x0 +#define
> > MX8MN_IOMUXC_NAND_DATA05_RAWNAND_DATA05
> > 0x0120 0x0388 0x0000 0x0 0x0 +#define
> > MX8MN_IOMUXC_NAND_DATA05_QSPI_B_DATA1
> > 0x0120 0x0388 0x0000 0x1 0x0 +#define
> > MX8MN_IOMUXC_NAND_DATA05_USDHC3_DATA1
> > 0x0120 0x0388 0x05B0 0x2 0x0 +#define
> > MX8MN_IOMUXC_NAND_DATA05_GPIO3_IO11
> > 0x0120 0x0388 0x0000 0x5 0x0 +#define
> > MX8MN_IOMUXC_NAND_DATA05_CORESIGHT_TRACE9
> > 0x0120 0x0388 0x0000 0x6 0x0 +#define
> > MX8MN_IOMUXC_NAND_DATA06_RAWNAND_DATA06
> > 0x0124 0x038C 0x0000 0x0 0x0 +#define
> > MX8MN_IOMUXC_NAND_DATA06_QSPI_B_DATA2
> > 0x0124 0x038C 0x0000 0x1 0x0 +#define
> > MX8MN_IOMUXC_NAND_DATA06_USDHC3_DATA2
> > 0x0124 0x038C 0x05E4 0x2 0x0 +#define
> > MX8MN_IOMUXC_NAND_DATA06_GPIO3_IO12
> > 0x0124 0x038C 0x0000 0x5 0x0 +#define
> > MX8MN_IOMUXC_NAND_DATA06_CORESIGHT_TRACE10
> > 0x0124 0x038C 0x0000 0x6 0x0 +#define
> > MX8MN_IOMUXC_NAND_DATA07_RAWNAND_DATA07
> > 0x0128 0x0390 0x0000 0x0 0x0 +#define
> > MX8MN_IOMUXC_NAND_DATA07_QSPI_B_DATA3
> > 0x0128 0x0390 0x0000 0x1 0x0 +#define
> > MX8MN_IOMUXC_NAND_DATA07_USDHC3_DATA3
> > 0x0128 0x0390 0x05E0 0x2 0x0 +#define
> > MX8MN_IOMUXC_NAND_DATA07_GPIO3_IO13
> > 0x0128 0x0390 0x0000 0x5 0x0 +#define
> > MX8MN_IOMUXC_NAND_DATA07_CORESIGHT_TRACE11
> > 0x0128 0x0390 0x0000 0x6 0x0 +#define
> > MX8MN_IOMUXC_NAND_DQS_RAWNAND_DQS
> > 0x012C 0x0394 0x0000 0x0 0x0 +#define
> > MX8MN_IOMUXC_NAND_DQS_QSPI_A_DQS
> > 0x012C 0x0394 0x0000 0x1 0x0 +#define
> > MX8MN_IOMUXC_NAND_DQS_PDM_CLK
> > 0x012C 0x0394 0x0000 0x3 0x0 +#define
> > MX8MN_IOMUXC_NAND_DQS_I2C3_SCL
> > 0x012C 0x0394 0x0588 0x4 0x2 +#define
> > MX8MN_IOMUXC_NAND_DQS_GPIO3_IO14
> > 0x012C 0x0394 0x0000 0x5 0x0 +#define
> > MX8MN_IOMUXC_NAND_DQS_CORESIGHT_TRACE12
> > 0x012C 0x0394 0x0000 0x6 0x0 +#define
> > MX8MN_IOMUXC_NAND_RE_B_RAWNAND_RE_B
> > 0x0130 0x0398 0x0000 0x0 0x0 +#define
> > MX8MN_IOMUXC_NAND_RE_B_QSPI_B_DQS
> > 0x0130 0x0398 0x0000 0x1 0x0 +#define
> > MX8MN_IOMUXC_NAND_RE_B_USDHC3_DATA4
> > 0x0130 0x0398 0x0558 0x2 0x0 +#define
> > MX8MN_IOMUXC_NAND_RE_B_PDM_BIT_STREAM1
> > 0x0130 0x0398 0x0538 0x3 0x7 +#define
> > MX8MN_IOMUXC_NAND_RE_B_GPIO3_IO15
> > 0x0130 0x0398 0x0000 0x5 0x0 +#define
> > MX8MN_IOMUXC_NAND_RE_B_CORESIGHT_TRACE13
> > 0x0130 0x0398 0x0000 0x6 0x0 +#define
> > MX8MN_IOMUXC_NAND_READY_B_RAWNAND_READY_B
> > 0x0134 0x039C 0x0000 0x0 0x0 +#define
> > MX8MN_IOMUXC_NAND_READY_B_USDHC3_RESET_B
> > 0x0134 0x039C 0x0000 0x2 0x0 +#define
> > MX8MN_IOMUXC_NAND_READY_B_PDM_BIT_STREAM3
> > 0x0134 0x039C 0x0540 0x3 0x6 +#define
> > MX8MN_IOMUXC_NAND_READY_B_I2C3_SCL
> > 0x0134 0x039C 0x0588 0x4 0x3 +#define
> > MX8MN_IOMUXC_NAND_READY_B_GPIO3_IO16
> > 0x0134 0x039C 0x0000 0x5 0x0 +#define
> > MX8MN_IOMUXC_NAND_READY_B_CORESIGHT_TRACE14
> > 0x0134 0x039C 0x0000 0x6 0x0 +#define
> > MX8MN_IOMUXC_NAND_WE_B_RAWNAND_WE_B
> > 0x0138 0x03A0 0x0000 0x0 0x0 +#define
> > MX8MN_IOMUXC_NAND_WE_B_USDHC3_CLK
> > 0x0138 0x03A0 0x05A0 0x2 0x0 +#define
> > MX8MN_IOMUXC_NAND_WE_B_I2C3_SDA
> > 0x0138 0x03A0 0x05BC 0x4 0x3 +#define
> > MX8MN_IOMUXC_NAND_WE_B_GPIO3_IO17
> > 0x0138 0x03A0 0x0000 0x5 0x0 +#define
> > MX8MN_IOMUXC_NAND_WE_B_CORESIGHT_TRACE15
> > 0x0138 0x03A0 0x0000 0x6 0x0 +#define
> > MX8MN_IOMUXC_NAND_WP_B_RAWNAND_WP_B
> > 0x013C 0x03A4 0x0000 0x0 0x0 +#define
> > MX8MN_IOMUXC_NAND_WP_B_USDHC3_CMD
> > 0x013C 0x03A4 0x05DC 0x2 0x0 +#define
> > MX8MN_IOMUXC_NAND_WP_B_I2C4_SDA
> > 0x013C 0x03A4 0x058C 0x4 0x4 +#define
> > MX8MN_IOMUXC_NAND_WP_B_GPIO3_IO18
> > 0x013C 0x03A4 0x0000 0x5 0x0 +#define
> > MX8MN_IOMUXC_NAND_WP_B_CORESIGHT_EVENTO
> > 0x013C 0x03A4 0x0000 0x6 0x0 +#define
> > MX8MN_IOMUXC_SAI5_RXFS_SAI5_RX_SYNC
> > 0x0140 0x03A8 0x04E4 0x0 0x0 +#define
> > MX8MN_IOMUXC_SAI5_RXFS_GPIO3_IO19
> > 0x0140 0x03A8 0x0000 0x5 0x0 +#define
> > MX8MN_IOMUXC_SAI5_RXC_SAI5_RX_BCLK
> > 0x0144 0x03AC 0x04D0 0x0 0x0 +#define
> > MX8MN_IOMUXC_SAI5_RXC_PDM_CLK
> > 0x0144 0x03AC 0x0000 0x4 0x0 +#define
> > MX8MN_IOMUXC_SAI5_RXC_GPIO3_IO20
> > 0x0144 0x03AC 0x0000 0x5 0x0 +#define
> > MX8MN_IOMUXC_SAI5_RXD0_SAI5_RX_DATA0
> > 0x0148 0x03B0 0x04D4 0x0 0x0 +#define
> > MX8MN_IOMUXC_SAI5_RXD0_PDM_BIT_STREAM0
> > 0x0148 0x03B0 0x0534 0x4 0x0 +#define
> > MX8MN_IOMUXC_SAI5_RXD0_GPIO3_IO21
> > 0x0148 0x03B0 0x0000 0x5 0x0 +#define
> > MX8MN_IOMUXC_SAI5_RXD1_SAI5_RX_DATA1
> > 0x014C 0x03B4 0x04D8 0x0 0x0 +#define
> > MX8MN_IOMUXC_SAI5_RXD1_SAI5_TX_SYNC
> > 0x014C 0x03B4 0x04EC 0x3 0x0 +#define
> > MX8MN_IOMUXC_SAI5_RXD1_PDM_BIT_STREAM1
> > 0x014C 0x03B4 0x0538 0x4 0x0 +#define
> > MX8MN_IOMUXC_SAI5_RXD1_GPIO3_IO22
> > 0x014C 0x03B4 0x0000 0x5 0x0 +#define
> > MX8MN_IOMUXC_SAI5_RXD2_SAI5_RX_DATA2
> > 0x0150 0x03B8 0x04DC 0x0 0x0 +#define
> > MX8MN_IOMUXC_SAI5_RXD2_SAI5_TX_BCLK
> > 0x0150 0x03B8 0x04E8 0x3 0x0 +#define
> > MX8MN_IOMUXC_SAI5_RXD2_PDM_BIT_STREAM2
> > 0x0150 0x03B8 0x053C 0x4 0x0 +#define
> > MX8MN_IOMUXC_SAI5_RXD2_GPIO3_IO23
> > 0x0150 0x03B8 0x0000 0x5 0x0 +#define
> > MX8MN_IOMUXC_SAI5_RXD3_SAI5_RX_DATA3
> > 0x0154 0x03BC 0x04E0 0x0 0x0 +#define
> > MX8MN_IOMUXC_SAI5_RXD3_SAI5_TX_DATA0
> > 0x0154 0x03BC 0x0000 0x3 0x0 +#define
> > MX8MN_IOMUXC_SAI5_RXD3_PDM_BIT_STREAM3
> > 0x0154 0x03BC 0x0540 0x4 0x0 +#define
> > MX8MN_IOMUXC_SAI5_RXD3_GPIO3_IO24
> > 0x0154 0x03BC 0x0000 0x5 0x0 +#define
> > MX8MN_IOMUXC_SAI5_MCLK_SAI5_MCLK
> > 0x0158 0x03C0 0x0594 0x0 0x0 +#define
> > MX8MN_IOMUXC_SAI5_MCLK_GPIO3_IO25
> > 0x0158 0x03C0 0x0000 0x5 0x0 +#define
> > MX8MN_IOMUXC_SAI2_RXFS_SAI2_RX_SYNC
> > 0x01B0 0x0418 0x0000 0x0 0x0 +#define
> > MX8MN_IOMUXC_SAI2_RXFS_SAI5_TX_SYNC
> > 0x01B0 0x0418 0x04EC 0x1 0x2 +#define
> > MX8MN_IOMUXC_SAI2_RXFS_SAI5_TX_DATA1
> > 0x01B0 0x0418 0x0000 0x2 0x0 +#define
> > MX8MN_IOMUXC_SAI2_RXFS_SAI2_RX_DATA1
> > 0x01B0 0x0418 0x05AC 0x3 0x0 +#define
> > MX8MN_IOMUXC_SAI2_RXFS_UART1_DCE_TX
> > 0x01B0 0x0418 0x0000 0x4 0x0 +#define
> > MX8MN_IOMUXC_SAI2_RXFS_UART1_DTE_RX
> > 0x01B0 0x0418 0x04F4 0x4 0x2 +#define
> > MX8MN_IOMUXC_SAI2_RXFS_GPIO4_IO21
> > 0x01B0 0x0418 0x0000 0x5 0x0 +#define
> > MX8MN_IOMUXC_SAI2_RXFS_PDM_BIT_STREAM2
> > 0x01B0 0x0418 0x053C 0x6 0x7 +#define
> > MX8MN_IOMUXC_SAI2_RXC_SAI2_RX_BCLK
> > 0x01B4 0x041C 0x0000 0x0 0x0 +#define
> > MX8MN_IOMUXC_SAI2_RXC_SAI5_TX_BCLK
> > 0x01B4 0x041C 0x04E8 0x1 0x2 +#define
> > MX8MN_IOMUXC_SAI2_RXC_UART1_DCE_RX
> > 0x01B4 0x041C 0x04F4 0x4 0x3 +#define
> > MX8MN_IOMUXC_SAI2_RXC_UART1_DTE_TX
> > 0x01B4 0x041C 0x0000 0x4 0x0 +#define
> > MX8MN_IOMUXC_SAI2_RXC_GPIO4_IO22
> > 0x01B4 0x041C 0x0000 0x5 0x0 +#define
> > MX8MN_IOMUXC_SAI2_RXC_PDM_BIT_STREAM1
> > 0x01B4 0x041C 0x0538 0x6 0x8 +#define
> > MX8MN_IOMUXC_SAI2_RXD0_SAI2_RX_DATA0
> > 0x01B8 0x0420 0x0000 0x0 0x0 +#define
> > MX8MN_IOMUXC_SAI2_RXD0_SAI5_TX_DATA0
> > 0x01B8 0x0420 0x0000 0x1 0x0 +#define
> > MX8MN_IOMUXC_SAI2_RXD0_SAI2_TX_DATA1
> > 0x01B8 0x0420 0x0000 0x3 0x0 +#define
> > MX8MN_IOMUXC_SAI2_RXD0_UART1_DCE_RTS_B
> > 0x01B8 0x0420 0x04F0 0x4 0x2 +#define
> > MX8MN_IOMUXC_SAI2_RXD0_UART1_DTE_CTS_B
> > 0x01B8 0x0420 0x0000 0x4 0x0 +#define
> > MX8MN_IOMUXC_SAI2_RXD0_GPIO4_IO23
> > 0x01B8 0x0420 0x0000 0x5 0x0 +#define
> > MX8MN_IOMUXC_SAI2_RXD0_PDM_BIT_STREAM3
> > 0x01B8 0x0420 0x0540 0x6 0x7 +#define
> > MX8MN_IOMUXC_SAI2_TXFS_SAI2_TX_SYNC
> > 0x01BC 0x0424 0x0000 0x0 0x0 +#define
> > MX8MN_IOMUXC_SAI2_TXFS_SAI5_TX_DATA1
> > 0x01BC 0x0424 0x0000 0x1 0x0 +#define
> > MX8MN_IOMUXC_SAI2_TXFS_SAI2_TX_DATA1
> > 0x01BC 0x0424 0x0000 0x3 0x0 +#define
> > MX8MN_IOMUXC_SAI2_TXFS_UART1_DCE_CTS_B
> > 0x01BC 0x0424 0x0000 0x4 0x0 +#define
> > MX8MN_IOMUXC_SAI2_TXFS_UART1_DTE_RTS_B
> > 0x01BC 0x0424 0x04F0 0x4 0x3 +#define
> > MX8MN_IOMUXC_SAI2_TXFS_GPIO4_IO24
> > 0x01BC 0x0424 0x0000 0x5 0x0 +#define
> > MX8MN_IOMUXC_SAI2_TXFS_PDM_BIT_STREAM2
> > 0x01BC 0x0424 0x053C 0x6 0x8 +#define
> > MX8MN_IOMUXC_SAI2_TXC_SAI2_TX_BCLK
> > 0x01C0 0x0428 0x0000 0x0 0x0 +#define
> > MX8MN_IOMUXC_SAI2_TXC_SAI5_TX_DATA2
> > 0x01C0 0x0428 0x0000 0x1 0x0 +#define
> > MX8MN_IOMUXC_SAI2_TXC_GPIO4_IO25
> > 0x01C0 0x0428 0x0000 0x5 0x0 +#define
> > MX8MN_IOMUXC_SAI2_TXC_PDM_BIT_STREAM1
> > 0x01C0 0x0428 0x0538 0x6 0x9 +#define
> > MX8MN_IOMUXC_SAI2_TXD0_SAI2_TX_DATA0
> > 0x01C4 0x042C 0x0000 0x0 0x0 +#define
> > MX8MN_IOMUXC_SAI2_TXD0_SAI5_TX_DATA3
> > 0x01C4 0x042C 0x0000 0x1 0x0 +#define
> > MX8MN_IOMUXC_SAI2_TXD0_GPIO4_IO26
> > 0x01C4 0x042C 0x0000 0x5 0x0 +#define
> > MX8MN_IOMUXC_SAI2_TXD0_CCMSRCGPCMIX_BOOT_MODE4
> > 0x01C4 0x042C 0x0540 0x6 0x8 +#define
> > MX8MN_IOMUXC_SAI2_MCLK_SAI2_MCLK
> > 0x01C8 0x0430 0x0000 0x0 0x0 +#define
> > MX8MN_IOMUXC_SAI2_MCLK_SAI5_MCLK
> > 0x01C8 0x0430 0x0594 0x1 0x2 +#define
> > MX8MN_IOMUXC_SAI2_MCLK_GPIO4_IO27
> > 0x01C8 0x0430 0x0000 0x5 0x0 +#define
> > MX8MN_IOMUXC_SAI2_MCLK_SAI3_MCLK
> > 0x01C8 0x0430 0x05C0 0x6 0x1 +#define
> > MX8MN_IOMUXC_SAI3_RXFS_SAI3_RX_SYNC
> > 0x01CC 0x0434 0x0000 0x0 0x0 +#define
> > MX8MN_IOMUXC_SAI3_RXFS_GPT1_CAPTURE1
> > 0x01CC 0x0434 0x05F0 0x1 0x0 +#define
> > MX8MN_IOMUXC_SAI3_RXFS_SAI5_RX_SYNC
> > 0x01CC 0x0434 0x04E4 0x2 0x2 +#define
> > MX8MN_IOMUXC_SAI3_RXFS_SAI3_RX_DATA1
> > 0x01CC 0x0434 0x0000 0x3 0x0 +#define
> > MX8MN_IOMUXC_SAI3_RXFS_SPDIF1_IN
> > 0x01CC 0x0434 0x05CC 0x4 0x3 +#define
> > MX8MN_IOMUXC_SAI3_RXFS_GPIO4_IO28
> > 0x01CC 0x0434 0x0000 0x5 0x0 +#define
> > MX8MN_IOMUXC_SAI3_RXFS_PDM_BIT_STREAM0
> > 0x01CC 0x0434 0x0534 0x6 0x5 +#define
> > MX8MN_IOMUXC_SAI3_RXC_SAI3_RX_BCLK
> > 0x01D0 0x0438 0x0000 0x0 0x0 +#define
> > MX8MN_IOMUXC_SAI3_RXC_GPT1_CLK
> > 0x01D0 0x0438 0x05E8 0x1 0x0 +#define
> > MX8MN_IOMUXC_SAI3_RXC_SAI5_RX_BCLK
> > 0x01D0 0x0438 0x04D0 0x2 0x2 +#define
> > MX8MN_IOMUXC_SAI3_RXC_SAI2_RX_DATA1
> > 0x01D0 0x0438 0x05AC 0x3 0x2 +#define
> > MX8MN_IOMUXC_SAI3_RXC_UART2_DCE_CTS_B
> > 0x01D0 0x0438 0x0000 0x4 0x0 +#define
> > MX8MN_IOMUXC_SAI3_RXC_UART2_DTE_RTS_B
> > 0x01D0 0x0438 0x04F8 0x4 0x2 +#define
> > MX8MN_IOMUXC_SAI3_RXC_GPIO4_IO29
> > 0x01D0 0x0438 0x0000 0x5 0x0 +#define
> > MX8MN_IOMUXC_SAI3_RXC_PDM_CLK
> > 0x01D0 0x0438 0x0000 0x6 0x0 +#define
> > MX8MN_IOMUXC_SAI3_RXD_SAI3_RX_DATA0
> > 0x01D4 0x043C 0x0000 0x0 0x0 +#define
> > MX8MN_IOMUXC_SAI3_RXD_GPT1_COMPARE1
> > 0x01D4 0x043C 0x0000 0x1 0x0 +#define
> > MX8MN_IOMUXC_SAI3_RXD_SAI5_RX_DATA0
> > 0x01D4 0x043C 0x04D4 0x2 0x2 +#define
> > MX8MN_IOMUXC_SAI3_RXD_SAI3_TX_DATA1
> > 0x01D4 0x043C 0x0000 0x3 0x0 +#define
> > MX8MN_IOMUXC_SAI3_RXD_UART2_DCE_RTS_B
> > 0x01D4 0x043C 0x04F8 0x4 0x3 +#define
> > MX8MN_IOMUXC_SAI3_RXD_UART2_DTE_CTS_B
> > 0x01D4 0x043C 0x0000 0x4 0x0 +#define
> > MX8MN_IOMUXC_SAI3_RXD_GPIO4_IO30
> > 0x01D4 0x043C 0x0000 0x5 0x0 +#define
> > MX8MN_IOMUXC_SAI3_RXD_PDM_BIT_STREAM1
> > 0x01D4 0x043C 0x0538 0x6 0x10 +#define
> > MX8MN_IOMUXC_SAI3_TXFS_SAI3_TX_SYNC
> > 0x01D8 0x0440 0x0000 0x0 0x0 +#define
> > MX8MN_IOMUXC_SAI3_TXFS_GPT1_CAPTURE2
> > 0x01D8 0x0440 0x05EC 0x1 0x0 +#define
> > MX8MN_IOMUXC_SAI3_TXFS_SAI5_RX_DATA1
> > 0x01D8 0x0440 0x04D8 0x2 0x1 +#define
> > MX8MN_IOMUXC_SAI3_TXFS_SAI3_TX_DATA1
> > 0x01D8 0x0440 0x0000 0x3 0x0 +#define
> > MX8MN_IOMUXC_SAI3_TXFS_UART2_DCE_RX
> > 0x01D8 0x0440 0x04FC 0x4 0x2 +#define
> > MX8MN_IOMUXC_SAI3_TXFS_UART2_DTE_TX
> > 0x01D8 0x0440 0x0000 0x4 0x0 +#define
> > MX8MN_IOMUXC_SAI3_TXFS_GPIO4_IO31
> > 0x01D8 0x0440 0x0000 0x5 0x0 +#define
> > MX8MN_IOMUXC_SAI3_TXFS_PDM_BIT_STREAM3
> > 0x01D8 0x0440 0x0540 0x6 0x9 +#define
> > MX8MN_IOMUXC_SAI3_TXC_SAI3_TX_BCLK
> > 0x01DC 0x0444 0x0000 0x0 0x0 +#define
> > MX8MN_IOMUXC_SAI3_TXC_GPT1_COMPARE2
> > 0x01DC 0x0444 0x0000 0x1 0x0 +#define
> > MX8MN_IOMUXC_SAI3_TXC_SAI5_RX_DATA2
> > 0x01DC 0x0444 0x04DC 0x2 0x1 +#define
> > MX8MN_IOMUXC_SAI3_TXC_SAI2_TX_DATA1
> > 0x01DC 0x0444 0x0000 0x3 0x0 +#define
> > MX8MN_IOMUXC_SAI3_TXC_UART2_DCE_TX
> > 0x01DC 0x0444 0x0000 0x4 0x0 +#define
> > MX8MN_IOMUXC_SAI3_TXC_UART2_DTE_RX
> > 0x01DC 0x0444 0x04FC 0x4 0x3 +#define
> > MX8MN_IOMUXC_SAI3_TXC_GPIO5_IO0
> > 0x01DC 0x0444 0x0000 0x5 0x0 +#define
> > MX8MN_IOMUXC_SAI3_TXC_PDM_BIT_STREAM2
> > 0x01DC 0x0444 0x053C 0x6 0x9 +#define
> > MX8MN_IOMUXC_SAI3_TXD_SAI3_TX_DATA0
> > 0x01E0 0x0448 0x0000 0x0 0x0 +#define
> > MX8MN_IOMUXC_SAI3_TXD_GPT1_COMPARE3
> > 0x01E0 0x0448 0x0000 0x1 0x0 +#define
> > MX8MN_IOMUXC_SAI3_TXD_SAI5_RX_DATA3
> > 0x01E0 0x0448 0x04E0 0x2 0x1 +#define
> > MX8MN_IOMUXC_SAI3_TXD_SPDIF1_EXT_CLK
> > 0x01E0 0x0448 0x0568 0x4 0x2 +#define
> > MX8MN_IOMUXC_SAI3_TXD_GPIO5_IO1
> > 0x01E0 0x0448 0x0000 0x5 0x0 +#define
> > MX8MN_IOMUXC_SAI3_TXD_CCMSRCGPCMIX_BOOT_MODE5
> > 0x01E0 0x0448 0x0000 0x6 0x0 +#define
> > MX8MN_IOMUXC_SAI3_MCLK_SAI3_MCLK
> > 0x01E4 0x044C 0x05C0 0x0 0x0 +#define
> > MX8MN_IOMUXC_SAI3_MCLK_PWM4_OUT
> > 0x01E4 0x044C 0x0000 0x1 0x0 +#define
> > MX8MN_IOMUXC_SAI3_MCLK_SAI5_MCLK
> > 0x01E4 0x044C 0x0594 0x2 0x3 +#define
> > MX8MN_IOMUXC_SAI3_MCLK_SPDIF1_OUT
> > 0x01E4 0x044C 0x0000 0x4 0x0 +#define
> > MX8MN_IOMUXC_SAI3_MCLK_GPIO5_IO2
> > 0x01E4 0x044C 0x0000 0x5 0x0 +#define
> > MX8MN_IOMUXC_SAI3_MCLK_SPDIF1_IN
> > 0x01E4 0x044C 0x05CC 0x6 0x4 +#define
> > MX8MN_IOMUXC_SPDIF_TX_SPDIF1_OUT
> > 0x01E8 0x0450 0x0000 0x0 0x0 +#define
> > MX8MN_IOMUXC_SPDIF_TX_PWM3_OUT
> > 0x01E8 0x0450 0x0000 0x1 0x0 +#define
> > MX8MN_IOMUXC_SPDIF_TX_GPIO5_IO3
> > 0x01E8 0x0450 0x0000 0x5 0x0 +#define
> > MX8MN_IOMUXC_SPDIF_RX_SPDIF1_IN
> > 0x01EC 0x0454 0x05CC 0x0 0x0 +#define
> > MX8MN_IOMUXC_SPDIF_RX_PWM2_OUT
> > 0x01EC 0x0454 0x0000 0x1 0x0 +#define
> > MX8MN_IOMUXC_SPDIF_RX_GPIO5_IO4
> > 0x01EC 0x0454 0x0000 0x5 0x0 +#define
> > MX8MN_IOMUXC_SPDIF_EXT_CLK_SPDIF1_EXT_CLK
> > 0x01F0 0x0458 0x0568 0x0 0x0 +#define
> > MX8MN_IOMUXC_SPDIF_EXT_CLK_PWM1_OUT
> > 0x01F0 0x0458 0x0000 0x1 0x0 +#define
> > MX8MN_IOMUXC_SPDIF_EXT_CLK_GPIO5_IO5
> > 0x01F0 0x0458 0x0000 0x5 0x0 +#define
> > MX8MN_IOMUXC_ECSPI1_SCLK_ECSPI1_SCLK
> > 0x01F4 0x045C 0x05D8 0x0 0x0 +#define
> > MX8MN_IOMUXC_ECSPI1_SCLK_UART3_DCE_RX
> > 0x01F4 0x045C 0x0504 0x1 0x0 +#define
> > MX8MN_IOMUXC_ECSPI1_SCLK_UART3_DTE_TX
> > 0x01F4 0x045C 0x0000 0x1 0x0 +#define
> > MX8MN_IOMUXC_ECSPI1_SCLK_I2C1_SCL
> > 0x01F4 0x045C 0x055C 0x2 0x2 +#define
> > MX8MN_IOMUXC_ECSPI1_SCLK_SAI5_RX_SYNC
> > 0x01F4 0x045C 0x04DC 0x3 0x2 +#define
> > MX8MN_IOMUXC_ECSPI1_SCLK_GPIO5_IO6
> > 0x01F4 0x045C 0x0000 0x5 0x0 +#define
> > MX8MN_IOMUXC_ECSPI1_MOSI_ECSPI1_MOSI
> > 0x01F8 0x0460 0x05A8 0x0 0x0 +#define
> > MX8MN_IOMUXC_ECSPI1_MOSI_UART3_DCE_TX
> > 0x01F8 0x0460 0x0000 0x1 0x0 +#define
> > MX8MN_IOMUXC_ECSPI1_MOSI_UART3_DTE_RX
> > 0x01F8 0x0460 0x0504 0x1 0x1 +#define
> > MX8MN_IOMUXC_ECSPI1_MOSI_I2C1_SDA
> > 0x01F8 0x0460 0x056C 0x2 0x2 +#define
> > MX8MN_IOMUXC_ECSPI1_MOSI_SAI5_RX_BCLK
> > 0x01F8 0x0460 0x04D0 0x3 0x3 +#define
> > MX8MN_IOMUXC_ECSPI1_MOSI_GPIO5_IO7
> > 0x01F8 0x0460 0x0000 0x5 0x0 +#define
> > MX8MN_IOMUXC_ECSPI1_MISO_ECSPI1_MISO
> > 0x01FC 0x0464 0x05C4 0x0 0x0 +#define
> > MX8MN_IOMUXC_ECSPI1_MISO_UART3_DCE_CTS_B
> > 0x01FC 0x0464 0x0000 0x1 0x0 +#define
> > MX8MN_IOMUXC_ECSPI1_MISO_UART3_DTE_RTS_B
> > 0x01FC 0x0464 0x0500 0x1 0x0 +#define
> > MX8MN_IOMUXC_ECSPI1_MISO_I2C2_SCL
> > 0x01FC 0x0464 0x05D0 0x2 0x2 +#define
> > MX8MN_IOMUXC_ECSPI1_MISO_SAI5_RX_DATA0
> > 0x01FC 0x0464 0x04D4 0x3 0x3 +#define
> > MX8MN_IOMUXC_ECSPI1_MISO_GPIO5_IO8
> > 0x01FC 0x0464 0x0000 0x5 0x0 +#define
> > MX8MN_IOMUXC_ECSPI1_SS0_ECSPI1_SS0
> > 0x0200 0x0468 0x0564 0x0 0x0 +#define
> > MX8MN_IOMUXC_ECSPI1_SS0_UART3_DCE_RTS_B
> > 0x0200 0x0468 0x0500 0x1 0x1 +#define
> > MX8MN_IOMUXC_ECSPI1_SS0_UART3_DTE_CTS_B
> > 0x0200 0x0468 0x0000 0x1 0x0 +#define
> > MX8MN_IOMUXC_ECSPI1_SS0_I2C2_SDA
> > 0x0200 0x0468 0x0560 0x2 0x2 +#define
> > MX8MN_IOMUXC_ECSPI1_SS0_SAI5_RX_DATA1
> > 0x0200 0x0468 0x04D8 0x3 0x2 +#define
> > MX8MN_IOMUXC_ECSPI1_SS0_SAI5_TX_SYNC
> > 0x0200 0x0468 0x04EC 0x4 0x3 +#define
> > MX8MN_IOMUXC_ECSPI1_SS0_GPIO5_IO9
> > 0x0200 0x0468 0x0000 0x5 0x0 +#define
> > MX8MN_IOMUXC_ECSPI2_SCLK_ECSPI2_SCLK
> > 0x0204 0x046C 0x0580 0x0 0x0 +#define
> > MX8MN_IOMUXC_ECSPI2_SCLK_UART4_DCE_RX
> > 0x0204 0x046C 0x050C 0x1 0x0 +#define
> > MX8MN_IOMUXC_ECSPI2_SCLK_UART4_DTE_TX
> > 0x0204 0x046C 0x0000 0x1 0x0 +#define
> > MX8MN_IOMUXC_ECSPI2_SCLK_I2C3_SCL
> > 0x0204 0x046C 0x0588 0x2 0x4 +#define
> > MX8MN_IOMUXC_ECSPI2_SCLK_SAI5_RX_DATA2
> > 0x0204 0x046C 0x0000 0x3 0x0 +#define
> > MX8MN_IOMUXC_ECSPI2_SCLK_SAI5_TX_BCLK
> > 0x0204 0x046C 0x04E8 0x4 0x3 +#define
> > MX8MN_IOMUXC_ECSPI2_SCLK_GPIO5_IO10
> > 0x0204 0x046C 0x0000 0x5 0x0 +#define
> > MX8MN_IOMUXC_ECSPI2_MOSI_ECSPI2_MOSI
> > 0x0208 0x0470 0x0590 0x0 0x0 +#define
> > MX8MN_IOMUXC_ECSPI2_MOSI_UART4_DCE_TX
> > 0x0208 0x0470 0x0000 0x1 0x0 +#define
> > MX8MN_IOMUXC_ECSPI2_MOSI_UART4_DTE_RX
> > 0x0208 0x0470 0x050C 0x1 0x1 +#define
> > MX8MN_IOMUXC_ECSPI2_MOSI_I2C3_SDA
> > 0x0208 0x0470 0x05BC 0x2 0x4 +#define
> > MX8MN_IOMUXC_ECSPI2_MOSI_SAI5_RX_DATA3
> > 0x0208 0x0470 0x04E0 0x3 0x2 +#define
> > MX8MN_IOMUXC_ECSPI2_MOSI_SAI5_TX_DATA0
> > 0x0208 0x0470 0x0000 0x4 0x0 +#define
> > MX8MN_IOMUXC_ECSPI2_MOSI_GPIO5_IO11
> > 0x0208 0x0470 0x0000 0x5 0x0 +#define
> > MX8MN_IOMUXC_ECSPI2_MISO_ECSPI2_MISO
> > 0x020C 0x0474 0x0578 0x0 0x0 +#define
> > MX8MN_IOMUXC_ECSPI2_MISO_UART4_DCE_CTS_B
> > 0x020C 0x0474 0x0000 0x1 0x0 +#define
> > MX8MN_IOMUXC_ECSPI2_MISO_UART4_DTE_RTS_B
> > 0x020C 0x0474 0x0508 0x1 0x0 +#define
> > MX8MN_IOMUXC_ECSPI2_MISO_I2C4_SCL
> > 0x020C 0x0474 0x05D4 0x2 0x3 +#define
> > MX8MN_IOMUXC_ECSPI2_MISO_SAI5_MCLK
> > 0x020C 0x0474 0x0594 0x3 0x4 +#define
> > MX8MN_IOMUXC_ECSPI2_MISO_GPIO5_IO12
> > 0x020C 0x0474 0x0000 0x5 0x0 +#define
> > MX8MN_IOMUXC_ECSPI2_SS0_ECSPI2_SS0
> > 0x0210 0x0478 0x0570 0x0 0x0 +#define
> > MX8MN_IOMUXC_ECSPI2_SS0_UART4_DCE_RTS_B
> > 0x0210 0x0478 0x0508 0x1 0x1 +#define
> > MX8MN_IOMUXC_ECSPI2_SS0_UART4_DTE_CTS_B
> > 0x0210 0x0478 0x0000 0x1 0x0 +#define
> > MX8MN_IOMUXC_ECSPI2_SS0_I2C4_SDA
> > 0x0210 0x0478 0x058C 0x2 0x5 +#define
> > MX8MN_IOMUXC_ECSPI2_SS0_GPIO5_IO13
> > 0x0210 0x0478 0x0000 0x5 0x0 +#define
> > MX8MN_IOMUXC_I2C1_SCL_I2C1_SCL
> > 0x0214 0x047C 0x055C 0x0 0x0 +#define
> > MX8MN_IOMUXC_I2C1_SCL_ENET1_MDC
> > 0x0214 0x047C 0x0000 0x1 0x0 +#define
> > MX8MN_IOMUXC_I2C1_SCL_ECSPI1_SCLK
> > 0x0214 0x047C 0x05D8 0x3 0x1 +#define
> > MX8MN_IOMUXC_I2C1_SCL_GPIO5_IO14
> > 0x0214 0x047C 0x0000 0x5 0x0 +#define
> > MX8MN_IOMUXC_I2C1_SDA_I2C1_SDA
> > 0x0218 0x0480 0x056C 0x0 0x0 +#define
> > MX8MN_IOMUXC_I2C1_SDA_ENET1_MDIO
> > 0x0218 0x0480 0x04C0 0x1 0x2 +#define
> > MX8MN_IOMUXC_I2C1_SDA_ECSPI1_MOSI
> > 0x0218 0x0480 0x05A8 0x3 0x1 +#define
> > MX8MN_IOMUXC_I2C1_SDA_GPIO5_IO15
> > 0x0218 0x0480 0x0000 0x5 0x0 +#define
> > MX8MN_IOMUXC_I2C2_SCL_I2C2_SCL
> > 0x021C 0x0484 0x05D0 0x0 0x0 +#define
> > MX8MN_IOMUXC_I2C2_SCL_ENET1_1588_EVENT1_IN
> > 0x021C 0x0484 0x0000 0x1 0x0 +#define
> > MX8MN_IOMUXC_I2C2_SCL_USDHC3_CD_B
> > 0x021C 0x0484 0x0598 0x2 0x1 +#define
> > MX8MN_IOMUXC_I2C2_SCL_ECSPI1_MISO
> > 0x021C 0x0484 0x05C4 0x3 0x1 +#define
> > MX8MN_IOMUXC_I2C2_SCL_GPIO5_IO16
> > 0x021C 0x0484 0x0000 0x5 0x0 +#define
> > MX8MN_IOMUXC_I2C2_SDA_I2C2_SDA
> > 0x0220 0x0488 0x0560 0x0 0x0 +#define
> > MX8MN_IOMUXC_I2C2_SDA_ENET1_1588_EVENT1_OUT
> > 0x0220 0x0488 0x0000 0x1 0x0 +#define
> > MX8MN_IOMUXC_I2C2_SDA_USDHC3_WP
> > 0x0220 0x0488 0x05B8 0x2 0x1 +#define
> > MX8MN_IOMUXC_I2C2_SDA_ECSPI1_SS0
> > 0x0220 0x0488 0x0564 0x3 0x1 +#define
> > MX8MN_IOMUXC_I2C2_SDA_GPIO5_IO17
> > 0x0220 0x0488 0x0000 0x5 0x0 +#define
> > MX8MN_IOMUXC_I2C3_SCL_I2C3_SCL
> > 0x0224 0x048C 0x0588 0x0 0x0 +#define
> > MX8MN_IOMUXC_I2C3_SCL_PWM4_OUT
> > 0x0224 0x048C 0x0000 0x1 0x0 +#define
> > MX8MN_IOMUXC_I2C3_SCL_GPT2_CLK
> > 0x0224 0x048C 0x0000 0x2 0x0 +#define
> > MX8MN_IOMUXC_I2C3_SCL_ECSPI2_SCLK
> > 0x0224 0x048C 0x0580 0x3 0x2 +#define
> > MX8MN_IOMUXC_I2C3_SCL_GPIO5_IO18
> > 0x0224 0x048C 0x0000 0x5 0x0 +#define
> > MX8MN_IOMUXC_I2C3_SDA_I2C3_SDA
> > 0x0228 0x0490 0x05BC 0x0 0x0 +#define
> > MX8MN_IOMUXC_I2C3_SDA_PWM3_OUT
> > 0x0228 0x0490 0x0000 0x1 0x0 +#define
> > MX8MN_IOMUXC_I2C3_SDA_GPT3_CLK
> > 0x0228 0x0490 0x0000 0x2 0x0 +#define
> > MX8MN_IOMUXC_I2C3_SDA_ECSPI2_MOSI
> > 0x0228 0x0490 0x0590 0x3 0x2 +#define
> > MX8MN_IOMUXC_I2C3_SDA_GPIO5_IO19
> > 0x0228 0x0490 0x0000 0x5 0x0 +#define
> > MX8MN_IOMUXC_I2C4_SCL_I2C4_SCL
> > 0x022C 0x0494 0x05D4 0x0 0x0 +#define
> > MX8MN_IOMUXC_I2C4_SCL_PWM2_OUT
> > 0x022C 0x0494 0x0000 0x1 0x0 +#define
> > MX8MN_IOMUXC_I2C4_SCL_ECSPI2_MISO
> > 0x022C 0x0494 0x0578 0x3 0x2 +#define
> > MX8MN_IOMUXC_I2C4_SCL_GPIO5_IO20
> > 0x022C 0x0494 0x0000 0x5 0x0 +#define
> > MX8MN_IOMUXC_I2C4_SDA_I2C4_SDA
> > 0x0230 0x0498 0x058C 0x0 0x0 +#define
> > MX8MN_IOMUXC_I2C4_SDA_PWM1_OUT
> > 0x0230 0x0498 0x0000 0x1 0x0 +#define
> > MX8MN_IOMUXC_I2C4_SDA_ECSPI2_SS0
> > 0x0230 0x0498 0x0570 0x3 0x1 +#define
> > MX8MN_IOMUXC_I2C4_SDA_GPIO5_IO21
> > 0x0230 0x0498 0x0000 0x5 0x0 +#define
> > MX8MN_IOMUXC_UART1_RXD_UART1_DCE_RX
> > 0x0234 0x049C 0x04F4 0x0 0x0 +#define
> > MX8MN_IOMUXC_UART1_RXD_UART1_DTE_TX
> > 0x0234 0x049C 0x0000 0x0 0x0 +#define
> > MX8MN_IOMUXC_UART1_RXD_ECSPI3_SCLK
> > 0x0234 0x049C 0x0000 0x1 0x0 +#define
> > MX8MN_IOMUXC_UART1_RXD_GPIO5_IO22
> > 0x0234 0x049C 0x0000 0x5 0x0 +#define
> > MX8MN_IOMUXC_UART1_TXD_UART1_DCE_TX
> > 0x0238 0x04A0 0x0000 0x0 0x0 +#define
> > MX8MN_IOMUXC_UART1_TXD_UART1_DTE_RX
> > 0x0238 0x04A0 0x04F4 0x0 0x1 +#define
> > MX8MN_IOMUXC_UART1_TXD_ECSPI3_MOSI
> > 0x0238 0x04A0 0x0000 0x1 0x0 +#define
> > MX8MN_IOMUXC_UART1_TXD_GPIO5_IO23
> > 0x0238 0x04A0 0x0000 0x5 0x0 +#define
> > MX8MN_IOMUXC_UART2_RXD_UART2_DCE_RX
> > 0x023C 0x04A4 0x04FC 0x0 0x0 +#define
> > MX8MN_IOMUXC_UART2_RXD_UART2_DTE_TX
> > 0x023C 0x04A4 0x0000 0x0 0x0 +#define
> > MX8MN_IOMUXC_UART2_RXD_ECSPI3_MISO
> > 0x023C 0x04A4 0x0000 0x1 0x0 +#define
> > MX8MN_IOMUXC_UART2_RXD_GPT1_COMPARE3
> > 0x023C 0x04A4 0x0000 0x3 0x0 +#define
> > MX8MN_IOMUXC_UART2_RXD_GPIO5_IO24
> > 0x023C 0x04A4 0x0000 0x5 0x0 +#define
> > MX8MN_IOMUXC_UART2_TXD_UART2_DCE_TX
> > 0x0240 0x04A8 0x0000 0x0 0x0 +#define
> > MX8MN_IOMUXC_UART2_TXD_UART2_DTE_RX
> > 0x0240 0x04A8 0x04FC 0x0 0x1 +#define
> > MX8MN_IOMUXC_UART2_TXD_ECSPI3_SS0
> > 0x0240 0x04A8 0x0000 0x1 0x0 +#define
> > MX8MN_IOMUXC_UART2_TXD_GPT1_COMPARE2
> > 0x0240 0x04A8 0x0000 0x3 0x0 +#define
> > MX8MN_IOMUXC_UART2_TXD_GPIO5_IO25
> > 0x0240 0x04A8 0x0000 0x5 0x0 +#define
> > MX8MN_IOMUXC_UART3_RXD_UART3_DCE_RX
> > 0x0244 0x04AC 0x0504 0x0 0x2 +#define
> > MX8MN_IOMUXC_UART3_RXD_UART3_DTE_TX
> > 0x0244 0x04AC 0x0000 0x0 0x0 +#define
> > MX8MN_IOMUXC_UART3_RXD_UART1_DCE_CTS_B
> > 0x0244 0x04AC 0x0000 0x1 0x0 +#define
> > MX8MN_IOMUXC_UART3_RXD_UART1_DTE_RTS_B
> > 0x0244 0x04AC 0x04F0 0x1 0x0 +#define
> > MX8MN_IOMUXC_UART3_RXD_USDHC3_RESET_B
> > 0x0244 0x04AC 0x0000 0x2 0x0 +#define
> > MX8MN_IOMUXC_UART3_RXD_GPT1_CAPTURE2
> > 0x0244 0x04AC 0x05EC 0x3 0x1 +#define
> > MX8MN_IOMUXC_UART3_RXD_GPIO5_IO26
> > 0x0244 0x04AC 0x0000 0x5 0x0 +#define
> > MX8MN_IOMUXC_UART3_TXD_UART3_DCE_TX
> > 0x0248 0x04B0 0x0000 0x0 0x0 +#define
> > MX8MN_IOMUXC_UART3_TXD_UART3_DTE_RX
> > 0x0248 0x04B0 0x0504 0x0 0x3 +#define
> > MX8MN_IOMUXC_UART3_TXD_UART1_DCE_RTS_B
> > 0x0248 0x04B0 0x04F0 0x1 0x1 +#define
> > MX8MN_IOMUXC_UART3_TXD_UART1_DTE_CTS_B
> > 0x0248 0x04B0 0x0000 0x1 0x0 +#define
> > MX8MN_IOMUXC_UART3_TXD_USDHC3_VSELECT
> > 0x0248 0x04B0 0x0000 0x2 0x0 +#define
> > MX8MN_IOMUXC_UART3_TXD_GPT1_CLK
> > 0x0248 0x04B0 0x05E8 0x3 0x1 +#define
> > MX8MN_IOMUXC_UART3_TXD_GPIO5_IO27
> > 0x0248 0x04B0 0x0000 0x5 0x0 +#define
> > MX8MN_IOMUXC_UART4_RXD_UART4_DCE_RX
> > 0x024C 0x04B4 0x050C 0x0 0x2 +#define
> > MX8MN_IOMUXC_UART4_RXD_UART4_DTE_TX
> > 0x024C 0x04B4 0x0000 0x0 0x0 +#define
> > MX8MN_IOMUXC_UART4_RXD_UART2_DCE_CTS_B
> > 0x024C 0x04B4 0x0000 0x1 0x0 +#define
> > MX8MN_IOMUXC_UART4_RXD_UART2_DTE_RTS_B
> > 0x024C 0x04B4 0x04F8 0x1 0x0 +#define
> > MX8MN_IOMUXC_UART4_RXD_GPT1_COMPARE1
> > 0x024C 0x04B4 0x0000 0x3 0x0 +#define
> > MX8MN_IOMUXC_UART4_RXD_GPIO5_IO28
> > 0x024C 0x04B4 0x0000 0x5 0x0 +#define
> > MX8MN_IOMUXC_UART4_TXD_UART4_DCE_TX
> > 0x0250 0x04B8 0x0000 0x0 0x0 +#define
> > MX8MN_IOMUXC_UART4_TXD_UART4_DTE_RX
> > 0x0250 0x04B8 0x050C 0x0 0x3 +#define
> > MX8MN_IOMUXC_UART4_TXD_UART2_DCE_RTS_B
> > 0x0250 0x04B8 0x04F8 0x1 0x1 +#define
> > MX8MN_IOMUXC_UART4_TXD_UART2_DTE_CTS_B
> > 0x0250 0x04B8 0x0000 0x1 0x0 +#define
> > MX8MN_IOMUXC_UART4_TXD_GPT1_CAPTURE1
> > 0x0250 0x04B8 0x05F0 0x3 0x1 +#define
> > MX8MN_IOMUXC_UART4_TXD_GPIO5_IO29
> > 0x0250 0x04B8 0x0000 0x5 0x0 + +#endif /* __DTS_IMX8MN_PINFUNC_H
> */
> > diff --git a/arch/arm/dts/imx8mn.dtsi b/arch/arm/dts/imx8mn.dtsi new
> > file mode 100644 index 0000000000..f5eff35986 --- /dev/null +++
> > b/arch/arm/dts/imx8mn.dtsi @@ -0,0 +1,712 @@ +//
> > SPDX-License-Identifier: (GPL-2.0+ OR MIT) +/*
> > + * Copyright 2019 NXP
> > + */
> > +
> > +#include <dt-bindings/clock/imx8mn-clock.h>
> > +#include <dt-bindings/gpio/gpio.h>
> > +#include <dt-bindings/input/input.h>
> > +#include <dt-bindings/interrupt-controller/arm-gic.h>
> > +
> > +#include "imx8mn-pinfunc.h"
> > +
> > +/ {
> > +	compatible = "fsl,imx8mn";
> > +	interrupt-parent = <&gic>;
> > +	#address-cells = <2>;
> > +	#size-cells = <2>;
> > +
> > +	aliases {
> > +		ethernet0 = &fec1;
> > +		gpio0 = &gpio1;
> > +		gpio1 = &gpio2;
> > +		gpio2 = &gpio3;
> > +		gpio3 = &gpio4;
> > +		gpio4 = &gpio5;
> > +		i2c0 = &i2c1;
> > +		i2c1 = &i2c2;
> > +		i2c2 = &i2c3;
> > +		i2c3 = &i2c4;
> > +		mmc0 = &usdhc1;
> > +		mmc1 = &usdhc2;
> > +		mmc2 = &usdhc3;
> > +		serial0 = &uart1;
> > +		serial1 = &uart2;
> > +		serial2 = &uart3;
> > +		serial3 = &uart4;
> > +		spi0 = &ecspi1;
> > +		spi1 = &ecspi2;
> > +		spi2 = &ecspi3;
> > +	};
> > +
> > +	cpus {
> > +		#address-cells = <1>;
> > +		#size-cells = <0>;
> > +
> > +		A53_0: cpu at 0 {
> > +			device_type = "cpu";
> > +			compatible = "arm,cortex-a53";
> > +			reg = <0x0>;
> > +			clock-latency = <61036>;
> > +			clocks = <&clk IMX8MN_CLK_ARM>;
> > +			enable-method = "psci";
> > +			next-level-cache = <&A53_L2>;
> > +		};
> > +
> > +		A53_1: cpu at 1 {
> > +			device_type = "cpu";
> > +			compatible = "arm,cortex-a53";
> > +			reg = <0x1>;
> > +			clock-latency = <61036>;
> > +			clocks = <&clk IMX8MN_CLK_ARM>;
> > +			enable-method = "psci";
> > +			next-level-cache = <&A53_L2>;
> > +		};
> > +
> > +		A53_2: cpu at 2 {
> > +			device_type = "cpu";
> > +			compatible = "arm,cortex-a53";
> > +			reg = <0x2>;
> > +			clock-latency = <61036>;
> > +			clocks = <&clk IMX8MN_CLK_ARM>;
> > +			enable-method = "psci";
> > +			next-level-cache = <&A53_L2>;
> > +		};
> > +
> > +		A53_3: cpu at 3 {
> > +			device_type = "cpu";
> > +			compatible = "arm,cortex-a53";
> > +			reg = <0x3>;
> > +			clock-latency = <61036>;
> > +			clocks = <&clk IMX8MN_CLK_ARM>;
> > +			enable-method = "psci";
> > +			next-level-cache = <&A53_L2>;
> > +		};
> > +
> > +		A53_L2: l2-cache0 {
> > +			compatible = "cache";
> > +		};
> > +	};
> > +
> > +	memory at 40000000 {
> > +		device_type = "memory";
> > +		reg = <0x0 0x40000000 0 0x80000000>;
> > +	};
> > +
> > +	osc_32k: clock-osc-32k {
> > +		compatible = "fixed-clock";
> > +		#clock-cells = <0>;
> > +		clock-frequency = <32768>;
> > +		clock-output-names = "osc_32k";
> > +	};
> > +
> > +	osc_24m: clock-osc-24m {
> > +		compatible = "fixed-clock";
> > +		#clock-cells = <0>;
> > +		clock-frequency = <24000000>;
> > +		clock-output-names = "osc_24m";
> > +	};
> > +
> > +	clk_ext1: clock-ext1 {
> > +		compatible = "fixed-clock";
> > +		#clock-cells = <0>;
> > +		clock-frequency = <133000000>;
> > +		clock-output-names = "clk_ext1";
> > +	};
> > +
> > +	clk_ext2: clock-ext2 {
> > +		compatible = "fixed-clock";
> > +		#clock-cells = <0>;
> > +		clock-frequency = <133000000>;
> > +		clock-output-names = "clk_ext2";
> > +	};
> > +
> > +	clk_ext3: clock-ext3 {
> > +		compatible = "fixed-clock";
> > +		#clock-cells = <0>;
> > +		clock-frequency = <133000000>;
> > +		clock-output-names = "clk_ext3";
> > +	};
> > +
> > +	clk_ext4: clock-ext4 {
> > +		compatible = "fixed-clock";
> > +		#clock-cells = <0>;
> > +		clock-frequency= <133000000>;
> > +		clock-output-names = "clk_ext4";
> > +	};
> > +
> > +	psci {
> > +		compatible = "arm,psci-1.0";
> > +		method = "smc";
> > +	};
> > +
> > +	timer {
> > +		compatible = "arm,armv8-timer";
> > +		interrupts = <GIC_PPI 13 (GIC_CPU_MASK_SIMPLE(6) |
> > IRQ_TYPE_LEVEL_LOW)>,
> > +			     <GIC_PPI 14 (GIC_CPU_MASK_SIMPLE(6) |
> > IRQ_TYPE_LEVEL_LOW)>,
> > +			     <GIC_PPI 11 (GIC_CPU_MASK_SIMPLE(6) |
> > IRQ_TYPE_LEVEL_LOW)>,
> > +			     <GIC_PPI 10 (GIC_CPU_MASK_SIMPLE(6) |
> > IRQ_TYPE_LEVEL_LOW)>;
> > +		clock-frequency = <8000000>;
> > +		arm,no-tick-in-suspend;
> > +	};
> > +
> > +	soc at 0 {
> > +		compatible = "simple-bus";
> > +		#address-cells = <1>;
> > +		#size-cells = <1>;
> > +		ranges = <0x0 0x0 0x0 0x3e000000>;
> > +
> > +		aips1: bus at 30000000 {
> > +			compatible = "fsl,aips-bus", "simple-bus";
> > +			reg = <0x30000000 0x400000>;
> > +			#address-cells = <1>;
> > +			#size-cells = <1>;
> > +			ranges;
> > +
> > +			gpio1: gpio at 30200000 {
> > +				compatible = "fsl,imx8mn-gpio",
> > "fsl,imx35-gpio";
> > +				reg = <0x30200000 0x10000>;
> > +				interrupts = <GIC_SPI 64
> > IRQ_TYPE_LEVEL_HIGH>,
> > +					     <GIC_SPI 65
> > IRQ_TYPE_LEVEL_HIGH>;
> > +				clocks = <&clk
> > IMX8MN_CLK_GPIO1_ROOT>;
> > +				gpio-controller;
> > +				#gpio-cells = <2>;
> > +				interrupt-controller;
> > +				#interrupt-cells = <2>;
> > +			};
> > +
> > +			gpio2: gpio at 30210000 {
> > +				compatible = "fsl,imx8mn-gpio",
> > "fsl,imx35-gpio";
> > +				reg = <0x30210000 0x10000>;
> > +				interrupts = <GIC_SPI 66
> > IRQ_TYPE_LEVEL_HIGH>,
> > +					     <GIC_SPI 67
> > IRQ_TYPE_LEVEL_HIGH>;
> > +				clocks = <&clk
> > IMX8MN_CLK_GPIO2_ROOT>;
> > +				gpio-controller;
> > +				#gpio-cells = <2>;
> > +				interrupt-controller;
> > +				#interrupt-cells = <2>;
> > +			};
> > +
> > +			gpio3: gpio at 30220000 {
> > +				compatible = "fsl,imx8mn-gpio",
> > "fsl,imx35-gpio";
> > +				reg = <0x30220000 0x10000>;
> > +				interrupts = <GIC_SPI 68
> > IRQ_TYPE_LEVEL_HIGH>,
> > +					     <GIC_SPI 69
> > IRQ_TYPE_LEVEL_HIGH>;
> > +				clocks = <&clk
> > IMX8MN_CLK_GPIO3_ROOT>;
> > +				gpio-controller;
> > +				#gpio-cells = <2>;
> > +				interrupt-controller;
> > +				#interrupt-cells = <2>;
> > +			};
> > +
> > +			gpio4: gpio at 30230000 {
> > +				compatible = "fsl,imx8mn-gpio",
> > "fsl,imx35-gpio";
> > +				reg = <0x30230000 0x10000>;
> > +				interrupts = <GIC_SPI 70
> > IRQ_TYPE_LEVEL_HIGH>,
> > +					     <GIC_SPI 71
> > IRQ_TYPE_LEVEL_HIGH>;
> > +				clocks = <&clk
> > IMX8MN_CLK_GPIO4_ROOT>;
> > +				gpio-controller;
> > +				#gpio-cells = <2>;
> > +				interrupt-controller;
> > +				#interrupt-cells = <2>;
> > +			};
> > +
> > +			gpio5: gpio at 30240000 {
> > +				compatible = "fsl,imx8mn-gpio",
> > "fsl,imx35-gpio";
> > +				reg = <0x30240000 0x10000>;
> > +				interrupts = <GIC_SPI 72
> > IRQ_TYPE_LEVEL_HIGH>,
> > +					     <GIC_SPI 73
> > IRQ_TYPE_LEVEL_HIGH>;
> > +				clocks = <&clk
> > IMX8MN_CLK_GPIO5_ROOT>;
> > +				gpio-controller;
> > +				#gpio-cells = <2>;
> > +				interrupt-controller;
> > +				#interrupt-cells = <2>;
> > +			};
> > +
> > +			wdog1: watchdog at 30280000 {
> > +				compatible = "fsl,imx8mn-wdt",
> > "fsl,imx21-wdt";
> > +				reg = <0x30280000 0x10000>;
> > +				interrupts = <GIC_SPI 78
> > IRQ_TYPE_LEVEL_HIGH>;
> > +				clocks = <&clk
> > IMX8MN_CLK_WDOG1_ROOT>;
> > +				status = "disabled";
> > +			};
> > +
> > +			wdog2: watchdog at 30290000 {
> > +				compatible = "fsl,imx8mn-wdt",
> > "fsl,imx21-wdt";
> > +				reg = <0x30290000 0x10000>;
> > +				interrupts = <GIC_SPI 79
> > IRQ_TYPE_LEVEL_HIGH>;
> > +				clocks = <&clk
> > IMX8MN_CLK_WDOG2_ROOT>;
> > +				status = "disabled";
> > +			};
> > +
> > +			wdog3: watchdog at 302a0000 {
> > +				compatible = "fsl,imx8mn-wdt",
> > "fsl,imx21-wdt";
> > +				reg = <0x302a0000 0x10000>;
> > +				interrupts = <GIC_SPI 10
> > IRQ_TYPE_LEVEL_HIGH>;
> > +				clocks = <&clk
> > IMX8MN_CLK_WDOG3_ROOT>;
> > +				status = "disabled";
> > +			};
> > +
> > +			sdma3: dma-controller at 302b0000 {
> > +				compatible = "fsl,imx8mn-sdma",
> > "fsl,imx7d-sdma";
> > +				reg = <0x302b0000 0x10000>;
> > +				interrupts = <GIC_SPI 34
> > IRQ_TYPE_LEVEL_HIGH>;
> > +				clocks = <&clk
> > IMX8MN_CLK_SDMA3_ROOT>,
> > +				 <&clk IMX8MN_CLK_SDMA3_ROOT>;
> > +				clock-names = "ipg", "ahb";
> > +				#dma-cells = <3>;
> > +				fsl,sdma-ram-script-name =
> > "imx/sdma/sdma-imx7d.bin";
> > +			};
> > +
> > +			sdma2: dma-controller at 302c0000 {
> > +				compatible = "fsl,imx8mn-sdma",
> > "fsl,imx7d-sdma";
> > +				reg = <0x302c0000 0x10000>;
> > +				interrupts = <GIC_SPI 103
> > IRQ_TYPE_LEVEL_HIGH>;
> > +				clocks = <&clk
> > IMX8MN_CLK_SDMA2_ROOT>,
> > +					 <&clk
> > IMX8MN_CLK_SDMA2_ROOT>;
> > +				clock-names = "ipg", "ahb";
> > +				#dma-cells = <3>;
> > +				fsl,sdma-ram-script-name =
> > "imx/sdma/sdma-imx7d.bin";
> > +			};
> > +
> > +			iomuxc: pinctrl at 30330000 {
> > +				compatible = "fsl,imx8mn-iomuxc";
> > +				reg = <0x30330000 0x10000>;
> > +			};
> > +
> > +			gpr: iomuxc-gpr at 30340000 {
> > +				compatible =
> > "fsl,imx8mn-iomuxc-gpr", "syscon";
> > +				reg = <0x30340000 0x10000>;
> > +			};
> > +
> > +			ocotp: ocotp-ctrl at 30350000 {
> > +				compatible = "fsl,imx8mn-ocotp",
> > "fsl,imx7d-ocotp", "syscon";
> > +				reg = <0x30350000 0x10000>;
> > +				clocks = <&clk
> > IMX8MN_CLK_OCOTP_ROOT>;
> > +			};
> > +
> > +			anatop: anatop at 30360000 {
> > +				compatible = "fsl,imx8mn-anatop",
> > "fsl,imx8mm-anatop",
> > +					     "syscon", "simple-bus";
> > +				reg = <0x30360000 0x10000>;
> > +			};
> > +
> > +			snvs: snvs at 30370000 {
> > +				compatible =
> > "fsl,sec-v4.0-mon","syscon", "simple-mfd";
> > +				reg = <0x30370000 0x10000>;
> > +
> > +				snvs_rtc: snvs-rtc-lp {
> > +					compatible =
> > "fsl,sec-v4.0-mon-rtc-lp";
> > +					regmap = <&snvs>;
> > +					offset = <0x34>;
> > +					interrupts = <GIC_SPI 19
> > IRQ_TYPE_LEVEL_HIGH>,
> > +						     <GIC_SPI 20
> > IRQ_TYPE_LEVEL_HIGH>;
> > +					clock-names = "snvs-rtc";
> > +				};
> > +
> > +				snvs_pwrkey: snvs-powerkey {
> > +					compatible =
> > "fsl,sec-v4.0-pwrkey";
> > +					regmap = <&snvs>;
> > +					interrupts = <GIC_SPI 4
> > IRQ_TYPE_LEVEL_HIGH>;
> > +					linux,keycode = <KEY_POWER>;
> > +					wakeup-source;
> > +					status = "disabled";
> > +				};
> > +			};
> > +
> > +			clk: clock-controller at 30380000 {
> > +				compatible = "fsl,imx8mn-ccm";
> > +				reg = <0x30380000 0x10000>;
> > +				#clock-cells = <1>;
> > +				clocks = <&osc_32k>, <&osc_24m>,
> > <&clk_ext1>, <&clk_ext2>,
> > +					 <&clk_ext3>, <&clk_ext4>;
> > +				clock-names = "osc_32k", "osc_24m",
> > "clk_ext1", "clk_ext2",
> > +					      "clk_ext3", "clk_ext4";
> > +			};
> > +
> > +			src: reset-controller at 30390000 {
> > +				compatible = "fsl,imx8mn-src",
> > "syscon";
> > +				reg = <0x30390000 0x10000>;
> > +				interrupts = <GIC_SPI 89
> > IRQ_TYPE_LEVEL_HIGH>;
> > +				#reset-cells = <1>;
> > +			};
> > +		};
> > +
> > +		aips2: bus at 30400000 {
> > +			compatible = "fsl,aips-bus", "simple-bus";
> > +			reg = <0x30400000 0x400000>;
> > +			#address-cells = <1>;
> > +			#size-cells = <1>;
> > +			ranges;
> > +
> > +			pwm1: pwm at 30660000 {
> > +				compatible = "fsl,imx8mn-pwm",
> > "fsl,imx27-pwm";
> > +				reg = <0x30660000 0x10000>;
> > +				interrupts = <GIC_SPI 81
> > IRQ_TYPE_LEVEL_HIGH>;
> > +				clocks = <&clk IMX8MN_CLK_PWM1_ROOT>,
> > +					<&clk IMX8MN_CLK_PWM1_ROOT>;
> > +				clock-names = "ipg", "per";
> > +				#pwm-cells = <2>;
> > +				status = "disabled";
> > +			};
> > +
> > +			pwm2: pwm at 30670000 {
> > +				compatible = "fsl,imx8mn-pwm",
> > "fsl,imx27-pwm";
> > +				reg = <0x30670000 0x10000>;
> > +				interrupts = <GIC_SPI 82
> > IRQ_TYPE_LEVEL_HIGH>;
> > +				clocks = <&clk IMX8MN_CLK_PWM2_ROOT>,
> > +					 <&clk IMX8MN_CLK_PWM2_ROOT>;
> > +				clock-names = "ipg", "per";
> > +				#pwm-cells = <2>;
> > +				status = "disabled";
> > +			};
> > +
> > +			pwm3: pwm at 30680000 {
> > +				compatible = "fsl,imx8mn-pwm",
> > "fsl,imx27-pwm";
> > +				reg = <0x30680000 0x10000>;
> > +				interrupts = <GIC_SPI 83
> > IRQ_TYPE_LEVEL_HIGH>;
> > +				clocks = <&clk IMX8MN_CLK_PWM3_ROOT>,
> > +					 <&clk IMX8MN_CLK_PWM3_ROOT>;
> > +				clock-names = "ipg", "per";
> > +				#pwm-cells = <2>;
> > +				status = "disabled";
> > +			};
> > +
> > +			pwm4: pwm at 30690000 {
> > +				compatible = "fsl,imx8mn-pwm",
> > "fsl,imx27-pwm";
> > +				reg = <0x30690000 0x10000>;
> > +				interrupts = <GIC_SPI 84
> > IRQ_TYPE_LEVEL_HIGH>;
> > +				clocks = <&clk IMX8MN_CLK_PWM4_ROOT>,
> > +					 <&clk IMX8MN_CLK_PWM4_ROOT>;
> > +				clock-names = "ipg", "per";
> > +				#pwm-cells = <2>;
> > +				status = "disabled";
> > +			};
> > +		};
> > +
> > +		aips3: bus at 30800000 {
> > +			compatible = "fsl,aips-bus", "simple-bus";
> > +			reg = <0x30800000 0x400000>;
> > +			#address-cells = <1>;
> > +			#size-cells = <1>;
> > +			ranges;
> > +
> > +			ecspi1: spi at 30820000 {
> > +				compatible = "fsl,imx8mn-ecspi",
> > "fsl,imx51-ecspi";
> > +				#address-cells = <1>;
> > +				#size-cells = <0>;
> > +				reg = <0x30820000 0x10000>;
> > +				interrupts = <GIC_SPI 31
> > IRQ_TYPE_LEVEL_HIGH>;
> > +				clocks = <&clk
> > IMX8MN_CLK_ECSPI1_ROOT>,
> > +					 <&clk
> > IMX8MN_CLK_ECSPI1_ROOT>;
> > +				clock-names = "ipg", "per";
> > +				dmas = <&sdma1 0 7 1>, <&sdma1 1 7
> > 2>;
> > +				dma-names = "rx", "tx";
> > +				status = "disabled";
> > +			};
> > +
> > +			ecspi2: spi at 30830000 {
> > +				compatible = "fsl,imx8mn-ecspi",
> > "fsl,imx51-ecspi";
> > +				#address-cells = <1>;
> > +				#size-cells = <0>;
> > +				reg = <0x30830000 0x10000>;
> > +				interrupts = <GIC_SPI 32
> > IRQ_TYPE_LEVEL_HIGH>;
> > +				clocks = <&clk
> > IMX8MN_CLK_ECSPI2_ROOT>,
> > +					 <&clk
> > IMX8MN_CLK_ECSPI2_ROOT>;
> > +				clock-names = "ipg", "per";
> > +				dmas = <&sdma1 2 7 1>, <&sdma1 3 7
> > 2>;
> > +				dma-names = "rx", "tx";
> > +				status = "disabled";
> > +			};
> > +
> > +			ecspi3: spi at 30840000 {
> > +				compatible = "fsl,imx8mn-ecspi",
> > "fsl,imx51-ecspi";
> > +				#address-cells = <1>;
> > +				#size-cells = <0>;
> > +				reg = <0x30840000 0x10000>;
> > +				interrupts = <GIC_SPI 33
> > IRQ_TYPE_LEVEL_HIGH>;
> > +				clocks = <&clk
> > IMX8MN_CLK_ECSPI3_ROOT>,
> > +					 <&clk
> > IMX8MN_CLK_ECSPI3_ROOT>;
> > +				clock-names = "ipg", "per";
> > +				dmas = <&sdma1 4 7 1>, <&sdma1 5 7
> > 2>;
> > +				dma-names = "rx", "tx";
> > +				status = "disabled";
> > +			};
> > +
> > +			uart1: serial at 30860000 {
> > +				compatible = "fsl,imx8mn-uart",
> > "fsl,imx6q-uart";
> > +				reg = <0x30860000 0x10000>;
> > +				interrupts = <GIC_SPI 26
> > IRQ_TYPE_LEVEL_HIGH>;
> > +				clocks = <&clk
> > IMX8MN_CLK_UART1_ROOT>,
> > +					 <&clk
> > IMX8MN_CLK_UART1_ROOT>;
> > +				clock-names = "ipg", "per";
> > +				dmas = <&sdma1 22 4 0>, <&sdma1 23 4
> > 0>;
> > +				dma-names = "rx", "tx";
> > +				status = "disabled";
> > +			};
> > +
> > +			uart3: serial at 30880000 {
> > +				compatible = "fsl,imx8mn-uart",
> > "fsl,imx6q-uart";
> > +				reg = <0x30880000 0x10000>;
> > +				interrupts = <GIC_SPI 28
> > IRQ_TYPE_LEVEL_HIGH>;
> > +				clocks = <&clk
> > IMX8MN_CLK_UART3_ROOT>,
> > +					 <&clk
> > IMX8MN_CLK_UART3_ROOT>;
> > +				clock-names = "ipg", "per";
> > +				dmas = <&sdma1 26 4 0>, <&sdma1 27 4
> > 0>;
> > +				dma-names = "rx", "tx";
> > +				status = "disabled";
> > +			};
> > +
> > +			uart2: serial at 30890000 {
> > +				compatible = "fsl,imx8mn-uart",
> > "fsl,imx6q-uart";
> > +				reg = <0x30890000 0x10000>;
> > +				interrupts = <GIC_SPI 27
> > IRQ_TYPE_LEVEL_HIGH>;
> > +				clocks = <&clk
> > IMX8MN_CLK_UART2_ROOT>,
> > +					 <&clk
> > IMX8MN_CLK_UART2_ROOT>;
> > +				clock-names = "ipg", "per";
> > +				status = "disabled";
> > +			};
> > +
> > +			i2c1: i2c at 30a20000 {
> > +				compatible = "fsl,imx8mn-i2c",
> > "fsl,imx21-i2c";
> > +				#address-cells = <1>;
> > +				#size-cells = <0>;
> > +				reg = <0x30a20000 0x10000>;
> > +				interrupts = <GIC_SPI 35
> > IRQ_TYPE_LEVEL_HIGH>;
> > +				clocks = <&clk IMX8MN_CLK_I2C1_ROOT>;
> > +				status = "disabled";
> > +			};
> > +
> > +			i2c2: i2c at 30a30000 {
> > +				compatible = "fsl,imx8mn-i2c",
> > "fsl,imx21-i2c";
> > +				#address-cells = <1>;
> > +				#size-cells = <0>;
> > +				reg = <0x30a30000 0x10000>;
> > +				interrupts = <GIC_SPI 36
> > IRQ_TYPE_LEVEL_HIGH>;
> > +				clocks = <&clk IMX8MN_CLK_I2C2_ROOT>;
> > +				status = "disabled";
> > +			};
> > +
> > +			i2c3: i2c at 30a40000 {
> > +				#address-cells = <1>;
> > +				#size-cells = <0>;
> > +				compatible = "fsl,imx8mn-i2c",
> > "fsl,imx21-i2c";
> > +				reg = <0x30a40000 0x10000>;
> > +				interrupts = <GIC_SPI 37
> > IRQ_TYPE_LEVEL_HIGH>;
> > +				clocks = <&clk IMX8MN_CLK_I2C3_ROOT>;
> > +				status = "disabled";
> > +			};
> > +
> > +			i2c4: i2c at 30a50000 {
> > +				compatible = "fsl,imx8mn-i2c",
> > "fsl,imx21-i2c";
> > +				#address-cells = <1>;
> > +				#size-cells = <0>;
> > +				reg = <0x30a50000 0x10000>;
> > +				interrupts = <GIC_SPI 38
> > IRQ_TYPE_LEVEL_HIGH>;
> > +				clocks = <&clk IMX8MN_CLK_I2C4_ROOT>;
> > +				status = "disabled";
> > +			};
> > +
> > +			uart4: serial at 30a60000 {
> > +				compatible = "fsl,imx8mn-uart",
> > "fsl,imx6q-uart";
> > +				reg = <0x30a60000 0x10000>;
> > +				interrupts = <GIC_SPI 29
> > IRQ_TYPE_LEVEL_HIGH>;
> > +				clocks = <&clk
> > IMX8MN_CLK_UART4_ROOT>,
> > +					 <&clk
> > IMX8MN_CLK_UART4_ROOT>;
> > +				clock-names = "ipg", "per";
> > +				dmas = <&sdma1 28 4 0>, <&sdma1 29 4
> > 0>;
> > +				dma-names = "rx", "tx";
> > +				status = "disabled";
> > +			};
> > +
> > +			usdhc1: mmc at 30b40000 {
> > +				compatible = "fsl,imx8mn-usdhc",
> > "fsl,imx7d-usdhc";
> > +				reg = <0x30b40000 0x10000>;
> > +				interrupts = <GIC_SPI 22
> > IRQ_TYPE_LEVEL_HIGH>;
> > +				clocks = <&clk IMX8MN_CLK_DUMMY>,
> > +					 <&clk
> > IMX8MN_CLK_NAND_USDHC_BUS>,
> > +					 <&clk
> > IMX8MN_CLK_USDHC1_ROOT>;
> > +				clock-names = "ipg", "ahb", "per";
> > +				assigned-clocks = <&clk
> > IMX8MN_CLK_USDHC1>;
> > +				assigned-clock-rates = <400000000>;
> > +				fsl,tuning-start-tap = <20>;
> > +				fsl,tuning-step= <2>;
> > +				bus-width = <4>;
> > +				status = "disabled";
> > +			};
> > +
> > +			usdhc2: mmc at 30b50000 {
> > +				compatible = "fsl,imx8mn-usdhc",
> > "fsl,imx7d-usdhc";
> > +				reg = <0x30b50000 0x10000>;
> > +				interrupts = <GIC_SPI 23
> > IRQ_TYPE_LEVEL_HIGH>;
> > +				clocks = <&clk IMX8MN_CLK_DUMMY>,
> > +					 <&clk
> > IMX8MN_CLK_NAND_USDHC_BUS>,
> > +					 <&clk
> > IMX8MN_CLK_USDHC2_ROOT>;
> > +				clock-names = "ipg", "ahb", "per";
> > +				fsl,tuning-start-tap = <20>;
> > +				fsl,tuning-step= <2>;
> > +				bus-width = <4>;
> > +				status = "disabled";
> > +			};
> > +
> > +			usdhc3: mmc at 30b60000 {
> > +				compatible = "fsl,imx8mn-usdhc",
> > "fsl,imx7d-usdhc";
> > +				reg = <0x30b60000 0x10000>;
> > +				interrupts = <GIC_SPI 24
> > IRQ_TYPE_LEVEL_HIGH>;
> > +				clocks = <&clk IMX8MN_CLK_DUMMY>,
> > +					 <&clk
> > IMX8MN_CLK_NAND_USDHC_BUS>,
> > +					 <&clk
> > IMX8MN_CLK_USDHC3_ROOT>;
> > +				clock-names = "ipg", "ahb", "per";
> > +				assigned-clocks = <&clk
> > IMX8MN_CLK_USDHC3_ROOT>;
> > +				assigned-clock-rates = <400000000>;
> > +				fsl,tuning-start-tap = <20>;
> > +				fsl,tuning-step= <2>;
> > +				bus-width = <4>;
> > +				status = "disabled";
> > +			};
> > +
> > +			sdma1: dma-controller at 30bd0000 {
> > +				compatible = "fsl,imx8mn-sdma",
> > "fsl,imx7d-sdma";
> > +				reg = <0x30bd0000 0x10000>;
> > +				interrupts = <GIC_SPI 2
> > IRQ_TYPE_LEVEL_HIGH>;
> > +				clocks = <&clk
> > IMX8MN_CLK_SDMA1_ROOT>,
> > +					 <&clk
> > IMX8MN_CLK_SDMA1_ROOT>;
> > +				clock-names = "ipg", "ahb";
> > +				#dma-cells = <3>;
> > +				fsl,sdma-ram-script-name =
> > "imx/sdma/sdma-imx7d.bin";
> > +			};
> > +
> > +			fec1: ethernet at 30be0000 {
> > +				compatible = "fsl,imx8mn-fec",
> > "fsl,imx6sx-fec";
> > +				reg = <0x30be0000 0x10000>;
> > +				interrupts = <GIC_SPI 118
> > IRQ_TYPE_LEVEL_HIGH>,
> > +					     <GIC_SPI 119
> > IRQ_TYPE_LEVEL_HIGH>,
> > +					     <GIC_SPI 120
> > IRQ_TYPE_LEVEL_HIGH>;
> > +				clocks = <&clk
> > IMX8MN_CLK_ENET1_ROOT>,
> > +					 <&clk
> > IMX8MN_CLK_ENET1_ROOT>,
> > +					 <&clk
> > IMX8MN_CLK_ENET_TIMER>,
> > +					 <&clk IMX8MN_CLK_ENET_REF>,
> > +					 <&clk
> > IMX8MN_CLK_ENET_PHY_REF>;
> > +				clock-names = "ipg", "ahb", "ptp",
> > +					      "enet_clk_ref",
> > "enet_out";
> > +				assigned-clocks = <&clk
> > IMX8MN_CLK_ENET_AXI>,
> > +						  <&clk
> > IMX8MN_CLK_ENET_TIMER>,
> > +						  <&clk
> > IMX8MN_CLK_ENET_REF>,
> > +						  <&clk
> > IMX8MN_CLK_ENET_TIMER>;
> > +				assigned-clock-parents = <&clk
> > IMX8MN_SYS_PLL1_266M>,
> > +							 <&clk
> > IMX8MN_SYS_PLL2_100M>,
> > +							 <&clk
> > IMX8MN_SYS_PLL2_125M>;
> > +				assigned-clock-rates = <0>, <0>,
> > <125000000>, <100000000>;
> > +				fsl,num-tx-queues = <3>;
> > +				fsl,num-rx-queues = <3>;
> > +				status = "disabled";
> > +			};
> > +
> > +		};
> > +
> > +		aips4: bus at 32c00000 {
> > +			compatible = "fsl,aips-bus", "simple-bus";
> > +			reg = <0x32c00000 0x400000>;
> > +			#address-cells = <1>;
> > +			#size-cells = <1>;
> > +			ranges;
> > +
> > +			usbotg1: usb at 32e40000 {
> > +				compatible = "fsl,imx8mn-usb",
> > "fsl,imx7d-usb";
> > +				reg = <0x32e40000 0x200>;
> > +				interrupts = <GIC_SPI 40
> > IRQ_TYPE_LEVEL_HIGH>;
> > +				clocks = <&clk
> > IMX8MN_CLK_USB1_CTRL_ROOT>;
> > +				clock-names = "usb1_ctrl_root_clk";
> > +				assigned-clocks = <&clk
> > IMX8MN_CLK_USB_BUS>,
> > +						  <&clk
> > IMX8MN_CLK_USB_CORE_REF>;
> > +				assigned-clock-parents = <&clk
> > IMX8MN_SYS_PLL2_500M>,
> > +							 <&clk
> > IMX8MN_SYS_PLL1_100M>;
> > +				fsl,usbphy = <&usbphynop1>;
> > +				fsl,usbmisc = <&usbmisc1 0>;
> > +				status = "disabled";
> > +			};
> > +
> > +			usbmisc1: usbmisc at 32e40200 {
> > +				compatible = "fsl,imx8mn-usbmisc",
> > "fsl,imx7d-usbmisc";
> > +				#index-cells = <1>;
> > +				reg = <0x32e40200 0x200>;
> > +			};
> > +
> > +			usbotg2: usb at 32e50000 {
> > +				compatible = "fsl,imx8mn-usb",
> > "fsl,imx7d-usb";
> > +				reg = <0x32e50000 0x200>;
> > +				interrupts = <GIC_SPI 41
> > IRQ_TYPE_LEVEL_HIGH>;
> > +				clocks = <&clk
> > IMX8MN_CLK_USB1_CTRL_ROOT>;
> > +				clock-names = "usb1_ctrl_root_clk";
> > +				assigned-clocks = <&clk
> > IMX8MN_CLK_USB_BUS>,
> > +						  <&clk
> > IMX8MN_CLK_USB_CORE_REF>;
> > +				assigned-clock-parents = <&clk
> > IMX8MN_SYS_PLL2_500M>,
> > +							 <&clk
> > IMX8MN_SYS_PLL1_100M>;
> > +				fsl,usbphy = <&usbphynop2>;
> > +				fsl,usbmisc = <&usbmisc2 0>;
> > +				status = "disabled";
> > +			};
> > +
> > +			usbmisc2: usbmisc at 32e50200 {
> > +				compatible = "fsl,imx8mn-usbmisc",
> > "fsl,imx7d-usbmisc";
> > +				#index-cells = <1>;
> > +				reg = <0x32e50200 0x200>;
> > +			};
> > +
> > +		};
> > +
> > +		dma_apbh: dma-controller at 33000000 {
> > +			compatible = "fsl,imx7d-dma-apbh",
> > "fsl,imx28-dma-apbh";
> > +			reg = <0x33000000 0x2000>;
> > +			interrupts = <GIC_SPI 12
> > IRQ_TYPE_LEVEL_HIGH>,
> > +				     <GIC_SPI 12
> > IRQ_TYPE_LEVEL_HIGH>,
> > +				     <GIC_SPI 12
> > IRQ_TYPE_LEVEL_HIGH>,
> > +				     <GIC_SPI 12
> > IRQ_TYPE_LEVEL_HIGH>;
> > +			interrupt-names = "gpmi0", "gpmi1", "gpmi2",
> > "gpmi3";
> > +			#dma-cells = <1>;
> > +			dma-channels = <4>;
> > +			clocks = <&clk
> > IMX8MN_CLK_NAND_USDHC_BUS_RAWNAND_CLK>;
> > +		};
> > +
> > +		gpmi: nand-controller at 33002000 {
> > +			compatible = "fsl,imx8mn-gpmi-nand",
> > "fsl,imx7d-gpmi-nand";
> > +			#address-cells = <1>;
> > +			#size-cells = <1>;
> > +			reg = <0x33002000 0x2000>, <0x33004000
> > 0x4000>;
> > +			reg-names = "gpmi-nand", "bch";
> > +			interrupts = <GIC_SPI 14
> > IRQ_TYPE_LEVEL_HIGH>;
> > +			interrupt-names = "bch";
> > +			clocks = <&clk IMX8MN_CLK_NAND_ROOT>,
> > +				 <&clk
> > IMX8MN_CLK_NAND_USDHC_BUS_RAWNAND_CLK>;
> > +			clock-names = "gpmi_io", "gpmi_bch_apb";
> > +			dmas = <&dma_apbh 0>;
> > +			dma-names = "rx-tx";
> > +			status = "disabled";
> > +		};
> > +
> > +		gic: interrupt-controller at 38800000 {
> > +			compatible = "arm,gic-v3";
> > +			reg = <0x38800000 0x10000>,
> > +			      <0x38880000 0xc0000>;
> > +			#interrupt-cells = <3>;
> > +			interrupt-controller;
> > +			interrupts = <GIC_PPI 9 IRQ_TYPE_LEVEL_HIGH>;
> > +		};
> > +	};
> > +
> > +	usbphynop1: usbphynop1 {
> > +		compatible = "usb-nop-xceiv";
> > +		clocks = <&clk IMX8MN_CLK_USB_PHY_REF>;
> > +		assigned-clocks = <&clk IMX8MN_CLK_USB_PHY_REF>;
> > +		assigned-clock-parents = <&clk IMX8MN_SYS_PLL1_100M>;
> > +		clock-names = "main_clk";
> > +	};
> > +
> > +	usbphynop2: usbphynop2 {
> > +		compatible = "usb-nop-xceiv";
> > +		clocks = <&clk IMX8MN_CLK_USB_PHY_REF>;
> > +		assigned-clocks = <&clk IMX8MN_CLK_USB_PHY_REF>;
> > +		assigned-clock-parents = <&clk IMX8MN_SYS_PLL1_100M>;
> > +		clock-names = "main_clk";
> > +	};
> > +};
> > diff --git a/include/dt-bindings/clock/imx8mn-clock.h
> > b/include/dt-bindings/clock/imx8mn-clock.h new file mode 100644
> > index 0000000000..5255b1c242
> > --- /dev/null
> > +++ b/include/dt-bindings/clock/imx8mn-clock.h
> > @@ -0,0 +1,215 @@
> > +/* SPDX-License-Identifier: GPL-2.0 */
> > +/*
> > + * Copyright 2018-2019 NXP
> > + */
> > +
> > +#ifndef __DT_BINDINGS_CLOCK_IMX8MN_H
> > +#define __DT_BINDINGS_CLOCK_IMX8MN_H
> > +
> > +#define IMX8MN_CLK_DUMMY			0
> > +#define IMX8MN_CLK_32K				1
> > +#define IMX8MN_CLK_24M				2
> > +#define IMX8MN_OSC_HDMI_CLK			3
> > +#define IMX8MN_CLK_EXT1				4
> > +#define IMX8MN_CLK_EXT2				5
> > +#define IMX8MN_CLK_EXT3				6
> > +#define IMX8MN_CLK_EXT4				7
> > +#define IMX8MN_AUDIO_PLL1_REF_SEL		8
> > +#define IMX8MN_AUDIO_PLL2_REF_SEL		9
> > +#define IMX8MN_VIDEO_PLL1_REF_SEL		10
> > +#define IMX8MN_DRAM_PLL_REF_SEL			11
> > +#define IMX8MN_GPU_PLL_REF_SEL			12
> > +#define IMX8MN_VPU_PLL_REF_SEL			13
> > +#define IMX8MN_ARM_PLL_REF_SEL			14
> > +#define IMX8MN_SYS_PLL1_REF_SEL			15
> > +#define IMX8MN_SYS_PLL2_REF_SEL			16
> > +#define IMX8MN_SYS_PLL3_REF_SEL			17
> > +#define IMX8MN_AUDIO_PLL1			18
> > +#define IMX8MN_AUDIO_PLL2			19
> > +#define IMX8MN_VIDEO_PLL1			20
> > +#define IMX8MN_DRAM_PLL				21
> > +#define IMX8MN_GPU_PLL				22
> > +#define IMX8MN_VPU_PLL				23
> > +#define IMX8MN_ARM_PLL				24
> > +#define IMX8MN_SYS_PLL1				25
> > +#define IMX8MN_SYS_PLL2				26
> > +#define IMX8MN_SYS_PLL3				27
> > +#define IMX8MN_AUDIO_PLL1_BYPASS		28
> > +#define IMX8MN_AUDIO_PLL2_BYPASS		29
> > +#define IMX8MN_VIDEO_PLL1_BYPASS		30
> > +#define IMX8MN_DRAM_PLL_BYPASS			31
> > +#define IMX8MN_GPU_PLL_BYPASS			32
> > +#define IMX8MN_VPU_PLL_BYPASS			33
> > +#define IMX8MN_ARM_PLL_BYPASS			34
> > +#define IMX8MN_SYS_PLL1_BYPASS			35
> > +#define IMX8MN_SYS_PLL2_BYPASS			36
> > +#define IMX8MN_SYS_PLL3_BYPASS			37
> > +#define IMX8MN_AUDIO_PLL1_OUT			38
> > +#define IMX8MN_AUDIO_PLL2_OUT			39
> > +#define IMX8MN_VIDEO_PLL1_OUT			40
> > +#define IMX8MN_DRAM_PLL_OUT			41
> > +#define IMX8MN_GPU_PLL_OUT			42
> > +#define IMX8MN_VPU_PLL_OUT			43
> > +#define IMX8MN_ARM_PLL_OUT			44
> > +#define IMX8MN_SYS_PLL1_OUT			45
> > +#define IMX8MN_SYS_PLL2_OUT			46
> > +#define IMX8MN_SYS_PLL3_OUT			47
> > +#define IMX8MN_SYS_PLL1_40M			48
> > +#define IMX8MN_SYS_PLL1_80M			49
> > +#define IMX8MN_SYS_PLL1_100M			50
> > +#define IMX8MN_SYS_PLL1_133M			51
> > +#define IMX8MN_SYS_PLL1_160M			52
> > +#define IMX8MN_SYS_PLL1_200M			53
> > +#define IMX8MN_SYS_PLL1_266M			54
> > +#define IMX8MN_SYS_PLL1_400M			55
> > +#define IMX8MN_SYS_PLL1_800M			56
> > +#define IMX8MN_SYS_PLL2_50M			57
> > +#define IMX8MN_SYS_PLL2_100M			58
> > +#define IMX8MN_SYS_PLL2_125M			59
> > +#define IMX8MN_SYS_PLL2_166M			60
> > +#define IMX8MN_SYS_PLL2_200M			61
> > +#define IMX8MN_SYS_PLL2_250M			62
> > +#define IMX8MN_SYS_PLL2_333M			63
> > +#define IMX8MN_SYS_PLL2_500M			64
> > +#define IMX8MN_SYS_PLL2_1000M			65
> > +
> > +/* CORE CLOCK ROOT */
> > +#define IMX8MN_CLK_A53_SRC			66
> > +#define IMX8MN_CLK_GPU_CORE_SRC			67
> > +#define IMX8MN_CLK_GPU_SHADER_SRC		68
> > +#define IMX8MN_CLK_A53_CG			69
> > +#define IMX8MN_CLK_GPU_CORE_CG			70
> > +#define IMX8MN_CLK_GPU_SHADER_CG		71
> > +#define IMX8MN_CLK_A53_DIV			72
> > +#define IMX8MN_CLK_GPU_CORE_DIV			73
> > +#define IMX8MN_CLK_GPU_SHADER_DIV		74
> > +
> > +/* BUS CLOCK ROOT */
> > +#define IMX8MN_CLK_MAIN_AXI			75
> > +#define IMX8MN_CLK_ENET_AXI			76
> > +#define IMX8MN_CLK_NAND_USDHC_BUS		77
> > +#define IMX8MN_CLK_DISP_AXI			78
> > +#define IMX8MN_CLK_DISP_APB			79
> > +#define IMX8MN_CLK_USB_BUS			80
> > +#define IMX8MN_CLK_GPU_AXI			81
> > +#define IMX8MN_CLK_GPU_AHB			82
> > +#define IMX8MN_CLK_NOC				83
> > +#define IMX8MN_CLK_AHB				84
> > +#define IMX8MN_CLK_AUDIO_AHB			85
> > +
> > +/* IPG CLOCK ROOT */
> > +#define IMX8MN_CLK_IPG_ROOT			86
> > +#define IMX8MN_CLK_IPG_AUDIO_ROOT		87
> > +
> > +/* IP */
> > +#define IMX8MN_CLK_DRAM_CORE			88
> > +#define IMX8MN_CLK_DRAM_ALT			89
> > +#define IMX8MN_CLK_DRAM_APB			90
> > +#define IMX8MN_CLK_DRAM_ALT_ROOT		91
> > +#define IMX8MN_CLK_DISP_PIXEL			92
> > +#define IMX8MN_CLK_SAI2				93
> > +#define IMX8MN_CLK_SAI3				94
> > +#define IMX8MN_CLK_SAI5				95
> > +#define IMX8MN_CLK_SAI6				96
> > +#define IMX8MN_CLK_SPDIF1			97
> > +#define IMX8MN_CLK_ENET_REF			98
> > +#define IMX8MN_CLK_ENET_TIMER			99
> > +#define IMX8MN_CLK_ENET_PHY_REF			100
> > +#define IMX8MN_CLK_NAND				101
> > +#define IMX8MN_CLK_QSPI				102
> > +#define IMX8MN_CLK_USDHC1			103
> > +#define IMX8MN_CLK_USDHC2			104
> > +#define IMX8MN_CLK_I2C1				105
> > +#define IMX8MN_CLK_I2C2				106
> > +#define IMX8MN_CLK_I2C3				107
> > +#define IMX8MN_CLK_I2C4				118
> > +#define IMX8MN_CLK_UART1			119
> > +#define IMX8MN_CLK_UART2			110
> > +#define IMX8MN_CLK_UART3			111
> > +#define IMX8MN_CLK_UART4			112
> > +#define IMX8MN_CLK_USB_CORE_REF			113
> > +#define IMX8MN_CLK_USB_PHY_REF			114
> > +#define IMX8MN_CLK_ECSPI1			115
> > +#define IMX8MN_CLK_ECSPI2			116
> > +#define IMX8MN_CLK_PWM1				117
> > +#define IMX8MN_CLK_PWM2				118
> > +#define IMX8MN_CLK_PWM3				119
> > +#define IMX8MN_CLK_PWM4				120
> > +#define IMX8MN_CLK_WDOG				121
> > +#define IMX8MN_CLK_WRCLK			122
> > +#define IMX8MN_CLK_CLKO1			123
> > +#define IMX8MN_CLK_CLKO2			124
> > +#define IMX8MN_CLK_DSI_CORE			125
> > +#define IMX8MN_CLK_DSI_PHY_REF			126
> > +#define IMX8MN_CLK_DSI_DBI			127
> > +#define IMX8MN_CLK_USDHC3			128
> > +#define IMX8MN_CLK_CAMERA_PIXEL			129
> > +#define IMX8MN_CLK_CSI1_PHY_REF			130
> > +#define IMX8MN_CLK_CSI2_PHY_REF			131
> > +#define IMX8MN_CLK_CSI2_ESC			132
> > +#define IMX8MN_CLK_ECSPI3			133
> > +#define IMX8MN_CLK_PDM				134
> > +#define IMX8MN_CLK_SAI7				135
> > +
> > +#define IMX8MN_CLK_ECSPI1_ROOT			136
> > +#define IMX8MN_CLK_ECSPI2_ROOT			137
> > +#define IMX8MN_CLK_ECSPI3_ROOT			138
> > +#define IMX8MN_CLK_ENET1_ROOT			139
> > +#define IMX8MN_CLK_GPIO1_ROOT			140
> > +#define IMX8MN_CLK_GPIO2_ROOT			141
> > +#define IMX8MN_CLK_GPIO3_ROOT			142
> > +#define IMX8MN_CLK_GPIO4_ROOT			143
> > +#define IMX8MN_CLK_GPIO5_ROOT			144
> > +#define IMX8MN_CLK_I2C1_ROOT			145
> > +#define IMX8MN_CLK_I2C2_ROOT			146
> > +#define IMX8MN_CLK_I2C3_ROOT			147
> > +#define IMX8MN_CLK_I2C4_ROOT			148
> > +#define IMX8MN_CLK_MU_ROOT			149
> > +#define IMX8MN_CLK_OCOTP_ROOT			150
> > +#define IMX8MN_CLK_PWM1_ROOT			151
> > +#define IMX8MN_CLK_PWM2_ROOT			152
> > +#define IMX8MN_CLK_PWM3_ROOT			153
> > +#define IMX8MN_CLK_PWM4_ROOT			154
> > +#define IMX8MN_CLK_QSPI_ROOT			155
> > +#define IMX8MN_CLK_NAND_ROOT			156
> > +#define IMX8MN_CLK_SAI2_ROOT			157
> > +#define IMX8MN_CLK_SAI2_IPG			158
> > +#define IMX8MN_CLK_SAI3_ROOT			159
> > +#define IMX8MN_CLK_SAI3_IPG			160
> > +#define IMX8MN_CLK_SAI5_ROOT			161
> > +#define IMX8MN_CLK_SAI5_IPG			162
> > +#define IMX8MN_CLK_SAI6_ROOT			163
> > +#define IMX8MN_CLK_SAI6_IPG			164
> > +#define IMX8MN_CLK_SAI7_ROOT			165
> > +#define IMX8MN_CLK_SAI7_IPG			166
> > +#define IMX8MN_CLK_SDMA1_ROOT			167
> > +#define IMX8MN_CLK_SDMA2_ROOT			168
> > +#define IMX8MN_CLK_UART1_ROOT			169
> > +#define IMX8MN_CLK_UART2_ROOT			170
> > +#define IMX8MN_CLK_UART3_ROOT			171
> > +#define IMX8MN_CLK_UART4_ROOT			172
> > +#define IMX8MN_CLK_USB1_CTRL_ROOT		173
> > +#define IMX8MN_CLK_USDHC1_ROOT			174
> > +#define IMX8MN_CLK_USDHC2_ROOT			175
> > +#define IMX8MN_CLK_WDOG1_ROOT			176
> > +#define IMX8MN_CLK_WDOG2_ROOT			177
> > +#define IMX8MN_CLK_WDOG3_ROOT			178
> > +#define IMX8MN_CLK_GPU_BUS_ROOT			179
> > +#define IMX8MN_CLK_ASRC_ROOT			180
> > +#define IMX8MN_CLK_GPU3D_ROOT			181
> > +#define IMX8MN_CLK_PDM_ROOT			182
> > +#define IMX8MN_CLK_PDM_IPG			183
> > +#define IMX8MN_CLK_DISP_AXI_ROOT		184
> > +#define IMX8MN_CLK_DISP_APB_ROOT		185
> > +#define IMX8MN_CLK_DISP_PIXEL_ROOT		186
> > +#define IMX8MN_CLK_CAMERA_PIXEL_ROOT		187
> > +#define IMX8MN_CLK_USDHC3_ROOT			188
> > +#define IMX8MN_CLK_SDMA3_ROOT			189
> > +#define IMX8MN_CLK_TMU_ROOT			190
> > +#define IMX8MN_CLK_ARM				191
> > +#define IMX8MN_CLK_NAND_USDHC_BUS_RAWNAND_CLK	192
> > +#define IMX8MN_CLK_GPU_CORE_ROOT		193
> > +
> > +#define IMX8MN_CLK_END				194
> > +
> > +#endif
> 
> 
> 
> 
> Best regards,
> 
> Lukasz Majewski
> 
> --
> 
> DENX Software Engineering GmbH,      Managing Director: Wolfgang Denk
> HRB 165235 Munich, Office: Kirchenstr.5, D-82194 Groebenzell, Germany
> Phone: (+49)-8142-66989-59 Fax: (+49)-8142-66989-80 Email:
> lukma at denx.de

^ permalink raw reply	[flat|nested] 75+ messages in thread

* [U-Boot] [PATCH V2 41/51] spl: pass args to board_return_to_bootrom
  2019-07-08  1:40 ` [U-Boot] [PATCH V2 41/51] spl: pass args to board_return_to_bootrom Peng Fan
  2019-07-10  6:23   ` Kever Yang
@ 2019-07-10  8:09   ` Philipp Tomsich
  1 sibling, 0 replies; 75+ messages in thread
From: Philipp Tomsich @ 2019-07-10  8:09 UTC (permalink / raw)
  To: u-boot



> On 08.07.2019, at 03:40, Peng Fan <peng.fan@nxp.com> wrote:
> 
> Pass spl_image and bootdev to board_return_bootrom.
> i.MX8MN needs the args to let ROM to load images
> 
> Cc: Simon Glass <sjg@chromium.org>
> Cc: Philipp Tomsich <philipp.tomsich@theobroma-systems.com>
> Cc: Kever Yang <kever.yang@rock-chips.com>
> Signed-off-by: Peng Fan <peng.fan@nxp.com>

Reviewed-by: Philipp Tomsich <philipp.tomsich@theobroma-systems.com>

^ permalink raw reply	[flat|nested] 75+ messages in thread

* [U-Boot] [PATCH V2 04/51] i2c: mxc: add CONFIG_CLK support
  2019-07-10  8:03   ` Lukasz Majewski
@ 2019-07-10  8:19     ` Peng Fan
  0 siblings, 0 replies; 75+ messages in thread
From: Peng Fan @ 2019-07-10  8:19 UTC (permalink / raw)
  To: u-boot

Hi Lukasz,

> Subject: Re: [U-Boot] [PATCH V2 04/51] i2c: mxc: add CONFIG_CLK support
> 
> Hi Peng,
> 
> > When CONFIG_CLK enabled, use CLK UCLASS for clk related settings.
> >
> > Signed-off-by: Peng Fan <peng.fan@nxp.com>
> > ---
> >  arch/arm/include/asm/mach-imx/mxc_i2c.h |  6 ++++++
> >  drivers/i2c/mxc_i2c.c                   | 17 +++++++++++++++++
> >  2 files changed, 23 insertions(+)
> >
> > diff --git a/arch/arm/include/asm/mach-imx/mxc_i2c.h
> > b/arch/arm/include/asm/mach-imx/mxc_i2c.h index
> > 8e1ea9af19..81fd981444 100644 ---
> > a/arch/arm/include/asm/mach-imx/mxc_i2c.h +++
> > b/arch/arm/include/asm/mach-imx/mxc_i2c.h @@ -6,6 +6,9 @@
> #define
> > __ASM_ARCH_MXC_MXC_I2C_H__  #include <asm-generic/gpio.h>
> #include
> > <asm/mach-imx/iomux-v3.h>
> > +#if CONFIG_IS_ENABLED(CLK)
> > +#include <clk.h>
> > +#endif
> >
> >  struct i2c_pin_ctrl {
> >  	iomux_v3_cfg_t i2c_mode;
> > @@ -47,6 +50,9 @@ struct mxc_i2c_bus {
> >  	ulong driver_data;
> >  	int speed;
> >  	struct i2c_pads_info *pads_info;
> > +#if CONFIG_IS_ENABLED(CLK)
> > +	struct clk per_clk;
> > +#endif
> >  #ifndef CONFIG_DM_I2C
> >  	int (*idle_bus_fn)(void *p);
> >  	void *idle_bus_data;
> > diff --git a/drivers/i2c/mxc_i2c.c b/drivers/i2c/mxc_i2c.c index
> > 23119cce65..2e157bca58 100644
> > --- a/drivers/i2c/mxc_i2c.c
> > +++ b/drivers/i2c/mxc_i2c.c
> > @@ -890,9 +890,22 @@ static int mxc_i2c_probe(struct udevice *bus)
> >  	i2c_bus->bus = bus;
> >
> >  	/* Enable clk */
> > +#if CONFIG_IS_ENABLED(CLK)
> > +	ret = clk_get_by_index(bus, 0, &i2c_bus->per_clk);
> 
> I'm wondering if all supported in U-Boot NXP SoCs have the per clk defined in
> index 0 with their DTS ...


imx6qdl.dtsi imx6sl.dtsi imx6ul.dtsi imx7s.dtsi imx8mq.dtsi imx8mm.dtsi has
that clock.

It might not be named per clock. Just for easy to use, choose per clock name.

Regards,
Peng.

> 
> > +	if (ret) {
> > +		printf("Failed to get i2c clk\n");
> > +		return ret;
> > +	}
> > +	ret = clk_enable(&i2c_bus->per_clk);
> > +	if (ret) {
> > +		printf("Failed to enable i2c clk\n");
> > +		return ret;
> > +	}
> > +#else
> >  	ret = enable_i2c_clk(1, bus->seq);
> >  	if (ret < 0)
> >  		return ret;
> > +#endif
> >
> >  	/*
> >  	 * See Documentation/devicetree/bindings/i2c/i2c-imx.txt
> > @@ -919,7 +932,11 @@ static int mxc_i2c_probe(struct udevice *bus)
> >  	ret = i2c_idle_bus(i2c_bus);
> >  	if (ret < 0) {
> >  		/* Disable clk */
> > +#if CONFIG_IS_ENABLED(CLK)
> > +		clk_disable(&i2c_bus->per_clk);
> > +#else
> >  		enable_i2c_clk(0, bus->seq);
> > +#endif
> >  		return ret;
> >  	}
> >
> 
> 
> 
> 
> Best regards,
> 
> Lukasz Majewski
> 
> --
> 
> DENX Software Engineering GmbH,      Managing Director: Wolfgang Denk
> HRB 165235 Munich, Office: Kirchenstr.5, D-82194 Groebenzell, Germany
> Phone: (+49)-8142-66989-59 Fax: (+49)-8142-66989-80 Email:
> lukma at denx.de

^ permalink raw reply	[flat|nested] 75+ messages in thread

* [U-Boot] [PATCH V2 18/51] imx8m: add clk support for i.MX8MM
  2019-07-10  7:22       ` Lukasz Majewski
@ 2019-07-10  8:22         ` Peng Fan
  2019-07-10  8:47           ` Lukasz Majewski
  0 siblings, 1 reply; 75+ messages in thread
From: Peng Fan @ 2019-07-10  8:22 UTC (permalink / raw)
  To: u-boot


> Subject: Re: [U-Boot] [PATCH V2 18/51] imx8m: add clk support for i.MX8MM
> 
> Hi Peng,
> 
> > Hi Stefano,
> >
> > > Subject: Re: [U-Boot] [PATCH V2 18/51] imx8m: add clk support for
> > > i.MX8MM
> > >
> > > Hi Peng,
> > >
> > > > Introduce clk implementation for i.MX8MM, including pll
> > > > configuration, ccm configuration. Export get_root_clk for CLK
> > > > UCLASS driver usage.
> > [...]
> > > > +
> > > > +	clock_enable(CCGR_I2C1 + i2c_num, !!enable);
> > > > +
> > >
> > > This is exactly what we want to remove from the legacy U-Boot code
> > > base
> > > - the i2c_num index.
> > >
> > > First of all this function is a generic one and shall be excluded,
> > > not copied (similar instanced of it you will find for: mx53, mx6,
> > > mx7 and even mx8).
> > >
> > >
> > > BUT most of all the problem is with DTS/DM adoption. To operate it
> > > correctly you need the index (i2c_num), which is not present in the
> > > DTS description.
> > >
> > > Instead, you have the udevice, which doesn't need and shouldn't have
> > > this information.
> > >
> > > By introducing this code you also introduce a hack to convert the
> > > I2C controller base address to index, which is wrong. Moreover, the
> > > alias doesn't help here as it may be different from the controller
> > > (as described here: https://patchwork.ozlabs.org/patch/1019855/).
> > >
> > > I had similar problem with eMMC driver (the above link). The only
> > > way to do it correctly was to port CCF. And that _was_ the
> > > motivation to port it.
> > >
> > >
> > > Considering the above - I'm against for adding this code for new
> > > SoCs.
> > >
> > > NAK.
> >
> >
> > I'll post out V3 soon rebasing to master. Before that, I would like to
> > hear your voice on the direction.
> 
> Could you be more specific here?

Moved to CCF or not.

Lots code needs to be added if switch to CCF for i.MX8M,
including gate/divider/mux set, pfd3, composite, imx8m
composite.

Thanks,
Peng.

> 
> My opinion / direction is as follows:
> 
> - The current clock code works and is pretty stable, but it has issues
>   with conversion to DM/DTS (e.g. it need an index, which is not
>   provided from Linux sync'ed DTS).
> 
> Link to previous discussion about the problem, which I'm trying to solve with
> CCF:
> https://patchwork.ozlabs.org/patch/1019855/
> 
> - We could implement new clock code as was done for e.g. rockchip, but
>   IMHO we shall at least try to port the Linux solution (CCF).
> 
> - The CCF v5 has been posted 2 weeks ago, with fixes/enhancements
>   requested by Simon. The CCF code shall be pulled to imx -next (I've
>   also added the entry to MAINTAINERS and appointed myself as a
>   custodian for this part of clock subsystem).
> 
> - Adding i.MX8 with the old clock code IMHO is the wrong approach, as
>   there will not be enough time in the future to replace it with CCF.
>   The best approach would be to add it to SPL and U-Boot proper just
>   from the outset (as I did for i.MX6Q).
> 
> - The CCF v5 would need some tunning (OF_PLATDATA conversion) to reduce
>   its footprint in SPL (if needed), but as I stated above - it works
>   without issues on TPC70 i.MX6Q board.
> 
> 
> You can try to provide numbers about the footprint when CCF is enabled as I
> did here:
> 
> https://patchwork.ozlabs.org/cover/1121348/
> 
> 
> A bit off topic:
> ----------------
> 
> If you struggle to reduce the size of your binaries, please check if you really
> need CONFIG_EFI_LOADER enabled (if your BSP needs to support running
> UEFI applications). In my case - after disabling it
> - the size of u-boot.imx was reduced by ~14%.
> 
> >
> > Thanks,
> > Peng.
> > >
> > > > +	return 0;
> > > > +}
> > > > +
> > > > +void init_uart_clk(u32 index)
> > > > +{
> > > > +	/*
> > > > +	 * set uart clock root
> > > > +	 * 24M OSC
> > > > +	 */
> > > > +	switch (index) {
> > > > +	case 0:
> > > > +		clock_enable(CCGR_UART1, 0);
> > > > +		clock_set_target_val(UART1_CLK_ROOT, CLK_ROOT_ON
> > > > |
> > > > +				     CLK_ROOT_SOURCE_SEL(0));
> > > > +		clock_enable(CCGR_UART1, 1);
> > > > +		return;
> > > > +	case 1:
> > > > +		clock_enable(CCGR_UART2, 0);
> > > > +		clock_set_target_val(UART2_CLK_ROOT, CLK_ROOT_ON
> > > > |
> > > > +				     CLK_ROOT_SOURCE_SEL(0));
> > > > +		clock_enable(CCGR_UART2, 1);
> > > > +		return;
> > > > +	case 2:
> > > > +		clock_enable(CCGR_UART3, 0);
> > > > +		clock_set_target_val(UART3_CLK_ROOT, CLK_ROOT_ON
> > > > |
> > > > +				     CLK_ROOT_SOURCE_SEL(0));
> > > > +		clock_enable(CCGR_UART3, 1);
> > > > +		return;
> > > > +	case 3:
> > > > +		clock_enable(CCGR_UART4, 0);
> > > > +		clock_set_target_val(UART4_CLK_ROOT, CLK_ROOT_ON
> > > > |
> > > > +				     CLK_ROOT_SOURCE_SEL(0));
> > > > +		clock_enable(CCGR_UART4, 1);
> > > > +		return;
> > > > +	default:
> > > > +		printf("Invalid uart index\n");
> > > > +		return;
> > > > +	}
> > > > +}
> > > > +
> > > > +void init_clk_usdhc(u32 index)
> > > > +{
> > > > +	/*
> > > > +	 * set usdhc clock root
> > > > +	 * sys pll1 400M
> > > > +	 */
> > > > +	switch (index) {
> > > > +	case 0:
> > > > +		clock_enable(CCGR_USDHC1, 0);
> > > > +		clock_set_target_val(USDHC1_CLK_ROOT,
> > > > CLK_ROOT_ON |
> > > > +				     CLK_ROOT_SOURCE_SEL(1) |
> > > > +
> > > > CLK_ROOT_POST_DIV(CLK_ROOT_POST_DIV2));
> > > > +		clock_enable(CCGR_USDHC1, 1);
> > > > +		return;
> > > > +	case 1:
> > > > +		clock_enable(CCGR_USDHC2, 0);
> > > > +		clock_set_target_val(USDHC2_CLK_ROOT,
> > > > CLK_ROOT_ON |
> > > > +				     CLK_ROOT_SOURCE_SEL(1) |
> > > > +
> > > > CLK_ROOT_POST_DIV(CLK_ROOT_POST_DIV2));
> > > > +		clock_enable(CCGR_USDHC2, 1);
> > > > +		return;
> > > > +	case 2:
> > > > +		clock_enable(CCGR_USDHC3, 0);
> > > > +		clock_set_target_val(USDHC3_CLK_ROOT,
> > > > CLK_ROOT_ON |
> > > > +				     CLK_ROOT_SOURCE_SEL(1) |
> > > > +
> > > > CLK_ROOT_POST_DIV(CLK_ROOT_POST_DIV2));
> > > > +		clock_enable(CCGR_USDHC3, 1);
> > > > +		return;
> > > > +	default:
> > > > +		printf("Invalid usdhc index\n");
> > > > +		return;
> > > > +	}
> > > > +}
> > > > +
> > > > +void init_wdog_clk(void)
> > > > +{
> > > > +	clock_enable(CCGR_WDOG1, 0);
> > > > +	clock_enable(CCGR_WDOG2, 0);
> > > > +	clock_enable(CCGR_WDOG3, 0);
> > > > +	clock_set_target_val(WDOG_CLK_ROOT, CLK_ROOT_ON |
> > > > +			     CLK_ROOT_SOURCE_SEL(0));
> > > > +	clock_enable(CCGR_WDOG1, 1);
> > > > +	clock_enable(CCGR_WDOG2, 1);
> > > > +	clock_enable(CCGR_WDOG3, 1);
> > > > +}
> > > > +
> > > > +int clock_init(void)
> > > > +{
> > > > +	u32 val_cfg0;
> > > > +
> > > > +	/*
> > > > +	 * The gate is not exported to clk tree, so configure
> > > > them here.
> > > > +	 * According to ANAMIX SPEC
> > > > +	 * sys pll1 fixed at 800MHz
> > > > +	 * sys pll2 fixed at 1GHz
> > > > +	 * Here we only enable the outputs.
> > > > +	 */
> > > > +	val_cfg0 = readl(&ana_pll->sys_pll1_gnrl_ctl);
> > > > +	val_cfg0 |= INTPLL_CLKE_MASK | INTPLL_DIV2_CLKE_MASK |
> > > > +		INTPLL_DIV3_CLKE_MASK | INTPLL_DIV4_CLKE_MASK |
> > > > +		INTPLL_DIV5_CLKE_MASK | INTPLL_DIV6_CLKE_MASK |
> > > > +		INTPLL_DIV8_CLKE_MASK | INTPLL_DIV10_CLKE_MASK |
> > > > +		INTPLL_DIV20_CLKE_MASK;
> > > > +	writel(val_cfg0, &ana_pll->sys_pll1_gnrl_ctl);
> > > > +
> > > > +	val_cfg0 = readl(&ana_pll->sys_pll2_gnrl_ctl);
> > > > +	val_cfg0 |= INTPLL_CLKE_MASK | INTPLL_DIV2_CLKE_MASK |
> > > > +		INTPLL_DIV3_CLKE_MASK | INTPLL_DIV4_CLKE_MASK |
> > > > +		INTPLL_DIV5_CLKE_MASK | INTPLL_DIV6_CLKE_MASK |
> > > > +		INTPLL_DIV8_CLKE_MASK | INTPLL_DIV10_CLKE_MASK |
> > > > +		INTPLL_DIV20_CLKE_MASK;
> > > > +	writel(val_cfg0, &ana_pll->sys_pll2_gnrl_ctl);
> > > > +
> > > > +	intpll_configure(ANATOP_SYSTEM_PLL3, MHZ(750));
> > > > +	clock_set_target_val(NOC_CLK_ROOT,
> > > > +			     CLK_ROOT_ON |
> > > > CLK_ROOT_SOURCE_SEL(2)); +
> > > > +	/* config GIC to sys_pll2_100m */
> > > > +	clock_enable(CCGR_GIC, 0);
> > > > +	clock_set_target_val(GIC_CLK_ROOT, CLK_ROOT_ON |
> > > > +			     CLK_ROOT_SOURCE_SEL(3));
> > > > +	clock_enable(CCGR_GIC, 1);
> > > > +
> > > > +	clock_set_target_val(NAND_USDHC_BUS_CLK_ROOT,
> > > > CLK_ROOT_ON |
> > > > +			     CLK_ROOT_SOURCE_SEL(1));
> > > > +
> > > > +	clock_enable(CCGR_DDR1, 0);
> > > > +	clock_set_target_val(DRAM_ALT_CLK_ROOT, CLK_ROOT_ON |
> > > > +			     CLK_ROOT_SOURCE_SEL(1));
> > > > +	clock_set_target_val(DRAM_APB_CLK_ROOT, CLK_ROOT_ON |
> > > > +			     CLK_ROOT_SOURCE_SEL(1));
> > > > +	clock_enable(CCGR_DDR1, 1);
> > > > +
> > > > +	init_wdog_clk();
> > > > +
> > > > +	clock_enable(CCGR_TEMP_SENSOR, 1);
> > > > +
> > > > +	clock_enable(CCGR_SEC_DEBUG, 1);
> > > > +
> > > > +	return 0;
> > > > +}
> > > > +
> > > > +u32 decode_intpll(enum clk_root_src intpll) {
> > > > +	u32 pll_gnrl_ctl, pll_div_ctl, pll_clke_mask;
> > > > +	u32 main_div, pre_div, post_div, div;
> > > > +	u64 freq;
> > > > +
> > > > +	switch (intpll) {
> > > > +	case ARM_PLL_CLK:
> > > > +		pll_gnrl_ctl = readl(&ana_pll->arm_pll_gnrl_ctl);
> > > > +		pll_div_ctl = readl(&ana_pll->arm_pll_div_ctl);
> > > > +		break;
> > > > +	case GPU_PLL_CLK:
> > > > +		pll_gnrl_ctl = readl(&ana_pll->gpu_pll_gnrl_ctl);
> > > > +		pll_div_ctl = readl(&ana_pll->gpu_pll_div_ctl);
> > > > +		break;
> > > > +	case VPU_PLL_CLK:
> > > > +		pll_gnrl_ctl = readl(&ana_pll->vpu_pll_gnrl_ctl);
> > > > +		pll_div_ctl = readl(&ana_pll->vpu_pll_div_ctl);
> > > > +		break;
> > > > +	case SYSTEM_PLL1_800M_CLK:
> > > > +	case SYSTEM_PLL1_400M_CLK:
> > > > +	case SYSTEM_PLL1_266M_CLK:
> > > > +	case SYSTEM_PLL1_200M_CLK:
> > > > +	case SYSTEM_PLL1_160M_CLK:
> > > > +	case SYSTEM_PLL1_133M_CLK:
> > > > +	case SYSTEM_PLL1_100M_CLK:
> > > > +	case SYSTEM_PLL1_80M_CLK:
> > > > +	case SYSTEM_PLL1_40M_CLK:
> > > > +		pll_gnrl_ctl =
> > > > readl(&ana_pll->sys_pll1_gnrl_ctl);
> > > > +		pll_div_ctl = readl(&ana_pll->sys_pll1_div_ctl);
> > > > +		break;
> > > > +	case SYSTEM_PLL2_1000M_CLK:
> > > > +	case SYSTEM_PLL2_500M_CLK:
> > > > +	case SYSTEM_PLL2_333M_CLK:
> > > > +	case SYSTEM_PLL2_250M_CLK:
> > > > +	case SYSTEM_PLL2_200M_CLK:
> > > > +	case SYSTEM_PLL2_166M_CLK:
> > > > +	case SYSTEM_PLL2_125M_CLK:
> > > > +	case SYSTEM_PLL2_100M_CLK:
> > > > +	case SYSTEM_PLL2_50M_CLK:
> > > > +		pll_gnrl_ctl =
> > > > readl(&ana_pll->sys_pll2_gnrl_ctl);
> > > > +		pll_div_ctl = readl(&ana_pll->sys_pll2_div_ctl);
> > > > +		break;
> > > > +	case SYSTEM_PLL3_CLK:
> > > > +		pll_gnrl_ctl =
> > > > readl(&ana_pll->sys_pll3_gnrl_ctl);
> > > > +		pll_div_ctl = readl(&ana_pll->sys_pll3_div_ctl);
> > > > +		break;
> > > > +	default:
> > > > +		return -EINVAL;
> > > > +	}
> > > > +
> > > > +	/* Only support SYS_XTAL 24M, PAD_CLK not take into
> > > > consideration */
> > > > +	if ((pll_gnrl_ctl & INTPLL_REF_CLK_SEL_MASK) != 0)
> > > > +		return 0;
> > > > +
> > > > +	if ((pll_gnrl_ctl & INTPLL_RST_MASK) == 0)
> > > > +		return 0;
> > > > +
> > > > +	/*
> > > > +	 * When BYPASS is equal to 1, PLL enters the bypass mode
> > > > +	 * regardless of the values of RESETB
> > > > +	 */
> > > > +	if (pll_gnrl_ctl & INTPLL_BYPASS_MASK)
> > > > +		return 24000000u;
> > > > +
> > > > +	if (!(pll_gnrl_ctl & INTPLL_LOCK_MASK)) {
> > > > +		puts("pll not locked\n");
> > > > +		return 0;
> > > > +	}
> > > > +
> > > > +	switch (intpll) {
> > > > +	case ARM_PLL_CLK:
> > > > +	case GPU_PLL_CLK:
> > > > +	case VPU_PLL_CLK:
> > > > +	case SYSTEM_PLL3_CLK:
> > > > +	case SYSTEM_PLL1_800M_CLK:
> > > > +	case SYSTEM_PLL2_1000M_CLK:
> > > > +		pll_clke_mask = INTPLL_CLKE_MASK;
> > > > +		div = 1;
> > > > +		break;
> > > > +
> > > > +	case SYSTEM_PLL1_400M_CLK:
> > > > +	case SYSTEM_PLL2_500M_CLK:
> > > > +		pll_clke_mask = INTPLL_DIV2_CLKE_MASK;
> > > > +		div = 2;
> > > > +		break;
> > > > +
> > > > +	case SYSTEM_PLL1_266M_CLK:
> > > > +	case SYSTEM_PLL2_333M_CLK:
> > > > +		pll_clke_mask = INTPLL_DIV3_CLKE_MASK;
> > > > +		div = 3;
> > > > +		break;
> > > > +
> > > > +	case SYSTEM_PLL1_200M_CLK:
> > > > +	case SYSTEM_PLL2_250M_CLK:
> > > > +		pll_clke_mask = INTPLL_DIV4_CLKE_MASK;
> > > > +		div = 4;
> > > > +		break;
> > > > +
> > > > +	case SYSTEM_PLL1_160M_CLK:
> > > > +	case SYSTEM_PLL2_200M_CLK:
> > > > +		pll_clke_mask = INTPLL_DIV5_CLKE_MASK;
> > > > +		div = 5;
> > > > +		break;
> > > > +
> > > > +	case SYSTEM_PLL1_133M_CLK:
> > > > +	case SYSTEM_PLL2_166M_CLK:
> > > > +		pll_clke_mask = INTPLL_DIV6_CLKE_MASK;
> > > > +		div = 6;
> > > > +		break;
> > > > +
> > > > +	case SYSTEM_PLL1_100M_CLK:
> > > > +	case SYSTEM_PLL2_125M_CLK:
> > > > +		pll_clke_mask = INTPLL_DIV8_CLKE_MASK;
> > > > +		div = 8;
> > > > +		break;
> > > > +
> > > > +	case SYSTEM_PLL1_80M_CLK:
> > > > +	case SYSTEM_PLL2_100M_CLK:
> > > > +		pll_clke_mask = INTPLL_DIV10_CLKE_MASK;
> > > > +		div = 10;
> > > > +		break;
> > > > +
> > > > +	case SYSTEM_PLL1_40M_CLK:
> > > > +	case SYSTEM_PLL2_50M_CLK:
> > > > +		pll_clke_mask = INTPLL_DIV20_CLKE_MASK;
> > > > +		div = 20;
> > > > +		break;
> > > > +	default:
> > > > +		return -EINVAL;
> > > > +	}
> > > > +
> > > > +	if ((pll_gnrl_ctl & pll_clke_mask) == 0)
> > > > +		return 0;
> > > > +
> > > > +	main_div = (pll_div_ctl & INTPLL_MAIN_DIV_MASK) >>
> > > > +		INTPLL_MAIN_DIV_SHIFT;
> > > > +	pre_div = (pll_div_ctl & INTPLL_PRE_DIV_MASK) >>
> > > > +		INTPLL_PRE_DIV_SHIFT;
> > > > +	post_div = (pll_div_ctl & INTPLL_POST_DIV_MASK) >>
> > > > +		INTPLL_POST_DIV_SHIFT;
> > > > +
> > > > +	/* FFVCO = (m * FFIN) / p, FFOUT = (m * FFIN) / (p *
> > > > 2^s) */
> > > > +	freq = 24000000ULL * main_div;
> > > > +	return lldiv(freq, pre_div * (1 << post_div) * div); }
> > > > +
> > > > +u32 decode_fracpll(enum clk_root_src frac_pll) {
> > > > +	u32 pll_gnrl_ctl, pll_fdiv_ctl0, pll_fdiv_ctl1;
> > > > +	u32 main_div, pre_div, post_div, k;
> > > > +
> > > > +	switch (frac_pll) {
> > > > +	case DRAM_PLL1_CLK:
> > > > +		pll_gnrl_ctl =
> > > > readl(&ana_pll->dram_pll_gnrl_ctl);
> > > > +		pll_fdiv_ctl0 =
> > > > readl(&ana_pll->dram_pll_fdiv_ctl0);
> > > > +		pll_fdiv_ctl1 =
> > > > readl(&ana_pll->dram_pll_fdiv_ctl1);
> > > > +		break;
> > > > +	case AUDIO_PLL1_CLK:
> > > > +		pll_gnrl_ctl =
> > > > readl(&ana_pll->audio_pll1_gnrl_ctl);
> > > > +		pll_fdiv_ctl0 =
> > > > readl(&ana_pll->audio_pll1_fdiv_ctl0);
> > > > +		pll_fdiv_ctl1 =
> > > > readl(&ana_pll->audio_pll1_fdiv_ctl1);
> > > > +		break;
> > > > +	case AUDIO_PLL2_CLK:
> > > > +		pll_gnrl_ctl =
> > > > readl(&ana_pll->audio_pll2_gnrl_ctl);
> > > > +		pll_fdiv_ctl0 =
> > > > readl(&ana_pll->audio_pll2_fdiv_ctl0);
> > > > +		pll_fdiv_ctl1 =
> > > > readl(&ana_pll->audio_pll2_fdiv_ctl1);
> > > > +		break;
> > > > +	case VIDEO_PLL_CLK:
> > > > +		pll_gnrl_ctl =
> > > > readl(&ana_pll->video_pll1_gnrl_ctl);
> > > > +		pll_fdiv_ctl0 =
> > > > readl(&ana_pll->video_pll1_fdiv_ctl0);
> > > > +		pll_fdiv_ctl1 =
> > > > readl(&ana_pll->video_pll1_fdiv_ctl1);
> > > > +		break;
> > > > +	default:
> > > > +		printf("Not supported\n");
> > > > +		return 0;
> > > > +	}
> > > > +
> > > > +	/* Only support SYS_XTAL 24M, PAD_CLK not take into
> > > > consideration */
> > > > +	if ((pll_gnrl_ctl & INTPLL_REF_CLK_SEL_MASK) != 0)
> > > > +		return 0;
> > > > +
> > > > +	if ((pll_gnrl_ctl & INTPLL_RST_MASK) == 0)
> > > > +		return 0;
> > > > +	/*
> > > > +	 * When BYPASS is equal to 1, PLL enters the bypass mode
> > > > +	 * regardless of the values of RESETB
> > > > +	 */
> > > > +	if (pll_gnrl_ctl & INTPLL_BYPASS_MASK)
> > > > +		return 24000000u;
> > > > +
> > > > +	if (!(pll_gnrl_ctl & INTPLL_LOCK_MASK)) {
> > > > +		puts("pll not locked\n");
> > > > +		return 0;
> > > > +	}
> > > > +
> > > > +	if (!(pll_gnrl_ctl & INTPLL_CLKE_MASK))
> > > > +		return 0;
> > > > +
> > > > +	main_div = (pll_fdiv_ctl0 & INTPLL_MAIN_DIV_MASK) >>
> > > > +		INTPLL_MAIN_DIV_SHIFT;
> > > > +	pre_div = (pll_fdiv_ctl0 & INTPLL_PRE_DIV_MASK) >>
> > > > +		INTPLL_PRE_DIV_SHIFT;
> > > > +	post_div = (pll_fdiv_ctl0 & INTPLL_POST_DIV_MASK) >>
> > > > +		INTPLL_POST_DIV_SHIFT;
> > > > +
> > > > +	k = pll_fdiv_ctl1 & GENMASK(15, 0);
> > > > +
> > > > +	/*
> > > > +	 * FFOUT = ((m + k / 65536) * FFIN) / (p * 2^s),
> > > > +	 * 1 ≤ p ≤ 63, 64 ≤ m ≤ 1023, 0 ≤ s ≤ 6
> > > > +	 */
> > > > +	return lldiv((main_div * 65536 + k) * 24000000ULL,
> > > > +		     65536 * pre_div * (1 << post_div)); }
> > > > +
> > > > +static struct imx_int_pll_rate_table imx8mm_fracpll_tbl[] = {
> > > > +	PLL_1443X_RATE(800000000U, 300, 9, 0, 0),
> > > > +	PLL_1443X_RATE(750000000U, 250, 8, 0, 0),
> > > > +	PLL_1443X_RATE(650000000U, 325, 3, 2, 0),
> > > > +	PLL_1443X_RATE(600000000U, 300, 3, 2, 0),
> > > > +	PLL_1443X_RATE(594000000U, 99, 1, 2, 0),
> > > > +	PLL_1443X_RATE(400000000U, 300, 9, 1, 0),
> > > > +	PLL_1443X_RATE(266666667U, 400, 9, 2, 0),
> > > > +	PLL_1443X_RATE(167000000U, 334, 3, 4, 0),
> > > > +	PLL_1443X_RATE(100000000U, 300, 9, 3, 0), };
> > > > +
> > > > +int fracpll_configure(enum pll_clocks pll, u32 freq) {
> > > > +	int i;
> > > > +	u32 tmp, div_val;
> > > > +	void *pll_base;
> > > > +	struct imx_int_pll_rate_table *rate;
> > > > +
> > > > +	for (i = 0; i < ARRAY_SIZE(imx8mm_fracpll_tbl); i++) {
> > > > +		if (freq == imx8mm_fracpll_tbl[i].rate)
> > > > +			break;
> > > > +	}
> > > > +
> > > > +	if (i == ARRAY_SIZE(imx8mm_fracpll_tbl)) {
> > > > +		printf("No matched freq table %u\n", freq);
> > > > +		return -EINVAL;
> > > > +	}
> > > > +
> > > > +	rate = &imx8mm_fracpll_tbl[i];
> > > > +
> > > > +	switch (pll) {
> > > > +	case ANATOP_DRAM_PLL:
> > > > +		setbits_le32(GPC_BASE_ADDR + 0xEC, 1 << 7);
> > > > +		setbits_le32(GPC_BASE_ADDR + 0xF8, 1 << 5);
> > > > +		writel(SRC_DDR1_ENABLE_MASK, SRC_BASE_ADDR +
> > > > 0x1004); +
> > > > +		pll_base = &ana_pll->dram_pll_gnrl_ctl;
> > > > +		break;
> > > > +	case ANATOP_VIDEO_PLL:
> > > > +		pll_base = &ana_pll->video_pll1_gnrl_ctl;
> > > > +		break;
> > > > +	default:
> > > > +		return 0;
> > > > +	}
> > > > +	/* Bypass clock and set lock to pll output lock */
> > > > +	tmp = readl(pll_base);
> > > > +	tmp |= BYPASS_MASK;
> > > > +	writel(tmp, pll_base);
> > > > +
> > > > +	/* Enable RST */
> > > > +	tmp &= ~RST_MASK;
> > > > +	writel(tmp, pll_base);
> > > > +
> > > > +	div_val = (rate->mdiv << MDIV_SHIFT) | (rate->pdiv <<
> > > > PDIV_SHIFT) |
> > > > +		(rate->sdiv << SDIV_SHIFT);
> > > > +	writel(div_val, pll_base + 4);
> > > > +	writel(rate->kdiv << KDIV_SHIFT, pll_base + 8);
> > > > +
> > > > +	__udelay(100);
> > > > +
> > > > +	/* Disable RST */
> > > > +	tmp |= RST_MASK;
> > > > +	writel(tmp, pll_base);
> > > > +
> > > > +	/* Wait Lock*/
> > > > +	while (!(readl(pll_base) & LOCK_STATUS))
> > > > +		;
> > > > +
> > > > +	/* Bypass */
> > > > +	tmp &= ~BYPASS_MASK;
> > > > +	writel(tmp, pll_base);
> > > > +
> > > > +	return 0;
> > > > +}
> > > > +
> > > > +int intpll_configure(enum pll_clocks pll, ulong freq) {
> > > > +	void __iomem *pll_gnrl_ctl, __iomem *pll_div_ctl;
> > > > +	u32 pll_div_ctl_val, pll_clke_masks;
> > > > +
> > > > +	switch (pll) {
> > > > +	case ANATOP_SYSTEM_PLL1:
> > > > +		pll_gnrl_ctl = &ana_pll->sys_pll1_gnrl_ctl;
> > > > +		pll_div_ctl = &ana_pll->sys_pll1_div_ctl;
> > > > +		pll_clke_masks = INTPLL_DIV20_CLKE_MASK |
> > > > +			INTPLL_DIV10_CLKE_MASK |
> > > > INTPLL_DIV8_CLKE_MASK |
> > > > +			INTPLL_DIV6_CLKE_MASK |
> > > > INTPLL_DIV5_CLKE_MASK |
> > > > +			INTPLL_DIV4_CLKE_MASK |
> > > > INTPLL_DIV3_CLKE_MASK |
> > > > +			INTPLL_DIV2_CLKE_MASK | INTPLL_CLKE_MASK;
> > > > +		break;
> > > > +	case ANATOP_SYSTEM_PLL2:
> > > > +		pll_gnrl_ctl = &ana_pll->sys_pll2_gnrl_ctl;
> > > > +		pll_div_ctl = &ana_pll->sys_pll2_div_ctl;
> > > > +		pll_clke_masks = INTPLL_DIV20_CLKE_MASK |
> > > > +			INTPLL_DIV10_CLKE_MASK |
> > > > INTPLL_DIV8_CLKE_MASK |
> > > > +			INTPLL_DIV6_CLKE_MASK |
> > > > INTPLL_DIV5_CLKE_MASK |
> > > > +			INTPLL_DIV4_CLKE_MASK |
> > > > INTPLL_DIV3_CLKE_MASK |
> > > > +			INTPLL_DIV2_CLKE_MASK | INTPLL_CLKE_MASK;
> > > > +		break;
> > > > +	case ANATOP_SYSTEM_PLL3:
> > > > +		pll_gnrl_ctl = &ana_pll->sys_pll3_gnrl_ctl;
> > > > +		pll_div_ctl = &ana_pll->sys_pll3_div_ctl;
> > > > +		pll_clke_masks = INTPLL_CLKE_MASK;
> > > > +		break;
> > > > +	case ANATOP_ARM_PLL:
> > > > +		pll_gnrl_ctl = &ana_pll->arm_pll_gnrl_ctl;
> > > > +		pll_div_ctl = &ana_pll->arm_pll_div_ctl;
> > > > +		pll_clke_masks = INTPLL_CLKE_MASK;
> > > > +		break;
> > > > +	case ANATOP_GPU_PLL:
> > > > +		pll_gnrl_ctl = &ana_pll->gpu_pll_gnrl_ctl;
> > > > +		pll_div_ctl = &ana_pll->gpu_pll_div_ctl;
> > > > +		pll_clke_masks = INTPLL_CLKE_MASK;
> > > > +		break;
> > > > +	case ANATOP_VPU_PLL:
> > > > +		pll_gnrl_ctl = &ana_pll->vpu_pll_gnrl_ctl;
> > > > +		pll_div_ctl = &ana_pll->vpu_pll_div_ctl;
> > > > +		pll_clke_masks = INTPLL_CLKE_MASK;
> > > > +		break;
> > > > +	default:
> > > > +		return -EINVAL;
> > > > +	};
> > > > +
> > > > +	switch (freq) {
> > > > +	case MHZ(750):
> > > > +		/* 24 * 0xfa / 2 / 2 ^ 2 */
> > > > +		pll_div_ctl_val = INTPLL_MAIN_DIV_VAL(0xfa) |
> > > > +			INTPLL_PRE_DIV_VAL(2) |
> > > > INTPLL_POST_DIV_VAL(2);
> > > > +		break;
> > > > +	case MHZ(800):
> > > > +		/* 24 * 0x190 / 3 / 2 ^ 2 */
> > > > +		pll_div_ctl_val = INTPLL_MAIN_DIV_VAL(0x190) |
> > > > +			INTPLL_PRE_DIV_VAL(3) |
> > > > INTPLL_POST_DIV_VAL(2);
> > > > +		break;
> > > > +	case MHZ(1000):
> > > > +		/* 24 * 0xfa / 3 / 2 ^ 1 */
> > > > +		pll_div_ctl_val = INTPLL_MAIN_DIV_VAL(0xfa) |
> > > > +			INTPLL_PRE_DIV_VAL(3) |
> > > > INTPLL_POST_DIV_VAL(1);
> > > > +		break;
> > > > +	case MHZ(1200):
> > > > +		/* 24 * 0xc8 / 2 / 2 ^ 1 */
> > > > +		pll_div_ctl_val = INTPLL_MAIN_DIV_VAL(0xc8) |
> > > > +			INTPLL_PRE_DIV_VAL(2) |
> > > > INTPLL_POST_DIV_VAL(1);
> > > > +		break;
> > > > +	case MHZ(2000):
> > > > +		/* 24 * 0xfa / 3 / 2 ^ 0 */
> > > > +		pll_div_ctl_val = INTPLL_MAIN_DIV_VAL(0xfa) |
> > > > +			INTPLL_PRE_DIV_VAL(3) |
> > > > INTPLL_POST_DIV_VAL(0);
> > > > +		break;
> > > > +	default:
> > > > +		return -EINVAL;
> > > > +	};
> > > > +	/* Bypass clock and set lock to pll output lock */
> > > > +	setbits_le32(pll_gnrl_ctl, INTPLL_BYPASS_MASK |
> > > > +		     INTPLL_LOCK_SEL_MASK);
> > > > +	/* Enable reset */
> > > > +	clrbits_le32(pll_gnrl_ctl, INTPLL_RST_MASK);
> > > > +	/* Configure */
> > > > +	writel(pll_div_ctl_val, pll_div_ctl);
> > > > +
> > > > +	__udelay(100);
> > > > +
> > > > +	/* Disable reset */
> > > > +	setbits_le32(pll_gnrl_ctl, INTPLL_RST_MASK);
> > > > +	/* Wait Lock */
> > > > +	while (!(readl(pll_gnrl_ctl) & INTPLL_LOCK_MASK))
> > > > +		;
> > > > +	/* Clear bypass */
> > > > +	clrbits_le32(pll_gnrl_ctl, INTPLL_BYPASS_MASK);
> > > > +	setbits_le32(pll_gnrl_ctl, pll_clke_masks);
> > > > +
> > > > +	return 0;
> > > > +}
> > > > +
> > > > +u32 get_root_src_clk(enum clk_root_src root_src) {
> > > > +	switch (root_src) {
> > > > +	case OSC_24M_CLK:
> > > > +		return 24000000u;
> > > > +	case OSC_HDMI_CLK:
> > > > +		return 26000000u;
> > > > +	case OSC_32K_CLK:
> > > > +		return 32000u;
> > > > +	case ARM_PLL_CLK:
> > > > +	case GPU_PLL_CLK:
> > > > +	case VPU_PLL_CLK:
> > > > +	case SYSTEM_PLL1_800M_CLK:
> > > > +	case SYSTEM_PLL1_400M_CLK:
> > > > +	case SYSTEM_PLL1_266M_CLK:
> > > > +	case SYSTEM_PLL1_200M_CLK:
> > > > +	case SYSTEM_PLL1_160M_CLK:
> > > > +	case SYSTEM_PLL1_133M_CLK:
> > > > +	case SYSTEM_PLL1_100M_CLK:
> > > > +	case SYSTEM_PLL1_80M_CLK:
> > > > +	case SYSTEM_PLL1_40M_CLK:
> > > > +	case SYSTEM_PLL2_1000M_CLK:
> > > > +	case SYSTEM_PLL2_500M_CLK:
> > > > +	case SYSTEM_PLL2_333M_CLK:
> > > > +	case SYSTEM_PLL2_250M_CLK:
> > > > +	case SYSTEM_PLL2_200M_CLK:
> > > > +	case SYSTEM_PLL2_166M_CLK:
> > > > +	case SYSTEM_PLL2_125M_CLK:
> > > > +	case SYSTEM_PLL2_100M_CLK:
> > > > +	case SYSTEM_PLL2_50M_CLK:
> > > > +	case SYSTEM_PLL3_CLK:
> > > > +		return decode_intpll(root_src);
> > > > +	default:
> > > > +		return 0;
> > > > +	}
> > > > +
> > > > +	return 0;
> > > > +}
> > > > +
> > > > +u32 get_root_clk(enum clk_root_index clock_id) {
> > > > +	enum clk_root_src root_src;
> > > > +	u32 post_podf, pre_podf, root_src_clk;
> > > > +
> > > > +	if (clock_root_enabled(clock_id) <= 0)
> > > > +		return 0;
> > > > +
> > > > +	if (clock_get_prediv(clock_id, &pre_podf) < 0)
> > > > +		return 0;
> > > > +
> > > > +	if (clock_get_postdiv(clock_id, &post_podf) < 0)
> > > > +		return 0;
> > > > +
> > > > +	if (clock_get_src(clock_id, &root_src) < 0)
> > > > +		return 0;
> > > > +
> > > > +	root_src_clk = get_root_src_clk(root_src);
> > > > +
> > > > +	return root_src_clk / (post_podf + 1) / (pre_podf + 1); }
> > > > +
> > > > +u32 mxc_get_clock(enum mxc_clock clk) {
> > > > +	switch (clk) {
> > > > +	case MXC_ARM_CLK:
> > > > +		return get_root_clk(ARM_A53_CLK_ROOT);
> > > > +	default:
> > > > +		printf("Unsupported mxc_clock %d\n", clk);
> > > > +		break;
> > > > +	}
> > > > +
> > > > +	return 0;
> > > > +}
> > > > +
> > > > +u32 imx_get_uartclk(void)
> > > > +{
> > > > +	return get_root_clk(UART1_CLK_ROOT); }
> > > > +
> > > > +#ifdef CONFIG_SPL_BUILD
> > > > +void dram_pll_init(ulong pll_val) {
> > > > +	fracpll_configure(ANATOP_DRAM_PLL, pll_val); }
> > > > +
> > > > +static struct dram_bypass_clk_setting imx8mm_dram_bypass_tbl[] =
> > > > {
> > > > +	DRAM_BYPASS_ROOT_CONFIG(MHZ(100), 2, CLK_ROOT_PRE_DIV1,
> > > > 2,
> > > > +				CLK_ROOT_PRE_DIV2),
> > > > +	DRAM_BYPASS_ROOT_CONFIG(MHZ(250), 3, CLK_ROOT_PRE_DIV2,
> > > > 2,
> > > > +				CLK_ROOT_PRE_DIV2),
> > > > +	DRAM_BYPASS_ROOT_CONFIG(MHZ(400), 1, CLK_ROOT_PRE_DIV2,
> > > > 3,
> > > > +				CLK_ROOT_PRE_DIV2),
> > > > +};
> > > > +
> > > > +void dram_enable_bypass(ulong clk_val) {
> > > > +	int i;
> > > > +	struct dram_bypass_clk_setting *config;
> > > > +
> > > > +	for (i = 0; i < ARRAY_SIZE(imx8mm_dram_bypass_tbl); i++)
> > > > {
> > > > +		if (clk_val == imx8mm_dram_bypass_tbl[i].clk)
> > > > +			break;
> > > > +	}
> > > > +
> > > > +	if (i == ARRAY_SIZE(imx8mm_dram_bypass_tbl)) {
> > > > +		printf("No matched freq table %lu\n", clk_val);
> > > > +		return;
> > > > +	}
> > > > +
> > > > +	config = &imx8mm_dram_bypass_tbl[i];
> > > > +
> > > > +	clock_set_target_val(DRAM_ALT_CLK_ROOT, CLK_ROOT_ON |
> > > > +
> > > > CLK_ROOT_SOURCE_SEL(config->alt_root_sel) |
> > > > +
> > > > CLK_ROOT_PRE_DIV(config->alt_pre_div));
> > > > +	clock_set_target_val(DRAM_APB_CLK_ROOT, CLK_ROOT_ON |
> > > > +
> > > > CLK_ROOT_SOURCE_SEL(config->apb_root_sel) |
> > > > +
> > > > CLK_ROOT_PRE_DIV(config->apb_pre_div));
> > > > +	clock_set_target_val(DRAM_SEL_CFG, CLK_ROOT_ON |
> > > > +			     CLK_ROOT_SOURCE_SEL(1));
> > > > +}
> > > > +
> > > > +void dram_disable_bypass(void)
> > > > +{
> > > > +	clock_set_target_val(DRAM_SEL_CFG, CLK_ROOT_ON |
> > > > +			     CLK_ROOT_SOURCE_SEL(0));
> > > > +	clock_set_target_val(DRAM_APB_CLK_ROOT, CLK_ROOT_ON |
> > > > +			     CLK_ROOT_SOURCE_SEL(4) |
> > > > +
> > > > CLK_ROOT_PRE_DIV(CLK_ROOT_PRE_DIV5)); +}
> > > > +#endif
> > > > +
> > > > diff --git a/arch/arm/mach-imx/imx8m/clock_imx8mq.c
> > > > b/arch/arm/mach-imx/imx8m/clock_imx8mq.c index
> > > feecdb50f6..9cfac911e3
> > > > 100644 --- a/arch/arm/mach-imx/imx8m/clock_imx8mq.c
> > > > +++ b/arch/arm/mach-imx/imx8m/clock_imx8mq.c
> > > > @@ -282,7 +282,7 @@ static u32 get_root_src_clk(enum clk_root_src
> > > > root_src) return 0;
> > > >  }
> > > >
> > > > -static u32 get_root_clk(enum clk_root_index clock_id)
> > > > +u32 get_root_clk(enum clk_root_index clock_id)
> > > >  {
> > > >  	enum clk_root_src root_src;
> > > >  	u32 post_podf, pre_podf, root_src_clk; diff --git
> > > > a/arch/arm/mach-imx/imx8m/clock_slice.c
> > > > b/arch/arm/mach-imx/imx8m/clock_slice.c index
> > > > 1a67c626f1..dc2a018e00 100644 ---
> > > > a/arch/arm/mach-imx/imx8m/clock_slice.c +++
> > > > b/arch/arm/mach-imx/imx8m/clock_slice.c @@ -13,6 +13,7 @@
> > > >
> > > >  static struct ccm_reg *ccm_reg = (struct ccm_reg
> *)CCM_BASE_ADDR;
> > > >
> > > > +#ifdef CONFIG_IMX8MQ
> > > >  static struct clk_root_map root_array[] = {
> > > >  	{ARM_A53_CLK_ROOT, CORE_CLOCK_SLICE, 0,
> > > >  	 {OSC_25M_CLK, ARM_PLL_CLK, SYSTEM_PLL2_500M_CLK, @@
> -474,6
> > > > +475,466 @@ static struct clk_root_map root_array[] = {
> > > >  	 {DRAM_PLL1_CLK}
> > > >  	},
> > > >  };
> > > > +#elif defined(CONFIG_IMX8MM)
> > > > +static struct clk_root_map root_array[] = {
> > > > +	{ARM_A53_CLK_ROOT, CORE_CLOCK_SLICE, 0,
> > > > +	 {OSC_24M_CLK, ARM_PLL_CLK, SYSTEM_PLL2_500M_CLK,
> > > > +	  SYSTEM_PLL2_1000M_CLK, SYSTEM_PLL1_800M_CLK,
> > > > +	  SYSTEM_PLL1_400M_CLK, AUDIO_PLL1_CLK,
> SYSTEM_PLL3_CLK}
> > > > +	},
> > > > +	{ARM_M4_CLK_ROOT, CORE_CLOCK_SLICE, 1,
> > > > +	 {OSC_24M_CLK, SYSTEM_PLL2_200M_CLK,
> > > > SYSTEM_PLL2_250M_CLK,
> > > > +	  SYSTEM_PLL1_266M_CLK, SYSTEM_PLL1_800M_CLK,
> > > > +	  AUDIO_PLL1_CLK, VIDEO_PLL_CLK, SYSTEM_PLL3_CLK}
> > > > +	},
> > > > +	{VPU_A53_CLK_ROOT, CORE_CLOCK_SLICE, 2,
> > > > +	 {OSC_24M_CLK, ARM_PLL_CLK, SYSTEM_PLL2_500M_CLK,
> > > > +	  SYSTEM_PLL2_1000M_CLK, SYSTEM_PLL1_800M_CLK,
> > > > +	  SYSTEM_PLL1_400M_CLK, AUDIO_PLL1_CLK, VPU_PLL_CLK}
> > > > +	},
> > > > +	{GPU3D_CLK_ROOT, CORE_CLOCK_SLICE, 3,
> > > > +	 {OSC_24M_CLK, GPU_PLL_CLK, SYSTEM_PLL1_800M_CLK,
> > > > +	  SYSTEM_PLL3_CLK, SYSTEM_PLL2_1000M_CLK,
> > > > +	  AUDIO_PLL1_CLK, VIDEO_PLL_CLK, AUDIO_PLL2_CLK}
> > > > +	},
> > > > +	{GPU2D_CLK_ROOT, CORE_CLOCK_SLICE, 4,
> > > > +	 {OSC_24M_CLK, GPU_PLL_CLK, SYSTEM_PLL1_800M_CLK,
> > > > +	  SYSTEM_PLL3_CLK, SYSTEM_PLL2_1000M_CLK,
> > > > +	  AUDIO_PLL1_CLK, VIDEO_PLL_CLK, AUDIO_PLL2_CLK}
> > > > +	},
> > > > +	{MAIN_AXI_CLK_ROOT, BUS_CLOCK_SLICE, 0,
> > > > +	 {OSC_24M_CLK, SYSTEM_PLL2_333M_CLK,
> > > > SYSTEM_PLL1_800M_CLK,
> > > > +	  SYSTEM_PLL2_250M_CLK, SYSTEM_PLL2_1000M_CLK,
> > > > +	  AUDIO_PLL1_CLK, VIDEO_PLL_CLK, SYSTEM_PLL1_100M_CLK}
> > > > +	},
> > > > +	{ENET_AXI_CLK_ROOT, BUS_CLOCK_SLICE, 1,
> > > > +	 {OSC_24M_CLK, SYSTEM_PLL1_266M_CLK,
> > > > SYSTEM_PLL1_800M_CLK,
> > > > +	  SYSTEM_PLL2_250M_CLK, SYSTEM_PLL2_200M_CLK,
> > > > +	  AUDIO_PLL1_CLK, VIDEO_PLL_CLK, SYSTEM_PLL3_CLK}
> > > > +	},
> > > > +	{NAND_USDHC_BUS_CLK_ROOT, BUS_CLOCK_SLICE, 2,
> > > > +	 {OSC_24M_CLK, SYSTEM_PLL1_266M_CLK,
> > > > SYSTEM_PLL1_800M_CLK,
> > > > +	  SYSTEM_PLL2_200M_CLK, SYSTEM_PLL1_133M_CLK,
> > > > +	  SYSTEM_PLL3_CLK, SYSTEM_PLL2_250M_CLK,
> AUDIO_PLL1_CLK}
> > > > +	},
> > > > +	{VPU_BUS_CLK_ROOT, BUS_CLOCK_SLICE, 3,
> > > > +	 {OSC_24M_CLK, SYSTEM_PLL1_800M_CLK, VPU_PLL_CLK,
> > > > +	  AUDIO_PLL2_CLK, SYSTEM_PLL3_CLK,
> SYSTEM_PLL2_1000M_CLK,
> > > > +	  SYSTEM_PLL2_200M_CLK, SYSTEM_PLL1_100M_CLK}
> > > > +	},
> > > > +	{DISPLAY_AXI_CLK_ROOT, BUS_CLOCK_SLICE, 4,
> > > > +	 {OSC_24M_CLK, SYSTEM_PLL2_1000M_CLK,
> > > SYSTEM_PLL1_800M_CLK,
> > > > +	  SYSTEM_PLL3_CLK, SYSTEM_PLL1_40M_CLK, AUDIO_PLL2_CLK,
> > > > +	  EXT_CLK_1, EXT_CLK_4}
> > > > +	},
> > > > +	{DISPLAY_APB_CLK_ROOT, BUS_CLOCK_SLICE, 5,
> > > > +	 {OSC_24M_CLK, SYSTEM_PLL2_125M_CLK,
> > > > SYSTEM_PLL1_800M_CLK,
> > > > +	  SYSTEM_PLL3_CLK, SYSTEM_PLL1_40M_CLK, AUDIO_PLL2_CLK,
> > > > +	  EXT_CLK_1, EXT_CLK_3}
> > > > +	},
> > > > +	{DISPLAY_RTRM_CLK_ROOT, BUS_CLOCK_SLICE, 6,
> > > > +	 {OSC_24M_CLK, SYSTEM_PLL1_800M_CLK,
> > > > SYSTEM_PLL2_200M_CLK,
> > > > +	  SYSTEM_PLL2_1000M_CLK, AUDIO_PLL1_CLK, VIDEO_PLL_CLK,
> > > > +	  EXT_CLK_2, EXT_CLK_3}
> > > > +	},
> > > > +	{USB_BUS_CLK_ROOT, BUS_CLOCK_SLICE, 7,
> > > > +	 {OSC_24M_CLK, SYSTEM_PLL2_500M_CLK,
> > > > SYSTEM_PLL1_800M_CLK,
> > > > +	  SYSTEM_PLL2_100M_CLK, SYSTEM_PLL2_200M_CLK,
> > > > +	  EXT_CLK_2, EXT_CLK_4, AUDIO_PLL2_CLK}
> > > > +	},
> > > > +	{GPU_AXI_CLK_ROOT, BUS_CLOCK_SLICE, 8,
> > > > +	 {OSC_24M_CLK, SYSTEM_PLL1_800M_CLK, GPU_PLL_CLK,
> > > > +	  SYSTEM_PLL3_CLK, SYSTEM_PLL2_1000M_CLK,
> > > > +	  AUDIO_PLL1_CLK, VIDEO_PLL_CLK, AUDIO_PLL2_CLK}
> > > > +	},
> > > > +	{GPU_AHB_CLK_ROOT, BUS_CLOCK_SLICE, 9,
> > > > +	 {OSC_24M_CLK, SYSTEM_PLL1_800M_CLK, GPU_PLL_CLK,
> > > > +	  SYSTEM_PLL3_CLK, SYSTEM_PLL2_1000M_CLK,
> > > > +	  AUDIO_PLL1_CLK, VIDEO_PLL_CLK, AUDIO_PLL2_CLK}
> > > > +	},
> > > > +	{NOC_CLK_ROOT, BUS_CLOCK_SLICE, 10,
> > > > +	 {OSC_24M_CLK, SYSTEM_PLL1_800M_CLK, SYSTEM_PLL3_CLK,
> > > > +	  SYSTEM_PLL2_1000M_CLK, SYSTEM_PLL2_500M_CLK,
> > > > +	  AUDIO_PLL1_CLK, VIDEO_PLL_CLK, AUDIO_PLL2_CLK}
> > > > +	},
> > > > +	{NOC_APB_CLK_ROOT, BUS_CLOCK_SLICE, 11,
> > > > +	 {OSC_24M_CLK, SYSTEM_PLL1_400M_CLK, SYSTEM_PLL3_CLK,
> > > > +	  SYSTEM_PLL2_333M_CLK, SYSTEM_PLL2_200M_CLK,
> > > > +	  SYSTEM_PLL1_800M_CLK, AUDIO_PLL1_CLK, VIDEO_PLL_CLK}
> > > > +	},
> > > > +	{AHB_CLK_ROOT, AHB_CLOCK_SLICE, 0,
> > > > +	 {OSC_24M_CLK, SYSTEM_PLL1_133M_CLK,
> > > > SYSTEM_PLL1_800M_CLK,
> > > > +	  SYSTEM_PLL1_400M_CLK, SYSTEM_PLL2_125M_CLK,
> > > > +	  SYSTEM_PLL3_CLK, AUDIO_PLL1_CLK, VIDEO_PLL_CLK}
> > > > +	},
> > > > +	{AUDIO_AHB_CLK_ROOT, AHB_CLOCK_SLICE, 1,
> > > > +	 {OSC_24M_CLK, SYSTEM_PLL2_500M_CLK,
> > > > SYSTEM_PLL1_800M_CLK,
> > > > +	  SYSTEM_PLL2_1000M_CLK, SYSTEM_PLL2_166M_CLK,
> > > > +	  SYSTEM_PLL3_CLK, AUDIO_PLL1_CLK, VIDEO_PLL_CLK}
> > > > +	},
> > > > +	{MIPI_DSI_ESC_RX_CLK_ROOT, AHB_CLOCK_SLICE, 2,
> > > > +	 {OSC_24M_CLK, SYSTEM_PLL2_100M_CLK,
> SYSTEM_PLL1_80M_CLK,
> > > > +	  SYSTEM_PLL1_800M_CLK, SYSTEM_PLL2_1000M_CLK,
> > > > +	  SYSTEM_PLL3_CLK, EXT_CLK_3, AUDIO_PLL2_CLK}
> > > > +	},
> > > > +	{DRAM_ALT_CLK_ROOT, IP_CLOCK_SLICE, 0,
> > > > +	 {OSC_24M_CLK, SYSTEM_PLL1_800M_CLK,
> > > > SYSTEM_PLL1_100M_CLK,
> > > > +	  SYSTEM_PLL2_500M_CLK, SYSTEM_PLL2_1000M_CLK,
> > > > +	  SYSTEM_PLL3_CLK, AUDIO_PLL1_CLK,
> SYSTEM_PLL1_266M_CLK}
> > > > +	},
> > > > +	{DRAM_APB_CLK_ROOT, IP_CLOCK_SLICE, 1,
> > > > +	 {OSC_24M_CLK, SYSTEM_PLL2_200M_CLK,
> SYSTEM_PLL1_40M_CLK,
> > > > +	  SYSTEM_PLL1_160M_CLK, SYSTEM_PLL1_800M_CLK,
> > > > +	  SYSTEM_PLL3_CLK, SYSTEM_PLL2_250M_CLK,
> AUDIO_PLL2_CLK}
> > > > +	},
> > > > +	{VPU_G1_CLK_ROOT, IP_CLOCK_SLICE, 2,
> > > > +	 {OSC_24M_CLK, VPU_PLL_CLK, SYSTEM_PLL1_800M_CLK,
> > > > +	  SYSTEM_PLL2_1000M_CLK, SYSTEM_PLL1_100M_CLK,
> > > > +	  SYSTEM_PLL2_125M_CLK, SYSTEM_PLL3_CLK,
> AUDIO_PLL1_CLK}
> > > > +	},
> > > > +	{VPU_G2_CLK_ROOT, IP_CLOCK_SLICE, 3,
> > > > +	 {OSC_24M_CLK, VPU_PLL_CLK, SYSTEM_PLL1_800M_CLK,
> > > > +	  SYSTEM_PLL2_1000M_CLK, SYSTEM_PLL1_100M_CLK,
> > > > +	  SYSTEM_PLL2_125M_CLK, SYSTEM_PLL3_CLK,
> AUDIO_PLL1_CLK}
> > > > +	},
> > > > +	{DISPLAY_DTRC_CLK_ROOT, IP_CLOCK_SLICE, 4,
> > > > +	 {OSC_24M_CLK, VIDEO_PLL2_CLK, SYSTEM_PLL1_800M_CLK,
> > > > +	  SYSTEM_PLL2_1000M_CLK, SYSTEM_PLL1_160M_CLK,
> > > > +	  VIDEO_PLL_CLK, SYSTEM_PLL3_CLK, AUDIO_PLL2_CLK}
> > > > +	},
> > > > +	{DISPLAY_DC8000_CLK_ROOT, IP_CLOCK_SLICE, 5,
> > > > +	 {OSC_24M_CLK, VIDEO_PLL2_CLK, SYSTEM_PLL1_800M_CLK,
> > > > +	  SYSTEM_PLL2_1000M_CLK, SYSTEM_PLL1_160M_CLK,
> > > > +	  VIDEO_PLL_CLK, SYSTEM_PLL3_CLK, AUDIO_PLL2_CLK}
> > > > +	},
> > > > +	{PCIE_CTRL_CLK_ROOT, IP_CLOCK_SLICE, 6,
> > > > +	 {OSC_24M_CLK, SYSTEM_PLL2_250M_CLK,
> > > > SYSTEM_PLL2_200M_CLK,
> > > > +	  SYSTEM_PLL1_266M_CLK, SYSTEM_PLL1_800M_CLK,
> > > > +	  SYSTEM_PLL2_500M_CLK, SYSTEM_PLL2_333M_CLK,
> > > > SYSTEM_PLL3_CLK}
> > > > +	},
> > > > +	{PCIE_PHY_CLK_ROOT, IP_CLOCK_SLICE, 7,
> > > > +	 {OSC_24M_CLK, SYSTEM_PLL2_100M_CLK,
> > > > SYSTEM_PLL2_500M_CLK,
> > > > +	  EXT_CLK_1, EXT_CLK_2, EXT_CLK_3, EXT_CLK_4,
> > > > +	  SYSTEM_PLL1_400M_CLK}
> > > > +	},
> > > > +	{PCIE_AUX_CLK_ROOT, IP_CLOCK_SLICE, 8,
> > > > +	 {OSC_24M_CLK, SYSTEM_PLL2_200M_CLK,
> SYSTEM_PLL2_50M_CLK,
> > > > +	  SYSTEM_PLL3_CLK, SYSTEM_PLL2_100M_CLK,
> > > SYSTEM_PLL1_80M_CLK,
> > > > +	  SYSTEM_PLL1_160M_CLK, SYSTEM_PLL1_200M_CLK}
> > > > +	},
> > > > +	{DC_PIXEL_CLK_ROOT, IP_CLOCK_SLICE, 9,
> > > > +	 {OSC_24M_CLK, VIDEO_PLL_CLK, AUDIO_PLL2_CLK,
> > > > +	  AUDIO_PLL1_CLK, SYSTEM_PLL1_800M_CLK,
> > > > +	  SYSTEM_PLL2_1000M_CLK, SYSTEM_PLL3_CLK, EXT_CLK_4}
> > > > +	},
> > > > +	{LCDIF_PIXEL_CLK_ROOT, IP_CLOCK_SLICE, 10,
> > > > +	 {OSC_24M_CLK, VIDEO_PLL_CLK, AUDIO_PLL2_CLK,
> > > > +	  AUDIO_PLL1_CLK, SYSTEM_PLL1_800M_CLK,
> > > > +	  SYSTEM_PLL2_1000M_CLK, SYSTEM_PLL3_CLK, EXT_CLK_4}
> > > > +	},
> > > > +	{SAI1_CLK_ROOT, IP_CLOCK_SLICE, 11,
> > > > +	 {OSC_24M_CLK, AUDIO_PLL1_CLK, AUDIO_PLL2_CLK,
> > > > +	  VIDEO_PLL_CLK, SYSTEM_PLL1_133M_CLK,
> > > > +	  OSC_HDMI_CLK, EXT_CLK_1, EXT_CLK_2}
> > > > +	},
> > > > +	{SAI2_CLK_ROOT, IP_CLOCK_SLICE, 12,
> > > > +	 {OSC_24M_CLK, AUDIO_PLL1_CLK, AUDIO_PLL2_CLK,
> > > > +	  VIDEO_PLL_CLK, SYSTEM_PLL1_133M_CLK,
> > > > +	  OSC_HDMI_CLK, EXT_CLK_2, EXT_CLK_3}
> > > > +	},
> > > > +	{SAI3_CLK_ROOT, IP_CLOCK_SLICE, 13,
> > > > +	 {OSC_24M_CLK, AUDIO_PLL1_CLK, AUDIO_PLL2_CLK,
> > > > +	  VIDEO_PLL_CLK, SYSTEM_PLL1_133M_CLK,
> > > > +	  OSC_HDMI_CLK, EXT_CLK_3, EXT_CLK_4}
> > > > +	},
> > > > +	{SAI4_CLK_ROOT, IP_CLOCK_SLICE, 14,
> > > > +	 {OSC_24M_CLK, AUDIO_PLL1_CLK, AUDIO_PLL2_CLK,
> > > > +	  VIDEO_PLL_CLK, SYSTEM_PLL1_133M_CLK,
> > > > +	  OSC_HDMI_CLK, EXT_CLK_1, EXT_CLK_2}
> > > > +	},
> > > > +	{SAI5_CLK_ROOT, IP_CLOCK_SLICE, 15,
> > > > +	 {OSC_24M_CLK, AUDIO_PLL1_CLK, AUDIO_PLL2_CLK,
> > > > +	  VIDEO_PLL_CLK, SYSTEM_PLL1_133M_CLK,
> > > > +	  OSC_HDMI_CLK, EXT_CLK_2, EXT_CLK_3}
> > > > +	},
> > > > +	{SAI6_CLK_ROOT, IP_CLOCK_SLICE, 16,
> > > > +	 {OSC_24M_CLK, AUDIO_PLL1_CLK, AUDIO_PLL2_CLK,
> > > > +	  VIDEO_PLL_CLK, SYSTEM_PLL1_133M_CLK,
> > > > +	  OSC_HDMI_CLK, EXT_CLK_3, EXT_CLK_4}
> > > > +	},
> > > > +	{SPDIF1_CLK_ROOT, IP_CLOCK_SLICE, 17,
> > > > +	 {OSC_24M_CLK, AUDIO_PLL1_CLK, AUDIO_PLL2_CLK,
> > > > +	  VIDEO_PLL_CLK, SYSTEM_PLL1_133M_CLK,
> > > > +	  OSC_HDMI_CLK, EXT_CLK_2, EXT_CLK_3}
> > > > +	},
> > > > +	{SPDIF2_CLK_ROOT, IP_CLOCK_SLICE, 18,
> > > > +	 {OSC_24M_CLK, AUDIO_PLL1_CLK, AUDIO_PLL2_CLK,
> > > > +	  VIDEO_PLL_CLK, SYSTEM_PLL1_133M_CLK,
> > > > +	  OSC_HDMI_CLK, EXT_CLK_3, EXT_CLK_4}
> > > > +	},
> > > > +	{ENET_REF_CLK_ROOT, IP_CLOCK_SLICE, 19,
> > > > +	 {OSC_24M_CLK, SYSTEM_PLL2_125M_CLK,
> SYSTEM_PLL2_50M_CLK,
> > > > +	  SYSTEM_PLL2_100M_CLK, SYSTEM_PLL1_160M_CLK,
> > > > +	  AUDIO_PLL1_CLK, VIDEO_PLL_CLK, EXT_CLK_4}
> > > > +	},
> > > > +	{ENET_TIMER_CLK_ROOT, IP_CLOCK_SLICE, 20,
> > > > +	 {OSC_24M_CLK, SYSTEM_PLL2_100M_CLK, AUDIO_PLL1_CLK,
> > > > +	  EXT_CLK_1, EXT_CLK_2, EXT_CLK_3, EXT_CLK_4,
> > > > +	  VIDEO_PLL_CLK}
> > > > +	},
> > > > +	{ENET_PHY_REF_CLK_ROOT, IP_CLOCK_SLICE, 21,
> > > > +	 {OSC_24M_CLK, SYSTEM_PLL2_50M_CLK,
> SYSTEM_PLL2_125M_CLK,
> > > > +	  SYSTEM_PLL2_200M_CLK, SYSTEM_PLL2_500M_CLK,
> > > > +	  AUDIO_PLL1_CLK, VIDEO_PLL_CLK, AUDIO_PLL2_CLK}
> > > > +	},
> > > > +	{NAND_CLK_ROOT, IP_CLOCK_SLICE, 22,
> > > > +	 {OSC_24M_CLK, SYSTEM_PLL2_500M_CLK, AUDIO_PLL1_CLK,
> > > > +	  SYSTEM_PLL1_400M_CLK, AUDIO_PLL2_CLK,
> SYSTEM_PLL3_CLK,
> > > > +	  SYSTEM_PLL2_250M_CLK, VIDEO_PLL_CLK}
> > > > +	},
> > > > +	{QSPI_CLK_ROOT, IP_CLOCK_SLICE, 23,
> > > > +	 {OSC_24M_CLK, SYSTEM_PLL1_400M_CLK,
> > > > SYSTEM_PLL2_333M_CLK,
> > > > +	  SYSTEM_PLL2_500M_CLK, AUDIO_PLL2_CLK,
> > > > +	  SYSTEM_PLL1_266M_CLK, SYSTEM_PLL3_CLK,
> > > > SYSTEM_PLL1_100M_CLK}
> > > > +	},
> > > > +	{USDHC1_CLK_ROOT, IP_CLOCK_SLICE, 24,
> > > > +	 {OSC_24M_CLK, SYSTEM_PLL1_400M_CLK,
> > > > SYSTEM_PLL1_800M_CLK,
> > > > +	  SYSTEM_PLL2_500M_CLK, SYSTEM_PLL3_CLK,
> > > > +	  SYSTEM_PLL1_266M_CLK, AUDIO_PLL2_CLK,
> > > SYSTEM_PLL1_100M_CLK}
> > > > +	},
> > > > +	{USDHC2_CLK_ROOT, IP_CLOCK_SLICE, 25,
> > > > +	 {OSC_24M_CLK, SYSTEM_PLL1_400M_CLK,
> > > > SYSTEM_PLL1_800M_CLK,
> > > > +	  SYSTEM_PLL2_500M_CLK, SYSTEM_PLL3_CLK,
> > > > +	  SYSTEM_PLL1_266M_CLK, AUDIO_PLL2_CLK,
> > > SYSTEM_PLL1_100M_CLK}
> > > > +	},
> > > > +	{I2C1_CLK_ROOT, IP_CLOCK_SLICE, 26,
> > > > +	 {OSC_24M_CLK, SYSTEM_PLL1_160M_CLK,
> SYSTEM_PLL2_50M_CLK,
> > > > +	  SYSTEM_PLL3_CLK, AUDIO_PLL1_CLK, VIDEO_PLL_CLK,
> > > > +	  AUDIO_PLL2_CLK, SYSTEM_PLL1_133M_CLK}
> > > > +	},
> > > > +	{I2C2_CLK_ROOT, IP_CLOCK_SLICE, 27,
> > > > +	 {OSC_24M_CLK, SYSTEM_PLL1_160M_CLK,
> SYSTEM_PLL2_50M_CLK,
> > > > +	  SYSTEM_PLL3_CLK, AUDIO_PLL1_CLK, VIDEO_PLL_CLK,
> > > > +	  AUDIO_PLL2_CLK, SYSTEM_PLL1_133M_CLK}
> > > > +	},
> > > > +	{I2C3_CLK_ROOT, IP_CLOCK_SLICE, 28,
> > > > +	 {OSC_24M_CLK, SYSTEM_PLL1_160M_CLK,
> SYSTEM_PLL2_50M_CLK,
> > > > +	  SYSTEM_PLL3_CLK, AUDIO_PLL1_CLK, VIDEO_PLL_CLK,
> > > > +	  AUDIO_PLL2_CLK, SYSTEM_PLL1_133M_CLK}
> > > > +	},
> > > > +	{I2C4_CLK_ROOT, IP_CLOCK_SLICE, 29,
> > > > +	 {OSC_24M_CLK, SYSTEM_PLL1_160M_CLK,
> SYSTEM_PLL2_50M_CLK,
> > > > +	  SYSTEM_PLL3_CLK, AUDIO_PLL1_CLK, VIDEO_PLL_CLK,
> > > > +	  AUDIO_PLL2_CLK, SYSTEM_PLL1_133M_CLK}
> > > > +	},
> > > > +	{UART1_CLK_ROOT, IP_CLOCK_SLICE, 30,
> > > > +	 {OSC_24M_CLK, SYSTEM_PLL1_80M_CLK,
> SYSTEM_PLL2_200M_CLK,
> > > > +	  SYSTEM_PLL2_100M_CLK, SYSTEM_PLL3_CLK,
> > > > +	  EXT_CLK_2, EXT_CLK_4, AUDIO_PLL2_CLK}
> > > > +	},
> > > > +	{UART2_CLK_ROOT, IP_CLOCK_SLICE, 31,
> > > > +	 {OSC_24M_CLK, SYSTEM_PLL1_80M_CLK,
> SYSTEM_PLL2_200M_CLK,
> > > > +	  SYSTEM_PLL2_100M_CLK, SYSTEM_PLL3_CLK,
> > > > +	  EXT_CLK_2, EXT_CLK_3, AUDIO_PLL2_CLK}
> > > > +	},
> > > > +	{UART3_CLK_ROOT, IP_CLOCK_SLICE, 32,
> > > > +	 {OSC_24M_CLK, SYSTEM_PLL1_80M_CLK,
> SYSTEM_PLL2_200M_CLK,
> > > > +	  SYSTEM_PLL2_100M_CLK, SYSTEM_PLL3_CLK,
> > > > +	  EXT_CLK_2, EXT_CLK_4, AUDIO_PLL2_CLK}
> > > > +	},
> > > > +	{UART4_CLK_ROOT, IP_CLOCK_SLICE, 33,
> > > > +	 {OSC_24M_CLK, SYSTEM_PLL1_80M_CLK,
> SYSTEM_PLL2_200M_CLK,
> > > > +	  SYSTEM_PLL2_100M_CLK, SYSTEM_PLL3_CLK,
> > > > +	  EXT_CLK_2, EXT_CLK_3, AUDIO_PLL2_CLK}
> > > > +	},
> > > > +	{USB_CORE_REF_CLK_ROOT, IP_CLOCK_SLICE, 34,
> > > > +	 {OSC_24M_CLK, SYSTEM_PLL1_100M_CLK,
> SYSTEM_PLL1_40M_CLK,
> > > > +	  SYSTEM_PLL2_100M_CLK, SYSTEM_PLL2_200M_CLK,
> > > > +	  EXT_CLK_2, EXT_CLK_3, AUDIO_PLL2_CLK}
> > > > +	},
> > > > +	{USB_PHY_REF_CLK_ROOT, IP_CLOCK_SLICE, 35,
> > > > +	 {OSC_24M_CLK, SYSTEM_PLL1_100M_CLK,
> SYSTEM_PLL1_40M_CLK,
> > > > +	  SYSTEM_PLL2_100M_CLK, SYSTEM_PLL2_200M_CLK,
> > > > +	  EXT_CLK_2, EXT_CLK_3, AUDIO_PLL2_CLK}
> > > > +	},
> > > > +	{GIC_CLK_ROOT, IP_CLOCK_SLICE, 36,
> > > > +	 {OSC_24M_CLK, SYSTEM_PLL2_200M_CLK,
> SYSTEM_PLL1_40M_CLK,
> > > > +	  SYSTEM_PLL2_100M_CLK, SYSTEM_PLL1_800M_CLK,
> > > > +	  EXT_CLK_2, EXT_CLK_4, AUDIO_PLL2_CLK}
> > > > +	},
> > > > +	{ECSPI1_CLK_ROOT, IP_CLOCK_SLICE, 37,
> > > > +	 {OSC_24M_CLK, SYSTEM_PLL2_200M_CLK,
> SYSTEM_PLL1_40M_CLK,
> > > > +	  SYSTEM_PLL1_160M_CLK, SYSTEM_PLL1_800M_CLK,
> > > > +	  SYSTEM_PLL3_CLK, SYSTEM_PLL2_250M_CLK,
> AUDIO_PLL2_CLK}
> > > > +	},
> > > > +	{ECSPI2_CLK_ROOT, IP_CLOCK_SLICE, 38,
> > > > +	 {OSC_24M_CLK, SYSTEM_PLL2_200M_CLK,
> SYSTEM_PLL1_40M_CLK,
> > > > +	  SYSTEM_PLL1_160M_CLK, SYSTEM_PLL1_800M_CLK,
> > > > +	  SYSTEM_PLL3_CLK, SYSTEM_PLL2_250M_CLK,
> AUDIO_PLL2_CLK}
> > > > +	},
> > > > +	{PWM1_CLK_ROOT, IP_CLOCK_SLICE, 39,
> > > > +	 {OSC_24M_CLK, SYSTEM_PLL2_100M_CLK,
> > > > SYSTEM_PLL1_160M_CLK,
> > > > +	  SYSTEM_PLL1_40M_CLK, SYSTEM_PLL3_CLK, EXT_CLK_1,
> > > > +	  SYSTEM_PLL1_80M_CLK, VIDEO_PLL_CLK}
> > > > +	},
> > > > +	{PWM2_CLK_ROOT, IP_CLOCK_SLICE, 40,
> > > > +	 {OSC_24M_CLK, SYSTEM_PLL2_100M_CLK,
> > > > SYSTEM_PLL1_160M_CLK,
> > > > +	  SYSTEM_PLL1_40M_CLK, SYSTEM_PLL3_CLK, EXT_CLK_1,
> > > > +	  SYSTEM_PLL1_80M_CLK, VIDEO_PLL_CLK}
> > > > +	},
> > > > +	{PWM3_CLK_ROOT, IP_CLOCK_SLICE, 41,
> > > > +	 {OSC_24M_CLK, SYSTEM_PLL2_100M_CLK,
> > > > SYSTEM_PLL1_160M_CLK,
> > > > +	  SYSTEM_PLL1_40M_CLK, SYSTEM_PLL3_CLK, EXT_CLK_2,
> > > > +	  SYSTEM_PLL1_80M_CLK, VIDEO_PLL_CLK}
> > > > +	},
> > > > +	{PWM4_CLK_ROOT, IP_CLOCK_SLICE, 42,
> > > > +	 {OSC_24M_CLK, SYSTEM_PLL2_100M_CLK,
> > > > SYSTEM_PLL1_160M_CLK,
> > > > +	  SYSTEM_PLL1_40M_CLK, SYSTEM_PLL3_CLK, EXT_CLK_2,
> > > > +	  SYSTEM_PLL1_80M_CLK, VIDEO_PLL_CLK}
> > > > +	},
> > > > +	{GPT1_CLK_ROOT, IP_CLOCK_SLICE, 43,
> > > > +	 {OSC_24M_CLK, SYSTEM_PLL2_100M_CLK,
> > > > SYSTEM_PLL1_400M_CLK,
> > > > +	  SYSTEM_PLL1_40M_CLK, VIDEO_PLL_CLK,
> > > > +	  SYSTEM_PLL1_80M_CLK, AUDIO_PLL1_CLK, EXT_CLK_1}
> > > > +	},
> > > > +	{GPT2_CLK_ROOT, IP_CLOCK_SLICE, 44,
> > > > +	 {OSC_24M_CLK, SYSTEM_PLL2_100M_CLK,
> > > > SYSTEM_PLL1_400M_CLK,
> > > > +	  SYSTEM_PLL1_40M_CLK, VIDEO_PLL_CLK,
> > > > +	  SYSTEM_PLL1_80M_CLK, AUDIO_PLL1_CLK, EXT_CLK_2}
> > > > +	},
> > > > +	{GPT3_CLK_ROOT, IP_CLOCK_SLICE, 45,
> > > > +	 {OSC_24M_CLK, SYSTEM_PLL2_100M_CLK,
> > > > SYSTEM_PLL1_400M_CLK,
> > > > +	  SYSTEM_PLL1_40M_CLK, VIDEO_PLL_CLK,
> > > > +	  SYSTEM_PLL1_80M_CLK, AUDIO_PLL1_CLK, EXT_CLK_3}
> > > > +	},
> > > > +	{GPT4_CLK_ROOT, IP_CLOCK_SLICE, 46,
> > > > +	 {OSC_24M_CLK, SYSTEM_PLL2_100M_CLK,
> > > > SYSTEM_PLL1_400M_CLK,
> > > > +	  SYSTEM_PLL1_40M_CLK, VIDEO_PLL_CLK,
> > > > +	  SYSTEM_PLL1_80M_CLK, AUDIO_PLL1_CLK, EXT_CLK_1}
> > > > +	},
> > > > +	{GPT5_CLK_ROOT, IP_CLOCK_SLICE, 47,
> > > > +	 {OSC_24M_CLK, SYSTEM_PLL2_100M_CLK,
> > > > SYSTEM_PLL1_400M_CLK,
> > > > +	  SYSTEM_PLL1_40M_CLK, VIDEO_PLL_CLK,
> > > > +	  SYSTEM_PLL1_80M_CLK, AUDIO_PLL1_CLK, EXT_CLK_2}
> > > > +	},
> > > > +	{GPT6_CLK_ROOT, IP_CLOCK_SLICE, 48,
> > > > +	 {OSC_24M_CLK, SYSTEM_PLL2_100M_CLK,
> > > > SYSTEM_PLL1_400M_CLK,
> > > > +	  SYSTEM_PLL1_40M_CLK, VIDEO_PLL_CLK,
> > > > +	  SYSTEM_PLL1_80M_CLK, AUDIO_PLL1_CLK, EXT_CLK_3}
> > > > +	},
> > > > +	{TRACE_CLK_ROOT, IP_CLOCK_SLICE, 49,
> > > > +	 {OSC_24M_CLK, SYSTEM_PLL1_133M_CLK,
> > > > SYSTEM_PLL1_160M_CLK,
> > > > +	  VPU_PLL_CLK, SYSTEM_PLL2_125M_CLK,
> > > > +	  SYSTEM_PLL3_CLK, EXT_CLK_1, EXT_CLK_3}
> > > > +	},
> > > > +	{WDOG_CLK_ROOT, IP_CLOCK_SLICE, 50,
> > > > +	 {OSC_24M_CLK, SYSTEM_PLL1_133M_CLK,
> > > > SYSTEM_PLL1_160M_CLK,
> > > > +	  VPU_PLL_CLK, SYSTEM_PLL2_125M_CLK,
> > > > +	  SYSTEM_PLL3_CLK, SYSTEM_PLL1_80M_CLK,
> > > SYSTEM_PLL2_166M_CLK}
> > > > +	},
> > > > +	{WRCLK_CLK_ROOT, IP_CLOCK_SLICE, 51,
> > > > +	 {OSC_24M_CLK, SYSTEM_PLL1_40M_CLK, VPU_PLL_CLK,
> > > > +	  SYSTEM_PLL3_CLK, SYSTEM_PLL2_200M_CLK,
> > > > +	  SYSTEM_PLL1_266M_CLK, SYSTEM_PLL2_500M_CLK,
> > > > SYSTEM_PLL1_100M_CLK}
> > > > +	},
> > > > +	{IPP_DO_CLKO1, IP_CLOCK_SLICE, 52,
> > > > +	 {OSC_24M_CLK, SYSTEM_PLL1_800M_CLK, OSC_HDMI_CLK,
> > > > +	  SYSTEM_PLL1_200M_CLK, AUDIO_PLL2_CLK,
> > > > +	  SYSTEM_PLL2_500M_CLK, VPU_PLL_CLK,
> SYSTEM_PLL1_80M_CLK}
> > > > +	},
> > > > +	{IPP_DO_CLKO2, IP_CLOCK_SLICE, 53,
> > > > +	 {OSC_24M_CLK, SYSTEM_PLL2_200M_CLK,
> > > > SYSTEM_PLL1_400M_CLK,
> > > > +	  SYSTEM_PLL2_166M_CLK, SYSTEM_PLL3_CLK,
> > > > +	  AUDIO_PLL1_CLK, VIDEO_PLL_CLK, OSC_32K_CLK}
> > > > +	},
> > > > +	{MIPI_DSI_CORE_CLK_ROOT, IP_CLOCK_SLICE, 54,
> > > > +	 {OSC_24M_CLK, SYSTEM_PLL1_266M_CLK,
> > > > SYSTEM_PLL2_250M_CLK,
> > > > +	  SYSTEM_PLL1_800M_CLK, SYSTEM_PLL2_1000M_CLK,
> > > > +	  SYSTEM_PLL3_CLK, AUDIO_PLL2_CLK, VIDEO_PLL_CLK}
> > > > +	},
> > > > +	{MIPI_DSI_PHY_REF_CLK_ROOT, IP_CLOCK_SLICE, 55,
> > > > +	 {OSC_24M_CLK, SYSTEM_PLL2_125M_CLK,
> > > > SYSTEM_PLL2_100M_CLK,
> > > > +	  SYSTEM_PLL1_800M_CLK, SYSTEM_PLL2_1000M_CLK,
> > > > +	  EXT_CLK_2, AUDIO_PLL2_CLK, VIDEO_PLL_CLK}
> > > > +	},
> > > > +	{MIPI_DSI_DBI_CLK_ROOT, IP_CLOCK_SLICE, 56,
> > > > +	 {OSC_24M_CLK, SYSTEM_PLL1_266M_CLK,
> > > > SYSTEM_PLL2_100M_CLK,
> > > > +	  SYSTEM_PLL1_800M_CLK, SYSTEM_PLL2_1000M_CLK,
> > > > +	  SYSTEM_PLL3_CLK, AUDIO_PLL2_CLK, VIDEO_PLL_CLK}
> > > > +	},
> > > > +	{USDHC3_CLK_ROOT, IP_CLOCK_SLICE, 57,
> > > > +	 {OSC_24M_CLK, SYSTEM_PLL1_400M_CLK,
> > > > SYSTEM_PLL1_800M_CLK,
> > > > +	  SYSTEM_PLL2_500M_CLK, SYSTEM_PLL3_CLK,
> > > > +	  SYSTEM_PLL1_266M_CLK, AUDIO_PLL2_CLK,
> > > SYSTEM_PLL1_100M_CLK}
> > > > +	},
> > > > +	{MIPI_CSI1_CORE_CLK_ROOT, IP_CLOCK_SLICE, 58,
> > > > +	 {OSC_24M_CLK, SYSTEM_PLL1_266M_CLK,
> > > > SYSTEM_PLL2_250M_CLK,
> > > > +	  SYSTEM_PLL1_800M_CLK, SYSTEM_PLL2_1000M_CLK,
> > > > +	  SYSTEM_PLL3_CLK, AUDIO_PLL2_CLK, VIDEO_PLL_CLK}
> > > > +	},
> > > > +	{MIPI_CSI1_PHY_REF_CLK_ROOT, IP_CLOCK_SLICE, 59,
> > > > +	 {OSC_24M_CLK, SYSTEM_PLL2_333M_CLK,
> > > > SYSTEM_PLL2_100M_CLK,
> > > > +	  SYSTEM_PLL1_800M_CLK, SYSTEM_PLL2_1000M_CLK,
> > > > +	  EXT_CLK_2, AUDIO_PLL2_CLK, VIDEO_PLL_CLK}
> > > > +	},
> > > > +	{MIPI_CSI1_ESC_CLK_ROOT, IP_CLOCK_SLICE, 60,
> > > > +	 {OSC_24M_CLK, SYSTEM_PLL2_100M_CLK,
> SYSTEM_PLL1_80M_CLK,
> > > > +	  SYSTEM_PLL1_800M_CLK, SYSTEM_PLL2_1000M_CLK,
> > > > +	  SYSTEM_PLL3_CLK, EXT_CLK_3, AUDIO_PLL2_CLK}
> > > > +	},
> > > > +	{MIPI_CSI2_CORE_CLK_ROOT, IP_CLOCK_SLICE, 61,
> > > > +	 {OSC_24M_CLK, SYSTEM_PLL1_266M_CLK,
> > > > SYSTEM_PLL2_250M_CLK,
> > > > +	  SYSTEM_PLL1_800M_CLK, SYSTEM_PLL2_1000M_CLK,
> > > > +	  SYSTEM_PLL3_CLK, AUDIO_PLL2_CLK, VIDEO_PLL_CLK}
> > > > +	},
> > > > +	{MIPI_CSI2_PHY_REF_CLK_ROOT, IP_CLOCK_SLICE, 62,
> > > > +	 {OSC_24M_CLK, SYSTEM_PLL2_333M_CLK,
> > > > SYSTEM_PLL2_100M_CLK,
> > > > +	  SYSTEM_PLL1_800M_CLK, SYSTEM_PLL2_1000M_CLK,
> > > > +	  EXT_CLK_2, AUDIO_PLL2_CLK, VIDEO_PLL_CLK}
> > > > +	},
> > > > +	{MIPI_CSI2_ESC_CLK_ROOT, IP_CLOCK_SLICE, 63,
> > > > +	 {OSC_24M_CLK, SYSTEM_PLL2_100M_CLK,
> SYSTEM_PLL1_80M_CLK,
> > > > +	  SYSTEM_PLL1_800M_CLK, SYSTEM_PLL2_1000M_CLK,
> > > > +	  SYSTEM_PLL3_CLK, EXT_CLK_3, AUDIO_PLL2_CLK}
> > > > +	},
> > > > +	{PCIE2_CTRL_CLK_ROOT, IP_CLOCK_SLICE, 64,
> > > > +	 {OSC_24M_CLK, SYSTEM_PLL2_250M_CLK,
> > > > SYSTEM_PLL2_200M_CLK,
> > > > +	  SYSTEM_PLL1_266M_CLK, SYSTEM_PLL1_800M_CLK,
> > > > +	  SYSTEM_PLL2_500M_CLK, SYSTEM_PLL2_333M_CLK,
> > > > SYSTEM_PLL3_CLK}
> > > > +	},
> > > > +	{PCIE2_PHY_CLK_ROOT, IP_CLOCK_SLICE, 65,
> > > > +	 {OSC_24M_CLK, SYSTEM_PLL2_100M_CLK,
> > > > SYSTEM_PLL2_500M_CLK,
> > > > +	  EXT_CLK_1, EXT_CLK_2, EXT_CLK_3,
> > > > +	  EXT_CLK_4, SYSTEM_PLL1_400M_CLK}
> > > > +	},
> > > > +	{PCIE2_AUX_CLK_ROOT, IP_CLOCK_SLICE, 66,
> > > > +	 {OSC_24M_CLK, SYSTEM_PLL2_200M_CLK,
> SYSTEM_PLL2_50M_CLK,
> > > > +	  SYSTEM_PLL3_CLK, SYSTEM_PLL2_100M_CLK,
> > > > +	  SYSTEM_PLL1_80M_CLK, SYSTEM_PLL1_160M_CLK,
> > > > SYSTEM_PLL1_200M_CLK}
> > > > +	},
> > > > +	{ECSPI3_CLK_ROOT, IP_CLOCK_SLICE, 67,
> > > > +	 {OSC_24M_CLK, SYSTEM_PLL2_200M_CLK,
> SYSTEM_PLL1_40M_CLK,
> > > > +	  SYSTEM_PLL1_160M_CLK, SYSTEM_PLL1_800M_CLK,
> > > > +	  SYSTEM_PLL3_CLK, SYSTEM_PLL2_250M_CLK,
> AUDIO_PLL2_CLK}
> > > > +	},
> > > > +	{PDM_CLK_ROOT, IP_CLOCK_SLICE, 68,
> > > > +	 {OSC_24M_CLK, SYSTEM_PLL2_100M_CLK, AUDIO_PLL1_CLK,
> > > > +	  SYSTEM_PLL1_800M_CLK, SYSTEM_PLL2_1000M_CLK,
> > > > +	  SYSTEM_PLL3_CLK, EXT_CLK_3, AUDIO_PLL2_CLK},
> > > > +	},
> > > > +	{VPU_H1_CLK_ROOT, IP_CLOCK_SLICE, 69,
> > > > +	 {OSC_24M_CLK, VPU_PLL_CLK, SYSTEM_PLL1_800M_CLK,
> > > > +	  SYSTEM_PLL2_1000M_CLK, AUDIO_PLL2_CLK,
> > > > +	  SYSTEM_PLL2_125M_CLK, SYSTEM_PLL3_CLK,
> AUDIO_PLL1_CLK}
> > > > +	},
> > > > +	{DRAM_SEL_CFG, DRAM_SEL_CLOCK_SLICE, 0,
> > > > +	 {DRAM_PLL1_CLK}
> > > > +	},
> > > > +	{CORE_SEL_CFG, CORE_SEL_CLOCK_SLICE, 0,
> > > > +	 {DRAM_PLL1_CLK}
> > > > +	},
> > > > +};
> > > > +#endif
> > > >
> > > >  static int select(enum clk_root_index clock_id)  {
> > >
> > >
> > >
> > >
> > > Best regards,
> > >
> > > Lukasz Majewski
> > >
> > > --
> > >
> > > DENX Software Engineering GmbH,      Managing Director: Wolfgang
> > > Denk HRB 165235 Munich, Office: Kirchenstr.5, D-82194 Groebenzell,
> > > Germany Phone: (+49)-8142-66989-59 Fax: (+49)-8142-66989-80 Email:
> > > lukma at denx.de
> 
> 
> 
> 
> Best regards,
> 
> Lukasz Majewski
> 
> --
> 
> DENX Software Engineering GmbH,      Managing Director: Wolfgang Denk
> HRB 165235 Munich, Office: Kirchenstr.5, D-82194 Groebenzell, Germany
> Phone: (+49)-8142-66989-59 Fax: (+49)-8142-66989-80 Email:
> lukma at denx.de

^ permalink raw reply	[flat|nested] 75+ messages in thread

* [U-Boot] [PATCH V2 51/51] imx: add i.MX8MN DDR4 board support
  2019-07-08  1:40 ` [U-Boot] [PATCH V2 51/51] imx: add i.MX8MN DDR4 board support Peng Fan
@ 2019-07-10  8:34   ` Lukasz Majewski
  2019-07-10 10:05     ` Peng Fan
  0 siblings, 1 reply; 75+ messages in thread
From: Lukasz Majewski @ 2019-07-10  8:34 UTC (permalink / raw)
  To: u-boot

Hi Peng,

> Support pinctrl/clk/sdhc, include ddr4 timing data.
> 
> Log:
> U-Boot SPL 2019.07-rc4-00310-geff364e1d0 (Jul 02 2019 - 09:47:06
> +0800) DDRINFO: start DRAM init
> DDRINFO:ddrphy calibration done
> DDRINFO: ddrmix config done
> Normal Boot
> Trying to boot from BOOTROM
> image offset 0x8000, pagesize 0x200, ivt offset 0x0
> 
> U-Boot 2019.07-rc4-00310-geff364e1d0 (Jul 02 2019 - 09:47:06 +0800)
> 
> CPU:   Freescale i.MX8MNano rev1.0 at 1000 MHz
> Reset cause: POR
> Model: FSL i.MX8MM EVK board
> DRAM:  2 GiB
> MMC:   FSL_SDHC: 1, FSL_SDHC: 2
> In:    serial
> Out:   serial
> Err:   serial
> Net:   No ethernet found.
> Hit any key to stop autoboot:  0
> 
> Signed-off-by: Peng Fan <peng.fan@nxp.com>
> ---
>  arch/arm/dts/Makefile                    |    3 +-
>  arch/arm/dts/imx8mm-evk.dts              |    6 +-
>  arch/arm/dts/imx8mn-ddr4-evk-u-boot.dtsi |   92 +++
>  arch/arm/dts/imx8mn-ddr4-evk.dts         |  221 ++++++
>  arch/arm/mach-imx/imx8m/Kconfig          |    7 +
>  board/freescale/imx8mn_evk/Kconfig       |   14 +
>  board/freescale/imx8mn_evk/MAINTAINERS   |    6 +
>  board/freescale/imx8mn_evk/Makefile      |   12 +
>  board/freescale/imx8mn_evk/ddr4_timing.c | 1213
> ++++++++++++++++++++++++++++++
> board/freescale/imx8mn_evk/imx8mn_evk.c  |   85 +++
> board/freescale/imx8mn_evk/spl.c         |   90 +++
> configs/imx8mn_ddr4_evk_defconfig        |   53 ++
> include/configs/imx8mn_evk.h             |  198 +++++ 13 files
> changed, 1996 insertions(+), 4 deletions(-) create mode 100644
> arch/arm/dts/imx8mn-ddr4-evk-u-boot.dtsi create mode 100644
> arch/arm/dts/imx8mn-ddr4-evk.dts create mode 100644
> board/freescale/imx8mn_evk/Kconfig create mode 100644
> board/freescale/imx8mn_evk/MAINTAINERS create mode 100644
> board/freescale/imx8mn_evk/Makefile create mode 100644
> board/freescale/imx8mn_evk/ddr4_timing.c create mode 100644
> board/freescale/imx8mn_evk/imx8mn_evk.c create mode 100644
> board/freescale/imx8mn_evk/spl.c create mode 100644
> configs/imx8mn_ddr4_evk_defconfig create mode 100644
> include/configs/imx8mn_evk.h
> 
> diff --git a/arch/arm/dts/Makefile b/arch/arm/dts/Makefile
> index 8b7822cd99..e262880b79 100644
> --- a/arch/arm/dts/Makefile
> +++ b/arch/arm/dts/Makefile
> @@ -617,7 +617,8 @@ dtb-$(CONFIG_ARCH_IMX8) += \
>  	fsl-imx8qxp-mek.dtb
>  
>  dtb-$(CONFIG_ARCH_IMX8M) += fsl-imx8mq-evk.dtb \
> -	imx8mm-evk.dtb
> +	imx8mm-evk.dtb \
> +	imx8mn-ddr4-evk.dtb
>  
>  dtb-$(CONFIG_RCAR_GEN2) += \
>  	r8a7790-lager-u-boot.dtb \
> diff --git a/arch/arm/dts/imx8mm-evk.dts b/arch/arm/dts/imx8mm-evk.dts
> index 2d5d89475b..1e8b10a965 100644
> --- a/arch/arm/dts/imx8mm-evk.dts
> +++ b/arch/arm/dts/imx8mm-evk.dts
> @@ -191,7 +191,7 @@
>  			MX8MM_IOMUXC_NAND_CE2_B_USDHC3_DATA5
> 0x1d0 MX8MM_IOMUXC_NAND_CE3_B_USDHC3_DATA6		0x1d0
>  			MX8MM_IOMUXC_NAND_CLE_USDHC3_DATA7
> 0x1d0
> -			MX8MM_IOMUXC_NAND_CE1_B_USDHC3_STROBE
> 		0x190
> +
> MX8MM_IOMUXC_NAND_CE1_B_USDHC3_STROBE		0x190

Those changes looks identical. Why do you need to change those lines?
(Wrong formatting) ?

>  		>;  
>  	};
>  
> @@ -207,7 +207,7 @@
>  			MX8MM_IOMUXC_NAND_CE2_B_USDHC3_DATA5
> 0x1d4 MX8MM_IOMUXC_NAND_CE3_B_USDHC3_DATA6		0x1d4
>  			MX8MM_IOMUXC_NAND_CLE_USDHC3_DATA7
> 0x1d4
> -			MX8MM_IOMUXC_NAND_CE1_B_USDHC3_STROBE
> 		0x194
> +
> MX8MM_IOMUXC_NAND_CE1_B_USDHC3_STROBE		0x194
>  		>;  
>  	};
>  
> @@ -223,7 +223,7 @@
>  			MX8MM_IOMUXC_NAND_CE2_B_USDHC3_DATA5
> 0x1d6 MX8MM_IOMUXC_NAND_CE3_B_USDHC3_DATA6		0x1d6
>  			MX8MM_IOMUXC_NAND_CLE_USDHC3_DATA7
> 0x1d6
> -			MX8MM_IOMUXC_NAND_CE1_B_USDHC3_STROBE
> 		0x196
> +
> MX8MM_IOMUXC_NAND_CE1_B_USDHC3_STROBE		0x196
>  		>;  
>  	};
>  
> diff --git a/arch/arm/dts/imx8mn-ddr4-evk-u-boot.dtsi
> b/arch/arm/dts/imx8mn-ddr4-evk-u-boot.dtsi new file mode 100644
> index 0000000000..8d61597e0c
> --- /dev/null
> +++ b/arch/arm/dts/imx8mn-ddr4-evk-u-boot.dtsi
> @@ -0,0 +1,92 @@
> +// SPDX-License-Identifier: GPL-2.0+
> +/*
> + * Copyright 2019 NXP
> + */
> +
> +&{/soc at 0} {
> +	u-boot,dm-pre-reloc;
> +	u-boot,dm-spl;
> +};
> +
> +&clk {
> +	u-boot,dm-spl;
> +	u-boot,dm-pre-reloc;
> +};
> +
> +&osc_24m {
> +	u-boot,dm-spl;
> +	u-boot,dm-pre-reloc;
> +};
> +
> +&aips1 {
> +	u-boot,dm-spl;
> +	u-boot,dm-pre-reloc;
> +};
> +
> +&aips2 {
> +	u-boot,dm-spl;
> +};
> +
> +&aips3 {
> +	u-boot,dm-spl;
> +};
> +
> +&iomuxc {
> +	u-boot,dm-spl;
> +};
> +
> +&pinctrl_reg_usdhc2_vmmc {
> +	u-boot,dm-spl;
> +};
> +
> +&pinctrl_uart2 {
> +	u-boot,dm-spl;
> +};
> +
> +&pinctrl_usdhc2_gpio {
> +	u-boot,dm-spl;
> +};
> +
> +&pinctrl_usdhc2 {
> +	u-boot,dm-spl;
> +};
> +
> +&pinctrl_usdhc3 {
> +	u-boot,dm-spl;
> +};
> +
> +&gpio1 {
> +	u-boot,dm-spl;
> +};
> +
> +&gpio2 {
> +	u-boot,dm-spl;
> +};
> +
> +&gpio3 {
> +	u-boot,dm-spl;
> +};
> +
> +&gpio4 {
> +	u-boot,dm-spl;
> +};
> +
> +&gpio5 {
> +	u-boot,dm-spl;
> +};
> +
> +&uart2 {
> +	u-boot,dm-spl;
> +};
> +
> +&usdhc1 {
> +	u-boot,dm-spl;
> +};
> +
> +&usdhc2 {
> +	u-boot,dm-spl;
> +};
> +
> +&usdhc3 {
> +	u-boot,dm-spl;
> +};

> diff --git a/arch/arm/dts/imx8mn-ddr4-evk.dts
> b/arch/arm/dts/imx8mn-ddr4-evk.dts new file mode 100644
> index 0000000000..9b2c1727a8
> --- /dev/null
> +++ b/arch/arm/dts/imx8mn-ddr4-evk.dts

DTS files shall be added in a separate commit, to avoid one very large
one when you add the board.

> @@ -0,0 +1,221 @@
> +// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
> +/*
> + * Copyright 2019 NXP
> + */
> +
> +/dts-v1/;
> +
> +#include "imx8mn.dtsi"
> +
> +/ {
> +	model = "NXP i.MX8MNano DDR4 EVK board";
> +	compatible = "fsl,imx8mn-ddr4-evk", "fsl,imx8mn";
> +
> +	chosen {
> +		stdout-path = &uart2;
> +	};
> +
> +	reg_usdhc2_vmmc: regulator-usdhc2 {
> +		compatible = "regulator-fixed";
> +		pinctrl-names = "default";
> +		pinctrl-0 = <&pinctrl_reg_usdhc2_vmmc>;
> +		regulator-name = "VSD_3V3";
> +		regulator-min-microvolt = <3300000>;
> +		regulator-max-microvolt = <3300000>;
> +		gpio = <&gpio2 19 GPIO_ACTIVE_HIGH>;
> +		enable-active-high;
> +	};
> +};
> +
> +&iomuxc {
> +	pinctrl-names = "default";
> +
> +	pinctrl_fec1: fec1grp {
> +		fsl,pins = <
> +
> MX8MN_IOMUXC_ENET_MDC_ENET1_MDC		0x3
> +			MX8MN_IOMUXC_ENET_MDIO_ENET1_MDIO	0x3
> +			MX8MN_IOMUXC_ENET_TD3_ENET1_RGMII_TD3
> 0x1f
> +			MX8MN_IOMUXC_ENET_TD2_ENET1_RGMII_TD2
> 0x1f
> +			MX8MN_IOMUXC_ENET_TD1_ENET1_RGMII_TD1
> 0x1f
> +			MX8MN_IOMUXC_ENET_TD0_ENET1_RGMII_TD0
> 0x1f
> +			MX8MN_IOMUXC_ENET_RD3_ENET1_RGMII_RD3
> 0x91
> +			MX8MN_IOMUXC_ENET_RD2_ENET1_RGMII_RD2
> 0x91
> +			MX8MN_IOMUXC_ENET_RD1_ENET1_RGMII_RD1
> 0x91
> +			MX8MN_IOMUXC_ENET_RD0_ENET1_RGMII_RD0
> 0x91
> +			MX8MN_IOMUXC_ENET_TXC_ENET1_RGMII_TXC
> 0x1f
> +			MX8MN_IOMUXC_ENET_RXC_ENET1_RGMII_RXC
> 0x91
> +
> MX8MN_IOMUXC_ENET_RX_CTL_ENET1_RGMII_RX_CTL	0x91
> +
> MX8MN_IOMUXC_ENET_TX_CTL_ENET1_RGMII_TX_CTL	0x1f
> +			MX8MN_IOMUXC_SAI2_RXC_GPIO4_IO22	0x19
> +		>;
> +	};
> +
> +	pinctrl_reg_usdhc2_vmmc: regusdhc2vmmc {
> +		fsl,pins = <
> +			MX8MN_IOMUXC_SD2_RESET_B_GPIO2_IO19
> 0x41
> +		>;
> +	};
> +
> +	pinctrl_uart2: uart2grp {
> +		fsl,pins = <
> +			MX8MN_IOMUXC_UART2_RXD_UART2_DCE_RX
> 0x140
> +			MX8MN_IOMUXC_UART2_TXD_UART2_DCE_TX
> 0x140
> +		>;
> +	};
> +
> +	pinctrl_usdhc2_gpio: usdhc2grpgpio {
> +		fsl,pins = <
> +			MX8MN_IOMUXC_GPIO1_IO15_GPIO1_IO15
> 0x1c4
> +		>;
> +	};
> +
> +	pinctrl_usdhc2: usdhc2grp {
> +		fsl,pins = <
> +
> MX8MN_IOMUXC_SD2_CLK_USDHC2_CLK		0x190
> +
> MX8MN_IOMUXC_SD2_CMD_USDHC2_CMD		0x1d0
> +			MX8MN_IOMUXC_SD2_DATA0_USDHC2_DATA0
> 0x1d0
> +			MX8MN_IOMUXC_SD2_DATA1_USDHC2_DATA1
> 0x1d0
> +			MX8MN_IOMUXC_SD2_DATA2_USDHC2_DATA2
> 0x1d0
> +			MX8MN_IOMUXC_SD2_DATA3_USDHC2_DATA3
> 0x1d0
> +
> MX8MN_IOMUXC_GPIO1_IO04_USDHC2_VSELECT	0x1d0
> +		>;
> +	};
> +
> +	pinctrl_usdhc2_100mhz: usdhc2grp100mhz {
> +		fsl,pins = <
> +
> MX8MN_IOMUXC_SD2_CLK_USDHC2_CLK		0x194
> +
> MX8MN_IOMUXC_SD2_CMD_USDHC2_CMD		0x1d4
> +			MX8MN_IOMUXC_SD2_DATA0_USDHC2_DATA0
> 0x1d4
> +			MX8MN_IOMUXC_SD2_DATA1_USDHC2_DATA1
> 0x1d4
> +			MX8MN_IOMUXC_SD2_DATA2_USDHC2_DATA2
> 0x1d4
> +			MX8MN_IOMUXC_SD2_DATA3_USDHC2_DATA3
> 0x1d4
> +
> MX8MN_IOMUXC_GPIO1_IO04_USDHC2_VSELECT	0x1d0
> +		>;
> +	};
> +
> +	pinctrl_usdhc2_200mhz: usdhc2grp200mhz {
> +		fsl,pins = <
> +
> MX8MN_IOMUXC_SD2_CLK_USDHC2_CLK		0x196
> +
> MX8MN_IOMUXC_SD2_CMD_USDHC2_CMD		0x1d6
> +			MX8MN_IOMUXC_SD2_DATA0_USDHC2_DATA0
> 0x1d6
> +			MX8MN_IOMUXC_SD2_DATA1_USDHC2_DATA1
> 0x1d6
> +			MX8MN_IOMUXC_SD2_DATA2_USDHC2_DATA2
> 0x1d6
> +			MX8MN_IOMUXC_SD2_DATA3_USDHC2_DATA3
> 0x1d6
> +
> MX8MN_IOMUXC_GPIO1_IO04_USDHC2_VSELECT	0x1d0
> +		>;
> +	};
> +
> +	pinctrl_usdhc3: usdhc3grp {
> +		fsl,pins = <
> +
> MX8MN_IOMUXC_NAND_WE_B_USDHC3_CLK		0x40000190
> +
> MX8MN_IOMUXC_NAND_WP_B_USDHC3_CMD		0x1d0
> +
> MX8MN_IOMUXC_NAND_DATA04_USDHC3_DATA0		0x1d0
> +
> MX8MN_IOMUXC_NAND_DATA05_USDHC3_DATA1		0x1d0
> +
> MX8MN_IOMUXC_NAND_DATA06_USDHC3_DATA2		0x1d0
> +
> MX8MN_IOMUXC_NAND_DATA07_USDHC3_DATA3		0x1d0
> +
> MX8MN_IOMUXC_NAND_RE_B_USDHC3_DATA4		0x1d0
> +
> MX8MN_IOMUXC_NAND_CE2_B_USDHC3_DATA5		0x1d0
> +
> MX8MN_IOMUXC_NAND_CE3_B_USDHC3_DATA6		0x1d0
> +
> MX8MN_IOMUXC_NAND_CLE_USDHC3_DATA7		0x1d0
> +
> MX8MN_IOMUXC_NAND_CE1_B_USDHC3_STROBE		0x190
> +		>;
> +	};
> +
> +	pinctrl_usdhc3_100mhz: usdhc3grp100mhz {
> +		fsl,pins = <
> +
> MX8MN_IOMUXC_NAND_WE_B_USDHC3_CLK		0x40000194
> +
> MX8MN_IOMUXC_NAND_WP_B_USDHC3_CMD		0x1d4
> +
> MX8MN_IOMUXC_NAND_DATA04_USDHC3_DATA0		0x1d4
> +
> MX8MN_IOMUXC_NAND_DATA05_USDHC3_DATA1		0x1d4
> +
> MX8MN_IOMUXC_NAND_DATA06_USDHC3_DATA2		0x1d4
> +
> MX8MN_IOMUXC_NAND_DATA07_USDHC3_DATA3		0x1d4
> +
> MX8MN_IOMUXC_NAND_RE_B_USDHC3_DATA4		0x1d4
> +
> MX8MN_IOMUXC_NAND_CE2_B_USDHC3_DATA5		0x1d4
> +
> MX8MN_IOMUXC_NAND_CE3_B_USDHC3_DATA6		0x1d4
> +
> MX8MN_IOMUXC_NAND_CLE_USDHC3_DATA7		0x1d4
> +
> MX8MN_IOMUXC_NAND_CE1_B_USDHC3_STROBE		0x194
> +		>;
> +	};
> +
> +	pinctrl_usdhc3_200mhz: usdhc3grp200mhz {
> +		fsl,pins = <
> +
> MX8MN_IOMUXC_NAND_WE_B_USDHC3_CLK		0x40000196
> +
> MX8MN_IOMUXC_NAND_WP_B_USDHC3_CMD		0x1d6
> +
> MX8MN_IOMUXC_NAND_DATA04_USDHC3_DATA0		0x1d6
> +
> MX8MN_IOMUXC_NAND_DATA05_USDHC3_DATA1		0x1d6
> +
> MX8MN_IOMUXC_NAND_DATA06_USDHC3_DATA2		0x1d6
> +
> MX8MN_IOMUXC_NAND_DATA07_USDHC3_DATA3		0x1d6
> +
> MX8MN_IOMUXC_NAND_RE_B_USDHC3_DATA4		0x1d6
> +
> MX8MN_IOMUXC_NAND_CE2_B_USDHC3_DATA5		0x1d6
> +
> MX8MN_IOMUXC_NAND_CE3_B_USDHC3_DATA6		0x1d6
> +
> MX8MN_IOMUXC_NAND_CLE_USDHC3_DATA7		0x1d6
> +
> MX8MN_IOMUXC_NAND_CE1_B_USDHC3_STROBE		0x196
> +		>;
> +	};
> +
> +	pinctrl_wdog: wdoggrp {
> +		fsl,pins = <
> +
> MX8MN_IOMUXC_GPIO1_IO02_WDOG1_WDOG_B		0xc6
> +		>;
> +	};
> +};
> +
> +&fec1 {
> +	pinctrl-names = "default";
> +	pinctrl-0 = <&pinctrl_fec1>;
> +	phy-mode = "rgmii-id";
> +	phy-handle = <&ethphy0>;
> +	fsl,magic-packet;
> +	status = "okay";
> +
> +	mdio {
> +		#address-cells = <1>;
> +		#size-cells = <0>;
> +
> +		ethphy0: ethernet-phy at 0 {
> +			compatible = "ethernet-phy-ieee802.3-c22";
> +			reg = <0>;
> +			at803x,led-act-blind-workaround;
> +			at803x,eee-disabled;
> +			at803x,vddio-1p8v;
> +		};
> +	};
> +};
> +
> +&snvs_pwrkey {
> +	status = "okay";
> +};
> +
> +&uart2 { /* console */
> +	pinctrl-names = "default";
> +	pinctrl-0 = <&pinctrl_uart2>;
> +	status = "okay";
> +};
> +
> +&usdhc2 {
> +	pinctrl-names = "default", "state_100mhz", "state_200mhz";
> +	pinctrl-0 = <&pinctrl_usdhc2>, <&pinctrl_usdhc2_gpio>;
> +	pinctrl-1 = <&pinctrl_usdhc2_100mhz>, <&pinctrl_usdhc2_gpio>;
> +	pinctrl-2 = <&pinctrl_usdhc2_200mhz>, <&pinctrl_usdhc2_gpio>;
> +	cd-gpios = <&gpio1 15 GPIO_ACTIVE_LOW>;
> +	bus-width = <4>;
> +	vmmc-supply = <&reg_usdhc2_vmmc>;
> +	status = "okay";
> +};
> +
> +&usdhc3 {
> +	pinctrl-names = "default", "state_100mhz", "state_200mhz";
> +	pinctrl-0 = <&pinctrl_usdhc3>;
> +	pinctrl-1 = <&pinctrl_usdhc3_100mhz>;
> +	pinctrl-2 = <&pinctrl_usdhc3_200mhz>;
> +	bus-width = <8>;
> +	non-removable;
> +	status = "okay";
> +};
> +
> +&wdog1 {
> +	pinctrl-names = "default";
> +	pinctrl-0 = <&pinctrl_wdog>;
> +	fsl,ext-reset-output;
> +	status = "okay";
> +};
> diff --git a/arch/arm/mach-imx/imx8m/Kconfig
> b/arch/arm/mach-imx/imx8m/Kconfig index b0932f1647..eb4a73b3e2 100644
> --- a/arch/arm/mach-imx/imx8m/Kconfig
> +++ b/arch/arm/mach-imx/imx8m/Kconfig
> @@ -34,9 +34,16 @@ config TARGET_IMX8MM_EVK
>  	select SUPPORT_SPL
>  	select IMX8M_LPDDR4
>  
> +config TARGET_IMX8MN_EVK
> +	bool "imx8mn DDR4 EVK board"
> +	select IMX8MN
> +	select SUPPORT_SPL
> +	select IMX8M_DDR4
> +
>  endchoice
>  
>  source "board/freescale/imx8mq_evk/Kconfig"
>  source "board/freescale/imx8mm_evk/Kconfig"
> +source "board/freescale/imx8mn_evk/Kconfig"
>  
>  endif
> diff --git a/board/freescale/imx8mn_evk/Kconfig
> b/board/freescale/imx8mn_evk/Kconfig new file mode 100644
> index 0000000000..38ac846802
> --- /dev/null
> +++ b/board/freescale/imx8mn_evk/Kconfig
> @@ -0,0 +1,14 @@
> +if TARGET_IMX8MN_EVK
> +
> +config SYS_BOARD
> +	default "imx8mn_evk"
> +
> +config SYS_VENDOR
> +	default "freescale"
> +
> +config SYS_CONFIG_NAME
> +	default "imx8mn_evk"
> +
> +source "board/freescale/common/Kconfig"
> +
> +endif
> diff --git a/board/freescale/imx8mn_evk/MAINTAINERS
> b/board/freescale/imx8mn_evk/MAINTAINERS new file mode 100644
> index 0000000000..3b0653d3c8
> --- /dev/null
> +++ b/board/freescale/imx8mn_evk/MAINTAINERS
> @@ -0,0 +1,6 @@
> +i.MX8MM EVK BOARD
> +M:	Peng Fan <peng.fan@nxp.com>
> +S:	Maintained
> +F:	board/freescale/imx8mn_evk/
> +F:	include/configs/imx8mn_evk.h
> +F:	configs/imx8mn_ddr4_evk_defconfig
> diff --git a/board/freescale/imx8mn_evk/Makefile
> b/board/freescale/imx8mn_evk/Makefile new file mode 100644
> index 0000000000..9511a70c31
> --- /dev/null
> +++ b/board/freescale/imx8mn_evk/Makefile
> @@ -0,0 +1,12 @@
> +#
> +# Copyright 2018 NXP
> +#
> +# SPDX-License-Identifier:      GPL-2.0+
> +#
> +
> +obj-y += imx8mn_evk.o
> +
> +ifdef CONFIG_SPL_BUILD
> +obj-y += spl.o
> +obj-$(CONFIG_IMX8M_DDR4) += ddr4_timing.o
> +endif
> diff --git a/board/freescale/imx8mn_evk/ddr4_timing.c
> b/board/freescale/imx8mn_evk/ddr4_timing.c new file mode 100644
> index 0000000000..d83ea443af
> --- /dev/null
> +++ b/board/freescale/imx8mn_evk/ddr4_timing.c
> @@ -0,0 +1,1213 @@
> +// SPDX-License-Identifier: GPL-2.0+
> +/*
> + * Copyright 2019 NXP
> + *
> + * Generated code from MX8M_DDR_tool
> + * Align with uboot-imx_v2018.03_4.14.78_1.0.0_ga
> + */
> +
> +#include <linux/kernel.h>
> +#include <asm/arch/ddr.h>
> +
> +struct dram_cfg_param ddr_ddrc_cfg[] = {
> +	{0x3d400000, 0x81040010},
> +	{0x3d400030, 0x00000020},
> +	{0x3d400034, 0x00221306},
> +	{0x3d400050, 0x00210070},
> +	{0x3d400054, 0x00010008},
> +	{0x3d400060, 0x00000000},
> +	{0x3d400064, 0x0092014a},
> +	{0x3d4000c0, 0x00000000},
> +	{0x3d4000c4, 0x00001000},
> +	{0x3d4000d0, 0xc0030126},
> +	{0x3d4000d4, 0x00770000},
> +	{0x3d4000dc, 0x08340105},
> +	{0x3d4000e0, 0x00180200},
> +	{0x3d4000e4, 0x00110000},
> +	{0x3d4000e8, 0x02000740},
> +	{0x3d4000ec, 0x00000850},
> +	{0x3d4000f4, 0x00000ec7},
> +	{0x3d400100, 0x11122914},
> +	{0x3d400104, 0x0004051c},
> +	{0x3d400108, 0x0608050d},
> +	{0x3d40010c, 0x0000400c},
> +	{0x3d400110, 0x08030409},
> +	{0x3d400114, 0x06060403},
> +	{0x3d40011c, 0x00000606},
> +	{0x3d400120, 0x07070d0c},
> +	{0x3d400124, 0x0002040a},
> +	{0x3d40012c, 0x1809010e},
> +	{0x3d400130, 0x00000008},
> +	{0x3d40013c, 0x00000000},
> +	{0x3d400180, 0x01000040},
> +	{0x3d400184, 0x0000493e},
> +	{0x3d400190, 0x038b8207},
> +	{0x3d400194, 0x02020303},
> +	{0x3d400198, 0x07f04011},
> +	{0x3d40019c, 0x000000b0},
> +	{0x3d4001a0, 0xe0400018},
> +	{0x3d4001a4, 0x0048005a},
> +	{0x3d4001a8, 0x80000000},
> +	{0x3d4001b0, 0x00000001},
> +	{0x3d4001b4, 0x00000b07},
> +	{0x3d4001b8, 0x00000004},
> +	{0x3d4001c0, 0x00000001},
> +	{0x3d4001c4, 0x00000000},
> +	{0x3d400240, 0x06000610},
> +	{0x3d400244, 0x00001323},
> +	{0x3d400200, 0x00003f1f},
> +	{0x3d400204, 0x003f0909},
> +	{0x3d400208, 0x01010100},
> +	{0x3d40020c, 0x01010101},
> +	{0x3d400210, 0x00001f1f},
> +	{0x3d400214, 0x07070707},
> +	{0x3d400218, 0x07070707},
> +	{0x3d40021c, 0x00000f07},
> +	{0x3d400220, 0x00003f01},
> +	{0x3d402050, 0x00210070},
> +	{0x3d402064, 0x00180037},
> +	{0x3d4020dc, 0x00000105},
> +	{0x3d4020e0, 0x00000000},
> +	{0x3d4020e8, 0x02000740},
> +	{0x3d4020ec, 0x00000050},
> +	{0x3d402100, 0x08030604},
> +	{0x3d402104, 0x00020205},
> +	{0x3d402108, 0x05050309},
> +	{0x3d40210c, 0x0000400c},
> +	{0x3d402110, 0x02030202},
> +	{0x3d402114, 0x03030202},
> +	{0x3d402118, 0x0a070008},
> +	{0x3d40211c, 0x00000d09},
> +	{0x3d402120, 0x08084b09},
> +	{0x3d402124, 0x00020308},
> +	{0x3d402128, 0x000f0d06},
> +	{0x3d40212c, 0x12060111},
> +	{0x3d402130, 0x00000008},
> +	{0x3d40213c, 0x00000000},
> +	{0x3d402180, 0x01000040},
> +	{0x3d402190, 0x03848204},
> +	{0x3d402194, 0x02020303},
> +	{0x3d4021b4, 0x00000404},
> +	{0x3d4021b8, 0x00000004},
> +	{0x3d402240, 0x07000600},
> +	{0x3d403050, 0x00210070},
> +	{0x3d403064, 0x0006000d},
> +	{0x3d4030dc, 0x00000105},
> +	{0x3d4030e0, 0x00000000},
> +	{0x3d4030e8, 0x02000740},
> +	{0x3d4030ec, 0x00000050},
> +	{0x3d403100, 0x07010101},
> +	{0x3d403104, 0x00020202},
> +	{0x3d403108, 0x05050309},
> +	{0x3d40310c, 0x0000400c},
> +	{0x3d403110, 0x01030201},
> +	{0x3d403114, 0x03030202},
> +	{0x3d40311c, 0x00000303},
> +	{0x3d403120, 0x02020d02},
> +	{0x3d403124, 0x00020208},
> +	{0x3d403128, 0x000f0d06},
> +	{0x3d40312c, 0x0e02010e},
> +	{0x3d403130, 0x00000008},
> +	{0x3d40313c, 0x00000000},
> +	{0x3d403180, 0x01000040},
> +	{0x3d403190, 0x03848204},
> +	{0x3d403194, 0x02020303},
> +	{0x3d4031b4, 0x00000404},
> +	{0x3d4031b8, 0x00000004},
> +	{0x3d403240, 0x07000600},
> +
> +	/* performance setting */
> +	{ 0x3d400250, 0x00001f05 },
> +	{ 0x3d400254, 0x1f },
> +	{ 0x3d400264, 0x900003ff },
> +	{ 0x3d40026c, 0x200003ff },
> +	{ 0x3d400494, 0x01000e00 },
> +	{ 0x3d400498, 0x03ff0000 },
> +	{ 0x3d40049c, 0x01000e00 },
> +	{ 0x3d4004a0, 0x03ff0000 },
> +};

Isn't there auto training code for i.MX8 as it is for i.MX6Q?

For example: 
https://gitlab.denx.de/u-boot/u-boot/blob/master/arch/arm/mach-imx/mx6/ddr.c
https://gitlab.denx.de/u-boot/u-boot/blob/master/arch/arm/mach-imx/ddrmc-vf610-calibration.c


> +
> +/* PHY Initialize Configuration */
> +struct dram_cfg_param ddr_ddrphy_cfg[] = {
> +	{0x0001005f, 0x000002fd},
> +	{0x0001015f, 0x000002fd},
> +	{0x0001105f, 0x000002fd},
> +	{0x0001115f, 0x000002fd},
> +	{0x0011005f, 0x000002fd},
> +	{0x0011015f, 0x000002fd},
> +	{0x0011105f, 0x000002fd},
> +	{0x0011115f, 0x000002fd},
> +	{0x0021005f, 0x000002fd},
> +	{0x0021015f, 0x000002fd},
> +	{0x0021105f, 0x000002fd},
> +	{0x0021115f, 0x000002fd},
> +	{0x00000055, 0x00000355},
> +	{0x00001055, 0x00000355},
> +	{0x00002055, 0x00000355},
> +	{0x00003055, 0x00000355},
> +	{0x00004055, 0x00000055},
> +	{0x00005055, 0x00000055},
> +	{0x00006055, 0x00000355},
> +	{0x00007055, 0x00000355},
> +	{0x00008055, 0x00000355},
> +	{0x00009055, 0x00000355},
> +	{0x000200c5, 0x0000000a},
> +	{0x001200c5, 0x00000007},
> +	{0x002200c5, 0x00000007},
> +	{0x0002002e, 0x00000002},
> +	{0x0012002e, 0x00000002},
> +	{0x0022002e, 0x00000002},
> +	{0x00020024, 0x00000008},
> +	{0x0002003a, 0x00000002},
> +	{0x0002007d, 0x00000212},
> +	{0x0002007c, 0x00000061},
> +	{0x00120024, 0x00000008},
> +	{0x0002003a, 0x00000002},
> +	{0x0012007d, 0x00000212},
> +	{0x0012007c, 0x00000061},
> +	{0x00220024, 0x00000008},
> +	{0x0002003a, 0x00000002},
> +	{0x0022007d, 0x00000212},
> +	{0x0022007c, 0x00000061},
> +	{0x00020056, 0x00000006},
> +	{0x00120056, 0x0000000a},
> +	{0x00220056, 0x0000000a},
> +	{0x0001004d, 0x0000001a},
> +	{0x0001014d, 0x0000001a},
> +	{0x0001104d, 0x0000001a},
> +	{0x0001114d, 0x0000001a},
> +	{0x0011004d, 0x0000001a},
> +	{0x0011014d, 0x0000001a},
> +	{0x0011104d, 0x0000001a},
> +	{0x0011114d, 0x0000001a},
> +	{0x0021004d, 0x0000001a},
> +	{0x0021014d, 0x0000001a},
> +	{0x0021104d, 0x0000001a},
> +	{0x0021114d, 0x0000001a},
> +	{0x00010049, 0x00000e38},
> +	{0x00010149, 0x00000e38},
> +	{0x00011049, 0x00000e38},
> +	{0x00011149, 0x00000e38},
> +	{0x00110049, 0x00000e38},
> +	{0x00110149, 0x00000e38},
> +	{0x00111049, 0x00000e38},
> +	{0x00111149, 0x00000e38},
> +	{0x00210049, 0x00000e38},
> +	{0x00210149, 0x00000e38},
> +	{0x00211049, 0x00000e38},
> +	{0x00211149, 0x00000e38},
> +	{0x00000043, 0x00000063},
> +	{0x00001043, 0x00000063},
> +	{0x00002043, 0x00000063},
> +	{0x00003043, 0x00000063},
> +	{0x00004043, 0x00000063},
> +	{0x00005043, 0x00000063},
> +	{0x00006043, 0x00000063},
> +	{0x00007043, 0x00000063},
> +	{0x00008043, 0x00000063},
> +	{0x00009043, 0x00000063},
> +	{0x00020018, 0x00000001},
> +	{0x00020075, 0x00000002},
> +	{0x00020050, 0x00000000},
> +	{0x00020008, 0x00000258},
> +	{0x00120008, 0x00000064},
> +	{0x00220008, 0x00000019},
> +	{0x00020088, 0x00000009},
> +	{0x000200b2, 0x00000268},
> +	{0x00010043, 0x000005b1},
> +	{0x00010143, 0x000005b1},
> +	{0x00011043, 0x000005b1},
> +	{0x00011143, 0x000005b1},
> +	{0x001200b2, 0x00000268},
> +	{0x00110043, 0x000005b1},
> +	{0x00110143, 0x000005b1},
> +	{0x00111043, 0x000005b1},
> +	{0x00111143, 0x000005b1},
> +	{0x002200b2, 0x00000268},
> +	{0x00210043, 0x000005b1},
> +	{0x00210143, 0x000005b1},
> +	{0x00211043, 0x000005b1},
> +	{0x00211143, 0x000005b1},
> +	{0x0002005b, 0x00007529},
> +	{0x0002005c, 0x00000000},
> +	{0x000200fa, 0x00000001},
> +	{0x001200fa, 0x00000001},
> +	{0x002200fa, 0x00000001},
> +	{0x00020019, 0x00000005},
> +	{0x00120019, 0x00000005},
> +	{0x00220019, 0x00000005},
> +	{0x000200f0, 0x00005665},
> +	{0x000200f1, 0x00005555},
> +	{0x000200f2, 0x00005555},
> +	{0x000200f3, 0x00005555},
> +	{0x000200f4, 0x00005555},
> +	{0x000200f5, 0x00005555},
> +	{0x000200f6, 0x00005555},
> +	{0x000200f7, 0x0000f000},
> +	{0x0001004a, 0x00000500},
> +	{0x0001104a, 0x00000500},
> +	{0x00020025, 0x00000000},
> +	{0x0002002d, 0x00000000},
> +	{0x0012002d, 0x00000000},
> +	{0x0022002d, 0x00000000},
> +	{0x0002002c, 0x00000000},
> +	{0x000200c7, 0x00000021},
> +	{0x000200ca, 0x00000024},
> +	{0x000200cc, 0x000001f7},
> +	{0x001200c7, 0x00000021},
> +	{0x001200ca, 0x00000024},
> +	{0x001200cc, 0x000001f7},
> +	{0x002200c7, 0x00000021},
> +	{0x002200ca, 0x00000024},
> +	{0x002200cc, 0x000001f7},
> +};
> +
> +/* ddr phy trained csr */
> +struct dram_cfg_param ddr_ddrphy_trained_csr[] = {
> +	{0x0200b2, 0x0},
> +	{0x1200b2, 0x0},
> +	{0x2200b2, 0x0},
> +	{0x0200cb, 0x0},
> +	{0x010043, 0x0},
> +	{0x110043, 0x0},
> +	{0x210043, 0x0},
> +	{0x010143, 0x0},
> +	{0x110143, 0x0},
> +	{0x210143, 0x0},
> +	{0x011043, 0x0},
> +	{0x111043, 0x0},
> +	{0x211043, 0x0},
> +	{0x011143, 0x0},
> +	{0x111143, 0x0},
> +	{0x211143, 0x0},
> +	{0x000080, 0x0},
> +	{0x100080, 0x0},
> +	{0x200080, 0x0},
> +	{0x001080, 0x0},
> +	{0x101080, 0x0},
> +	{0x201080, 0x0},
> +	{0x002080, 0x0},
> +	{0x102080, 0x0},
> +	{0x202080, 0x0},
> +	{0x003080, 0x0},
> +	{0x103080, 0x0},
> +	{0x203080, 0x0},
> +	{0x004080, 0x0},
> +	{0x104080, 0x0},
> +	{0x204080, 0x0},
> +	{0x005080, 0x0},
> +	{0x105080, 0x0},
> +	{0x205080, 0x0},
> +	{0x006080, 0x0},
> +	{0x106080, 0x0},
> +	{0x206080, 0x0},
> +	{0x007080, 0x0},
> +	{0x107080, 0x0},
> +	{0x207080, 0x0},
> +	{0x008080, 0x0},
> +	{0x108080, 0x0},
> +	{0x208080, 0x0},
> +	{0x009080, 0x0},
> +	{0x109080, 0x0},
> +	{0x209080, 0x0},
> +	{0x010080, 0x0},
> +	{0x110080, 0x0},
> +	{0x210080, 0x0},
> +	{0x010180, 0x0},
> +	{0x110180, 0x0},
> +	{0x210180, 0x0},
> +	{0x010081, 0x0},
> +	{0x110081, 0x0},
> +	{0x210081, 0x0},
> +	{0x010181, 0x0},
> +	{0x110181, 0x0},
> +	{0x210181, 0x0},
> +	{0x010082, 0x0},
> +	{0x110082, 0x0},
> +	{0x210082, 0x0},
> +	{0x010182, 0x0},
> +	{0x110182, 0x0},
> +	{0x210182, 0x0},
> +	{0x010083, 0x0},
> +	{0x110083, 0x0},
> +	{0x210083, 0x0},
> +	{0x010183, 0x0},
> +	{0x110183, 0x0},
> +	{0x210183, 0x0},
> +	{0x011080, 0x0},
> +	{0x111080, 0x0},
> +	{0x211080, 0x0},
> +	{0x011180, 0x0},
> +	{0x111180, 0x0},
> +	{0x211180, 0x0},
> +	{0x011081, 0x0},
> +	{0x111081, 0x0},
> +	{0x211081, 0x0},
> +	{0x011181, 0x0},
> +	{0x111181, 0x0},
> +	{0x211181, 0x0},
> +	{0x011082, 0x0},
> +	{0x111082, 0x0},
> +	{0x211082, 0x0},
> +	{0x011182, 0x0},
> +	{0x111182, 0x0},
> +	{0x211182, 0x0},
> +	{0x011083, 0x0},
> +	{0x111083, 0x0},
> +	{0x211083, 0x0},
> +	{0x011183, 0x0},
> +	{0x111183, 0x0},
> +	{0x211183, 0x0},
> +	{0x0100d0, 0x0},
> +	{0x1100d0, 0x0},
> +	{0x2100d0, 0x0},
> +	{0x0101d0, 0x0},
> +	{0x1101d0, 0x0},
> +	{0x2101d0, 0x0},
> +	{0x0100d1, 0x0},
> +	{0x1100d1, 0x0},
> +	{0x2100d1, 0x0},
> +	{0x0101d1, 0x0},
> +	{0x1101d1, 0x0},
> +	{0x2101d1, 0x0},
> +	{0x0100d2, 0x0},
> +	{0x1100d2, 0x0},
> +	{0x2100d2, 0x0},
> +	{0x0101d2, 0x0},
> +	{0x1101d2, 0x0},
> +	{0x2101d2, 0x0},
> +	{0x0100d3, 0x0},
> +	{0x1100d3, 0x0},
> +	{0x2100d3, 0x0},
> +	{0x0101d3, 0x0},
> +	{0x1101d3, 0x0},
> +	{0x2101d3, 0x0},
> +	{0x0110d0, 0x0},
> +	{0x1110d0, 0x0},
> +	{0x2110d0, 0x0},
> +	{0x0111d0, 0x0},
> +	{0x1111d0, 0x0},
> +	{0x2111d0, 0x0},
> +	{0x0110d1, 0x0},
> +	{0x1110d1, 0x0},
> +	{0x2110d1, 0x0},
> +	{0x0111d1, 0x0},
> +	{0x1111d1, 0x0},
> +	{0x2111d1, 0x0},
> +	{0x0110d2, 0x0},
> +	{0x1110d2, 0x0},
> +	{0x2110d2, 0x0},
> +	{0x0111d2, 0x0},
> +	{0x1111d2, 0x0},
> +	{0x2111d2, 0x0},
> +	{0x0110d3, 0x0},
> +	{0x1110d3, 0x0},
> +	{0x2110d3, 0x0},
> +	{0x0111d3, 0x0},
> +	{0x1111d3, 0x0},
> +	{0x2111d3, 0x0},
> +	{0x010068, 0x0},
> +	{0x010168, 0x0},
> +	{0x010268, 0x0},
> +	{0x010368, 0x0},
> +	{0x010468, 0x0},
> +	{0x010568, 0x0},
> +	{0x010668, 0x0},
> +	{0x010768, 0x0},
> +	{0x010868, 0x0},
> +	{0x010069, 0x0},
> +	{0x010169, 0x0},
> +	{0x010269, 0x0},
> +	{0x010369, 0x0},
> +	{0x010469, 0x0},
> +	{0x010569, 0x0},
> +	{0x010669, 0x0},
> +	{0x010769, 0x0},
> +	{0x010869, 0x0},
> +	{0x01006a, 0x0},
> +	{0x01016a, 0x0},
> +	{0x01026a, 0x0},
> +	{0x01036a, 0x0},
> +	{0x01046a, 0x0},
> +	{0x01056a, 0x0},
> +	{0x01066a, 0x0},
> +	{0x01076a, 0x0},
> +	{0x01086a, 0x0},
> +	{0x01006b, 0x0},
> +	{0x01016b, 0x0},
> +	{0x01026b, 0x0},
> +	{0x01036b, 0x0},
> +	{0x01046b, 0x0},
> +	{0x01056b, 0x0},
> +	{0x01066b, 0x0},
> +	{0x01076b, 0x0},
> +	{0x01086b, 0x0},
> +	{0x011068, 0x0},
> +	{0x011168, 0x0},
> +	{0x011268, 0x0},
> +	{0x011368, 0x0},
> +	{0x011468, 0x0},
> +	{0x011568, 0x0},
> +	{0x011668, 0x0},
> +	{0x011768, 0x0},
> +	{0x011868, 0x0},
> +	{0x011069, 0x0},
> +	{0x011169, 0x0},
> +	{0x011269, 0x0},
> +	{0x011369, 0x0},
> +	{0x011469, 0x0},
> +	{0x011569, 0x0},
> +	{0x011669, 0x0},
> +	{0x011769, 0x0},
> +	{0x011869, 0x0},
> +	{0x01106a, 0x0},
> +	{0x01116a, 0x0},
> +	{0x01126a, 0x0},
> +	{0x01136a, 0x0},
> +	{0x01146a, 0x0},
> +	{0x01156a, 0x0},
> +	{0x01166a, 0x0},
> +	{0x01176a, 0x0},
> +	{0x01186a, 0x0},
> +	{0x01106b, 0x0},
> +	{0x01116b, 0x0},
> +	{0x01126b, 0x0},
> +	{0x01136b, 0x0},
> +	{0x01146b, 0x0},
> +	{0x01156b, 0x0},
> +	{0x01166b, 0x0},
> +	{0x01176b, 0x0},
> +	{0x01186b, 0x0},
> +	{0x01008c, 0x0},
> +	{0x11008c, 0x0},
> +	{0x21008c, 0x0},
> +	{0x01018c, 0x0},
> +	{0x11018c, 0x0},
> +	{0x21018c, 0x0},
> +	{0x01008d, 0x0},
> +	{0x11008d, 0x0},
> +	{0x21008d, 0x0},
> +	{0x01018d, 0x0},
> +	{0x11018d, 0x0},
> +	{0x21018d, 0x0},
> +	{0x01008e, 0x0},
> +	{0x11008e, 0x0},
> +	{0x21008e, 0x0},
> +	{0x01018e, 0x0},
> +	{0x11018e, 0x0},
> +	{0x21018e, 0x0},
> +	{0x01008f, 0x0},
> +	{0x11008f, 0x0},
> +	{0x21008f, 0x0},
> +	{0x01018f, 0x0},
> +	{0x11018f, 0x0},
> +	{0x21018f, 0x0},
> +	{0x01108c, 0x0},
> +	{0x11108c, 0x0},
> +	{0x21108c, 0x0},
> +	{0x01118c, 0x0},
> +	{0x11118c, 0x0},
> +	{0x21118c, 0x0},
> +	{0x01108d, 0x0},
> +	{0x11108d, 0x0},
> +	{0x21108d, 0x0},
> +	{0x01118d, 0x0},
> +	{0x11118d, 0x0},
> +	{0x21118d, 0x0},
> +	{0x01108e, 0x0},
> +	{0x11108e, 0x0},
> +	{0x21108e, 0x0},
> +	{0x01118e, 0x0},
> +	{0x11118e, 0x0},
> +	{0x21118e, 0x0},
> +	{0x01108f, 0x0},
> +	{0x11108f, 0x0},
> +	{0x21108f, 0x0},
> +	{0x01118f, 0x0},
> +	{0x11118f, 0x0},
> +	{0x21118f, 0x0},
> +	{0x0100c0, 0x0},
> +	{0x1100c0, 0x0},
> +	{0x2100c0, 0x0},
> +	{0x0101c0, 0x0},
> +	{0x1101c0, 0x0},
> +	{0x2101c0, 0x0},
> +	{0x0102c0, 0x0},
> +	{0x1102c0, 0x0},
> +	{0x2102c0, 0x0},
> +	{0x0103c0, 0x0},
> +	{0x1103c0, 0x0},
> +	{0x2103c0, 0x0},
> +	{0x0104c0, 0x0},
> +	{0x1104c0, 0x0},
> +	{0x2104c0, 0x0},
> +	{0x0105c0, 0x0},
> +	{0x1105c0, 0x0},
> +	{0x2105c0, 0x0},
> +	{0x0106c0, 0x0},
> +	{0x1106c0, 0x0},
> +	{0x2106c0, 0x0},
> +	{0x0107c0, 0x0},
> +	{0x1107c0, 0x0},
> +	{0x2107c0, 0x0},
> +	{0x0108c0, 0x0},
> +	{0x1108c0, 0x0},
> +	{0x2108c0, 0x0},
> +	{0x0100c1, 0x0},
> +	{0x1100c1, 0x0},
> +	{0x2100c1, 0x0},
> +	{0x0101c1, 0x0},
> +	{0x1101c1, 0x0},
> +	{0x2101c1, 0x0},
> +	{0x0102c1, 0x0},
> +	{0x1102c1, 0x0},
> +	{0x2102c1, 0x0},
> +	{0x0103c1, 0x0},
> +	{0x1103c1, 0x0},
> +	{0x2103c1, 0x0},
> +	{0x0104c1, 0x0},
> +	{0x1104c1, 0x0},
> +	{0x2104c1, 0x0},
> +	{0x0105c1, 0x0},
> +	{0x1105c1, 0x0},
> +	{0x2105c1, 0x0},
> +	{0x0106c1, 0x0},
> +	{0x1106c1, 0x0},
> +	{0x2106c1, 0x0},
> +	{0x0107c1, 0x0},
> +	{0x1107c1, 0x0},
> +	{0x2107c1, 0x0},
> +	{0x0108c1, 0x0},
> +	{0x1108c1, 0x0},
> +	{0x2108c1, 0x0},
> +	{0x0100c2, 0x0},
> +	{0x1100c2, 0x0},
> +	{0x2100c2, 0x0},
> +	{0x0101c2, 0x0},
> +	{0x1101c2, 0x0},
> +	{0x2101c2, 0x0},
> +	{0x0102c2, 0x0},
> +	{0x1102c2, 0x0},
> +	{0x2102c2, 0x0},
> +	{0x0103c2, 0x0},
> +	{0x1103c2, 0x0},
> +	{0x2103c2, 0x0},
> +	{0x0104c2, 0x0},
> +	{0x1104c2, 0x0},
> +	{0x2104c2, 0x0},
> +	{0x0105c2, 0x0},
> +	{0x1105c2, 0x0},
> +	{0x2105c2, 0x0},
> +	{0x0106c2, 0x0},
> +	{0x1106c2, 0x0},
> +	{0x2106c2, 0x0},
> +	{0x0107c2, 0x0},
> +	{0x1107c2, 0x0},
> +	{0x2107c2, 0x0},
> +	{0x0108c2, 0x0},
> +	{0x1108c2, 0x0},
> +	{0x2108c2, 0x0},
> +	{0x0100c3, 0x0},
> +	{0x1100c3, 0x0},
> +	{0x2100c3, 0x0},
> +	{0x0101c3, 0x0},
> +	{0x1101c3, 0x0},
> +	{0x2101c3, 0x0},
> +	{0x0102c3, 0x0},
> +	{0x1102c3, 0x0},
> +	{0x2102c3, 0x0},
> +	{0x0103c3, 0x0},
> +	{0x1103c3, 0x0},
> +	{0x2103c3, 0x0},
> +	{0x0104c3, 0x0},
> +	{0x1104c3, 0x0},
> +	{0x2104c3, 0x0},
> +	{0x0105c3, 0x0},
> +	{0x1105c3, 0x0},
> +	{0x2105c3, 0x0},
> +	{0x0106c3, 0x0},
> +	{0x1106c3, 0x0},
> +	{0x2106c3, 0x0},
> +	{0x0107c3, 0x0},
> +	{0x1107c3, 0x0},
> +	{0x2107c3, 0x0},
> +	{0x0108c3, 0x0},
> +	{0x1108c3, 0x0},
> +	{0x2108c3, 0x0},
> +	{0x0110c0, 0x0},
> +	{0x1110c0, 0x0},
> +	{0x2110c0, 0x0},
> +	{0x0111c0, 0x0},
> +	{0x1111c0, 0x0},
> +	{0x2111c0, 0x0},
> +	{0x0112c0, 0x0},
> +	{0x1112c0, 0x0},
> +	{0x2112c0, 0x0},
> +	{0x0113c0, 0x0},
> +	{0x1113c0, 0x0},
> +	{0x2113c0, 0x0},
> +	{0x0114c0, 0x0},
> +	{0x1114c0, 0x0},
> +	{0x2114c0, 0x0},
> +	{0x0115c0, 0x0},
> +	{0x1115c0, 0x0},
> +	{0x2115c0, 0x0},
> +	{0x0116c0, 0x0},
> +	{0x1116c0, 0x0},
> +	{0x2116c0, 0x0},
> +	{0x0117c0, 0x0},
> +	{0x1117c0, 0x0},
> +	{0x2117c0, 0x0},
> +	{0x0118c0, 0x0},
> +	{0x1118c0, 0x0},
> +	{0x2118c0, 0x0},
> +	{0x0110c1, 0x0},
> +	{0x1110c1, 0x0},
> +	{0x2110c1, 0x0},
> +	{0x0111c1, 0x0},
> +	{0x1111c1, 0x0},
> +	{0x2111c1, 0x0},
> +	{0x0112c1, 0x0},
> +	{0x1112c1, 0x0},
> +	{0x2112c1, 0x0},
> +	{0x0113c1, 0x0},
> +	{0x1113c1, 0x0},
> +	{0x2113c1, 0x0},
> +	{0x0114c1, 0x0},
> +	{0x1114c1, 0x0},
> +	{0x2114c1, 0x0},
> +	{0x0115c1, 0x0},
> +	{0x1115c1, 0x0},
> +	{0x2115c1, 0x0},
> +	{0x0116c1, 0x0},
> +	{0x1116c1, 0x0},
> +	{0x2116c1, 0x0},
> +	{0x0117c1, 0x0},
> +	{0x1117c1, 0x0},
> +	{0x2117c1, 0x0},
> +	{0x0118c1, 0x0},
> +	{0x1118c1, 0x0},
> +	{0x2118c1, 0x0},
> +	{0x0110c2, 0x0},
> +	{0x1110c2, 0x0},
> +	{0x2110c2, 0x0},
> +	{0x0111c2, 0x0},
> +	{0x1111c2, 0x0},
> +	{0x2111c2, 0x0},
> +	{0x0112c2, 0x0},
> +	{0x1112c2, 0x0},
> +	{0x2112c2, 0x0},
> +	{0x0113c2, 0x0},
> +	{0x1113c2, 0x0},
> +	{0x2113c2, 0x0},
> +	{0x0114c2, 0x0},
> +	{0x1114c2, 0x0},
> +	{0x2114c2, 0x0},
> +	{0x0115c2, 0x0},
> +	{0x1115c2, 0x0},
> +	{0x2115c2, 0x0},
> +	{0x0116c2, 0x0},
> +	{0x1116c2, 0x0},
> +	{0x2116c2, 0x0},
> +	{0x0117c2, 0x0},
> +	{0x1117c2, 0x0},
> +	{0x2117c2, 0x0},
> +	{0x0118c2, 0x0},
> +	{0x1118c2, 0x0},
> +	{0x2118c2, 0x0},
> +	{0x0110c3, 0x0},
> +	{0x1110c3, 0x0},
> +	{0x2110c3, 0x0},
> +	{0x0111c3, 0x0},
> +	{0x1111c3, 0x0},
> +	{0x2111c3, 0x0},
> +	{0x0112c3, 0x0},
> +	{0x1112c3, 0x0},
> +	{0x2112c3, 0x0},
> +	{0x0113c3, 0x0},
> +	{0x1113c3, 0x0},
> +	{0x2113c3, 0x0},
> +	{0x0114c3, 0x0},
> +	{0x1114c3, 0x0},
> +	{0x2114c3, 0x0},
> +	{0x0115c3, 0x0},
> +	{0x1115c3, 0x0},
> +	{0x2115c3, 0x0},
> +	{0x0116c3, 0x0},
> +	{0x1116c3, 0x0},
> +	{0x2116c3, 0x0},
> +	{0x0117c3, 0x0},
> +	{0x1117c3, 0x0},
> +	{0x2117c3, 0x0},
> +	{0x0118c3, 0x0},
> +	{0x1118c3, 0x0},
> +	{0x2118c3, 0x0},
> +	{0x010020, 0x0},
> +	{0x110020, 0x0},
> +	{0x210020, 0x0},
> +	{0x011020, 0x0},
> +	{0x111020, 0x0},
> +	{0x211020, 0x0},
> +	{0x02007d, 0x0},
> +	{0x12007d, 0x0},
> +	{0x22007d, 0x0},
> +	{0x010040, 0x0},
> +	{0x010140, 0x0},
> +	{0x010240, 0x0},
> +	{0x010340, 0x0},
> +	{0x010440, 0x0},
> +	{0x010540, 0x0},
> +	{0x010640, 0x0},
> +	{0x010740, 0x0},
> +	{0x010840, 0x0},
> +	{0x010030, 0x0},
> +	{0x010130, 0x0},
> +	{0x010230, 0x0},
> +	{0x010330, 0x0},
> +	{0x010430, 0x0},
> +	{0x010530, 0x0},
> +	{0x010630, 0x0},
> +	{0x010730, 0x0},
> +	{0x010830, 0x0},
> +	{0x011040, 0x0},
> +	{0x011140, 0x0},
> +	{0x011240, 0x0},
> +	{0x011340, 0x0},
> +	{0x011440, 0x0},
> +	{0x011540, 0x0},
> +	{0x011640, 0x0},
> +	{0x011740, 0x0},
> +	{0x011840, 0x0},
> +	{0x011030, 0x0},
> +	{0x011130, 0x0},
> +	{0x011230, 0x0},
> +	{0x011330, 0x0},
> +	{0x011430, 0x0},
> +	{0x011530, 0x0},
> +	{0x011630, 0x0},
> +	{0x011730, 0x0},
> +	{0x011830, 0x0},
> +};
> +
> +/* P0 message block paremeter for training firmware */
> +struct dram_cfg_param ddr_fsp0_cfg[] = {
> +	{0x000d0000, 0x00000000},
> +	{0x00020060, 0x00000002},
> +	{0x00054000, 0x00000000},
> +	{0x00054001, 0x00000000},
> +	{0x00054002, 0x00000000},
> +	{0x00054003, 0x00000960},
> +	{0x00054004, 0x00000002},
> +	{0x00054005, 0x00000000},
> +	{0x00054006, 0x0000025e},
> +	{0x00054007, 0x00001000},
> +	{0x00054008, 0x00000101},
> +	{0x00054009, 0x00000000},
> +	{0x0005400a, 0x00000000},
> +	{0x0005400b, 0x0000031f},
> +	{0x0005400c, 0x000000c8},
> +	{0x0005400d, 0x00000100},
> +	{0x0005400e, 0x00000000},
> +	{0x0005400f, 0x00000000},
> +	{0x00054010, 0x00000000},
> +	{0x00054011, 0x00000000},
> +	{0x00054012, 0x00000001},
> +	{0x0005402f, 0x00000834},
> +	{0x00054030, 0x00000105},
> +	{0x00054031, 0x00000018},
> +	{0x00054032, 0x00000200},
> +	{0x00054033, 0x00000200},
> +	{0x00054034, 0x00000740},
> +	{0x00054035, 0x00000850},
> +	{0x00054036, 0x00000103},
> +	{0x00054037, 0x00000000},
> +	{0x00054038, 0x00000000},
> +	{0x00054039, 0x00000000},
> +	{0x0005403a, 0x00000000},
> +	{0x0005403b, 0x00000000},
> +	{0x0005403c, 0x00000000},
> +	{0x0005403d, 0x00000000},
> +	{0x0005403e, 0x00000000},
> +	{0x0005403f, 0x00001221},
> +	{0x000541fc, 0x00000100},
> +	{0x000d0000, 0x00000001},
> +};
> +
> +/* P1 message block paremeter for training firmware */
> +struct dram_cfg_param ddr_fsp1_cfg[] = {
> +	{0x000d0000, 0x00000000},
> +	{0x00054000, 0x00000000},
> +	{0x00054001, 0x00000000},
> +	{0x00054002, 0x00000101},
> +	{0x00054003, 0x00000190},
> +	{0x00054004, 0x00000002},
> +	{0x00054005, 0x00000000},
> +	{0x00054006, 0x0000025e},
> +	{0x00054007, 0x00001000},
> +	{0x00054008, 0x00000101},
> +	{0x00054009, 0x00000000},
> +	{0x0005400a, 0x00000000},
> +	{0x0005400b, 0x0000021f},
> +	{0x0005400c, 0x000000c8},
> +	{0x0005400d, 0x00000100},
> +	{0x0005400e, 0x00000000},
> +	{0x0005400f, 0x00000000},
> +	{0x00054010, 0x00000000},
> +	{0x00054011, 0x00000000},
> +	{0x00054012, 0x00000001},
> +	{0x0005402f, 0x00000000},
> +	{0x00054030, 0x00000105},
> +	{0x00054031, 0x00000000},
> +	{0x00054032, 0x00000000},
> +	{0x00054033, 0x00000200},
> +	{0x00054034, 0x00000740},
> +	{0x00054035, 0x00000050},
> +	{0x00054036, 0x00000103},
> +	{0x00054037, 0x00000000},
> +	{0x00054038, 0x00000000},
> +	{0x00054039, 0x00000000},
> +	{0x0005403a, 0x00000000},
> +	{0x0005403b, 0x00000000},
> +	{0x0005403c, 0x00000000},
> +	{0x0005403d, 0x00000000},
> +	{0x0005403e, 0x00000000},
> +	{0x0005403f, 0x00001221},
> +	{0x000541fc, 0x00000100},
> +	{0x000d0000, 0x00000001},
> +};
> +
> +/* P2 message block paremeter for training firmware */
> +struct dram_cfg_param ddr_fsp2_cfg[] = {
> +	{0x000d0000, 0x00000000},
> +	{0x00054000, 0x00000000},
> +	{0x00054001, 0x00000000},
> +	{0x00054002, 0x00000102},
> +	{0x00054003, 0x00000064},
> +	{0x00054004, 0x00000002},
> +	{0x00054005, 0x00000000},
> +	{0x00054006, 0x0000025e},
> +	{0x00054007, 0x00001000},
> +	{0x00054008, 0x00000101},
> +	{0x00054009, 0x00000000},
> +	{0x0005400a, 0x00000000},
> +	{0x0005400b, 0x0000021f},
> +	{0x0005400c, 0x000000c8},
> +	{0x0005400d, 0x00000100},
> +	{0x0005400e, 0x00000000},
> +	{0x0005400f, 0x00000000},
> +	{0x00054010, 0x00000000},
> +	{0x00054011, 0x00000000},
> +	{0x00054012, 0x00000001},
> +	{0x0005402f, 0x00000000},
> +	{0x00054030, 0x00000105},
> +	{0x00054031, 0x00000000},
> +	{0x00054032, 0x00000000},
> +	{0x00054033, 0x00000200},
> +	{0x00054034, 0x00000740},
> +	{0x00054035, 0x00000050},
> +	{0x00054036, 0x00000103},
> +	{0x00054037, 0x00000000},
> +	{0x00054038, 0x00000000},
> +	{0x00054039, 0x00000000},
> +	{0x0005403a, 0x00000000},
> +	{0x0005403b, 0x00000000},
> +	{0x0005403c, 0x00000000},
> +	{0x0005403d, 0x00000000},
> +	{0x0005403e, 0x00000000},
> +	{0x0005403f, 0x00001221},
> +	{0x000541fc, 0x00000100},
> +	{0x000d0000, 0x00000001},
> +};
> +
> +/* P0 2D message block paremeter for training firmware */
> +struct dram_cfg_param ddr_fsp0_2d_cfg[] = {
> +	{0x000d0000, 0x00000000},
> +	{0x00054000, 0x00000000},
> +	{0x00054001, 0x00000000},
> +	{0x00054002, 0x00000000},
> +	{0x00054003, 0x00000960},
> +	{0x00054004, 0x00000002},
> +	{0x00054005, 0x00000000},
> +	{0x00054006, 0x0000025e},
> +	{0x00054007, 0x00001000},
> +	{0x00054008, 0x00000101},
> +	{0x00054009, 0x00000000},
> +	{0x0005400a, 0x00000000},
> +	{0x0005400b, 0x00000061},
> +	{0x0005400c, 0x000000c8},
> +	{0x0005400d, 0x00000100},
> +	{0x0005400e, 0x00001f7f},
> +	{0x0005400f, 0x00000000},
> +	{0x00054010, 0x00000000},
> +	{0x00054011, 0x00000000},
> +	{0x00054012, 0x00000001},
> +	{0x0005402f, 0x00000834},
> +	{0x00054030, 0x00000105},
> +	{0x00054031, 0x00000018},
> +	{0x00054032, 0x00000200},
> +	{0x00054033, 0x00000200},
> +	{0x00054034, 0x00000740},
> +	{0x00054035, 0x00000850},
> +	{0x00054036, 0x00000103},
> +	{0x00054037, 0x00000000},
> +	{0x00054038, 0x00000000},
> +	{0x00054039, 0x00000000},
> +	{0x0005403a, 0x00000000},
> +	{0x0005403b, 0x00000000},
> +	{0x0005403c, 0x00000000},
> +	{0x0005403d, 0x00000000},
> +	{0x0005403e, 0x00000000},
> +	{0x0005403f, 0x00001221},
> +	{0x000541fc, 0x00000100},
> +	{0x000d0000, 0x00000001},
> +};
> +
> +/* DRAM PHY init engine image */
> +struct dram_cfg_param ddr_phy_pie[] = {
> +	{0xd0000, 0x0},
> +	{0x90000, 0x10},
> +	{0x90001, 0x400},
> +	{0x90002, 0x10e},
> +	{0x90003, 0x0},
> +	{0x90004, 0x0},
> +	{0x90005, 0x8},
> +	{0x90029, 0xb},
> +	{0x9002a, 0x480},
> +	{0x9002b, 0x109},
> +	{0x9002c, 0x8},
> +	{0x9002d, 0x448},
> +	{0x9002e, 0x139},
> +	{0x9002f, 0x8},
> +	{0x90030, 0x478},
> +	{0x90031, 0x109},
> +	{0x90032, 0x2},
> +	{0x90033, 0x10},
> +	{0x90034, 0x139},
> +	{0x90035, 0xb},
> +	{0x90036, 0x7c0},
> +	{0x90037, 0x139},
> +	{0x90038, 0x44},
> +	{0x90039, 0x633},
> +	{0x9003a, 0x159},
> +	{0x9003b, 0x14f},
> +	{0x9003c, 0x630},
> +	{0x9003d, 0x159},
> +	{0x9003e, 0x47},
> +	{0x9003f, 0x633},
> +	{0x90040, 0x149},
> +	{0x90041, 0x4f},
> +	{0x90042, 0x633},
> +	{0x90043, 0x179},
> +	{0x90044, 0x8},
> +	{0x90045, 0xe0},
> +	{0x90046, 0x109},
> +	{0x90047, 0x0},
> +	{0x90048, 0x7c8},
> +	{0x90049, 0x109},
> +	{0x9004a, 0x0},
> +	{0x9004b, 0x1},
> +	{0x9004c, 0x8},
> +	{0x9004d, 0x0},
> +	{0x9004e, 0x45a},
> +	{0x9004f, 0x9},
> +	{0x90050, 0x0},
> +	{0x90051, 0x448},
> +	{0x90052, 0x109},
> +	{0x90053, 0x40},
> +	{0x90054, 0x633},
> +	{0x90055, 0x179},
> +	{0x90056, 0x1},
> +	{0x90057, 0x618},
> +	{0x90058, 0x109},
> +	{0x90059, 0x40c0},
> +	{0x9005a, 0x633},
> +	{0x9005b, 0x149},
> +	{0x9005c, 0x8},
> +	{0x9005d, 0x4},
> +	{0x9005e, 0x48},
> +	{0x9005f, 0x4040},
> +	{0x90060, 0x633},
> +	{0x90061, 0x149},
> +	{0x90062, 0x0},
> +	{0x90063, 0x4},
> +	{0x90064, 0x48},
> +	{0x90065, 0x40},
> +	{0x90066, 0x633},
> +	{0x90067, 0x149},
> +	{0x90068, 0x10},
> +	{0x90069, 0x4},
> +	{0x9006a, 0x18},
> +	{0x9006b, 0x0},
> +	{0x9006c, 0x4},
> +	{0x9006d, 0x78},
> +	{0x9006e, 0x549},
> +	{0x9006f, 0x633},
> +	{0x90070, 0x159},
> +	{0x90071, 0xd49},
> +	{0x90072, 0x633},
> +	{0x90073, 0x159},
> +	{0x90074, 0x94a},
> +	{0x90075, 0x633},
> +	{0x90076, 0x159},
> +	{0x90077, 0x441},
> +	{0x90078, 0x633},
> +	{0x90079, 0x149},
> +	{0x9007a, 0x42},
> +	{0x9007b, 0x633},
> +	{0x9007c, 0x149},
> +	{0x9007d, 0x1},
> +	{0x9007e, 0x633},
> +	{0x9007f, 0x149},
> +	{0x90080, 0x0},
> +	{0x90081, 0xe0},
> +	{0x90082, 0x109},
> +	{0x90083, 0xa},
> +	{0x90084, 0x10},
> +	{0x90085, 0x109},
> +	{0x90086, 0x9},
> +	{0x90087, 0x3c0},
> +	{0x90088, 0x149},
> +	{0x90089, 0x9},
> +	{0x9008a, 0x3c0},
> +	{0x9008b, 0x159},
> +	{0x9008c, 0x18},
> +	{0x9008d, 0x10},
> +	{0x9008e, 0x109},
> +	{0x9008f, 0x0},
> +	{0x90090, 0x3c0},
> +	{0x90091, 0x109},
> +	{0x90092, 0x18},
> +	{0x90093, 0x4},
> +	{0x90094, 0x48},
> +	{0x90095, 0x18},
> +	{0x90096, 0x4},
> +	{0x90097, 0x58},
> +	{0x90098, 0xb},
> +	{0x90099, 0x10},
> +	{0x9009a, 0x109},
> +	{0x9009b, 0x1},
> +	{0x9009c, 0x10},
> +	{0x9009d, 0x109},
> +	{0x9009e, 0x5},
> +	{0x9009f, 0x7c0},
> +	{0x900a0, 0x109},
> +	{0x900a1, 0x0},
> +	{0x900a2, 0x8140},
> +	{0x900a3, 0x10c},
> +	{0x900a4, 0x10},
> +	{0x900a5, 0x8138},
> +	{0x900a6, 0x10c},
> +	{0x900a7, 0x8},
> +	{0x900a8, 0x7c8},
> +	{0x900a9, 0x101},
> +	{0x900aa, 0x8},
> +	{0x900ab, 0x448},
> +	{0x900ac, 0x109},
> +	{0x900ad, 0xf},
> +	{0x900ae, 0x7c0},
> +	{0x900af, 0x109},
> +	{0x900b0, 0x47},
> +	{0x900b1, 0x630},
> +	{0x900b2, 0x109},
> +	{0x900b3, 0x8},
> +	{0x900b4, 0x618},
> +	{0x900b5, 0x109},
> +	{0x900b6, 0x8},
> +	{0x900b7, 0xe0},
> +	{0x900b8, 0x109},
> +	{0x900b9, 0x0},
> +	{0x900ba, 0x7c8},
> +	{0x900bb, 0x109},
> +	{0x900bc, 0x8},
> +	{0x900bd, 0x8140},
> +	{0x900be, 0x10c},
> +	{0x900bf, 0x0},
> +	{0x900c0, 0x1},
> +	{0x900c1, 0x8},
> +	{0x900c2, 0x8},
> +	{0x900c3, 0x4},
> +	{0x900c4, 0x8},
> +	{0x900c5, 0x8},
> +	{0x900c6, 0x7c8},
> +	{0x900c7, 0x101},
> +	{0x90006, 0x0},
> +	{0x90007, 0x0},
> +	{0x90008, 0x8},
> +	{0x90009, 0x0},
> +	{0x9000a, 0x0},
> +	{0x9000b, 0x0},
> +	{0xd00e7, 0x400},
> +	{0x90017, 0x0},
> +	{0x90026, 0x2b},
> +	{0x2000b, 0x4b},
> +	{0x2000c, 0x96},
> +	{0x2000d, 0x5dc},
> +	{0x2000e, 0x2c},
> +	{0x12000b, 0xc},
> +	{0x12000c, 0x16},
> +	{0x12000d, 0xfa},
> +	{0x12000e, 0x10},
> +	{0x22000b, 0x3},
> +	{0x22000c, 0x3},
> +	{0x22000d, 0x3e},
> +	{0x22000e, 0x10},
> +	{0x9000c, 0x0},
> +	{0x9000d, 0x173},
> +	{0x9000e, 0x60},
> +	{0x9000f, 0x6110},
> +	{0x90010, 0x2152},
> +	{0x90011, 0xdfbd},
> +	{0x90012, 0xffff},
> +	{0x90013, 0x6152},
> +	{0x20089, 0x1},
> +	{0x20088, 0x19},
> +	{0xc0080, 0x0},
> +	{0xd0000, 0x1},
> +};
> +

The list of binary data is quite impressive for i.MX8

> +struct dram_fsp_msg ddr_dram_fsp_msg[] = {
> +	{
> +		/* P0 2400mts 1D */
> +		.drate = 2400,
> +		.fw_type = FW_1D_IMAGE,
> +		.fsp_cfg = ddr_fsp0_cfg,
> +		.fsp_cfg_num = ARRAY_SIZE(ddr_fsp0_cfg),
> +	},
> +	{
> +		/* P1 400mts 1D */
> +		.drate = 400,
> +		.fw_type = FW_1D_IMAGE,
> +		.fsp_cfg = ddr_fsp1_cfg,
> +		.fsp_cfg_num = ARRAY_SIZE(ddr_fsp1_cfg),
> +	},
> +	{
> +		/* P2 100mts 1D */
> +		.drate = 100,
> +		.fw_type = FW_1D_IMAGE,
> +		.fsp_cfg = ddr_fsp2_cfg,
> +		.fsp_cfg_num = ARRAY_SIZE(ddr_fsp2_cfg),
> +	},
> +	{
> +		/* P0 2400mts 2D */
> +		.drate = 2400,
> +		.fw_type = FW_2D_IMAGE,
> +		.fsp_cfg = ddr_fsp0_2d_cfg,
> +		.fsp_cfg_num = ARRAY_SIZE(ddr_fsp0_2d_cfg),
> +	},
> +};
> +
> +/* ddr timing config params */
> +struct dram_timing_info dram_timing = {
> +	.ddrc_cfg = ddr_ddrc_cfg,
> +	.ddrc_cfg_num = ARRAY_SIZE(ddr_ddrc_cfg),
> +	.ddrphy_cfg = ddr_ddrphy_cfg,
> +	.ddrphy_cfg_num = ARRAY_SIZE(ddr_ddrphy_cfg),
> +	.fsp_msg = ddr_dram_fsp_msg,
> +	.fsp_msg_num = ARRAY_SIZE(ddr_dram_fsp_msg),
> +	.ddrphy_trained_csr = ddr_ddrphy_trained_csr,
> +	.ddrphy_trained_csr_num = ARRAY_SIZE(ddr_ddrphy_trained_csr),
> +	.ddrphy_pie = ddr_phy_pie,
> +	.ddrphy_pie_num = ARRAY_SIZE(ddr_phy_pie),
> +	.fsp_table = { 2400, 400, 100,},
> +};
> +
> diff --git a/board/freescale/imx8mn_evk/imx8mn_evk.c
> b/board/freescale/imx8mn_evk/imx8mn_evk.c new file mode 100644
> index 0000000000..badfde911b
> --- /dev/null
> +++ b/board/freescale/imx8mn_evk/imx8mn_evk.c
> @@ -0,0 +1,85 @@
> +// SPDX-License-Identifier: GPL-2.0+
> +/*
> + * Copyright 2019 NXP
> + */
> +
> +#include <common.h>
> +#include <errno.h>
> +#include <asm/arch/clock.h>
> +#include <asm/arch/imx8mn_pins.h>
> +#include <asm/arch/sys_proto.h>
> +#include <asm/mach-imx/iomux-v3.h>
> +
> +DECLARE_GLOBAL_DATA_PTR;
> +
> +#define UART_PAD_CTRL	(PAD_CTL_DSE6 | PAD_CTL_FSEL1)
> +#define WDOG_PAD_CTRL	(PAD_CTL_DSE6 | PAD_CTL_ODE |
> PAD_CTL_PUE | PAD_CTL_PE) +
> +static iomux_v3_cfg_t const uart_pads[] = {
> +	IMX8MN_PAD_UART2_RXD__UART2_DCE_RX |
> MUX_PAD_CTRL(UART_PAD_CTRL),
> +	IMX8MN_PAD_UART2_TXD__UART2_DCE_TX |
> MUX_PAD_CTRL(UART_PAD_CTRL), +};
> +
> +static iomux_v3_cfg_t const wdog_pads[] = {
> +	IMX8MN_PAD_GPIO1_IO02__WDOG1_WDOG_B  |
> MUX_PAD_CTRL(WDOG_PAD_CTRL), +};
> +
> +int board_early_init_f(void)
> +{
> +	struct wdog_regs *wdog = (struct wdog_regs *)WDOG1_BASE_ADDR;
> +
> +	imx_iomux_v3_setup_multiple_pads(wdog_pads,

Shouldn't those pins be configured via DTS/DM? As fair as I see this is
the imx8mn_evk.c file (which seems not to be the SPL).

> ARRAY_SIZE(wdog_pads)); +
> +	set_wdog_reset(wdog);
> +
> +	imx_iomux_v3_setup_multiple_pads(uart_pads,
> ARRAY_SIZE(uart_pads)); +
> +	init_uart_clk(1);

This also seems like not DM/DTS code.

> +
> +	return 0;
> +}
> +
> +#ifdef CONFIG_BOARD_POSTCLK_INIT
> +int board_postclk_init(void)
> +{
> +	/* TODO */
> +	return 0;
> +}
> +#endif
> +
> +int dram_init(void)
> +{
> +	/* rom_pointer[1] contains the size of TEE occupies */
> +	if (rom_pointer[1])
> +		gd->ram_size = PHYS_SDRAM_SIZE - rom_pointer[1];
> +	else
> +		gd->ram_size = PHYS_SDRAM_SIZE;
> +
> +	return 0;
> +}
> +
> +#ifdef CONFIG_OF_BOARD_SETUP
> +int ft_board_setup(void *blob, bd_t *bd)
> +{
> +	return 0;
> +}
> +#endif
> +
> +int board_init(void)
> +{
> +	return 0;
> +}
> +
> +int board_mmc_get_env_dev(int devno)
> +{
> +	return devno - 1;
> +}

Shouldn't the number of mmc device be get via alias defined in DTS (or
assigned automatically)? 

What is the purpose of this function?

> +
> +int board_late_init(void)
> +{
> +#ifdef CONFIG_ENV_VARS_UBOOT_RUNTIME_CONFIG
> +	env_set("board_name", "DDR4 EVK");
> +	env_set("board_rev", "iMX8MN");
> +#endif
> +	return 0;
> +}
> diff --git a/board/freescale/imx8mn_evk/spl.c
> b/board/freescale/imx8mn_evk/spl.c new file mode 100644
> index 0000000000..aa5f37fde0
> --- /dev/null
> +++ b/board/freescale/imx8mn_evk/spl.c
> @@ -0,0 +1,90 @@
> +// SPDX-License-Identifier: GPL-2.0+
> +/*
> + * Copyright 2019 NXP
> + */
> +
> +#include <common.h>
> +#include <spl.h>
> +#include <asm/io.h>
> +#include <errno.h>
> +#include <asm/arch/imx8mn_pins.h>
> +#include <asm/arch/sys_proto.h>
> +#include <asm/arch/clock.h>
> +#include <asm/gpio.h>
> +#include <asm/arch/ddr.h>
> +#include <asm/mach-imx/boot_mode.h>
> +#include <asm/mach-imx/gpio.h>
> +#include <asm/mach-imx/iomux-v3.h>
> +#include <asm/mach-imx/mxc_i2c.h>
> +
> +#include <dm/uclass.h>
> +#include <dm/device.h>
> +#include <dm/uclass-internal.h>
> +#include <dm/device-internal.h>
> +
> +DECLARE_GLOBAL_DATA_PTR;
> +
> +int spl_board_boot_device(enum boot_device boot_dev_spl)
> +{
> +	return BOOT_DEVICE_BOOTROM;
> +}
> +
> +void spl_dram_init(void)
> +{
> +	ddr_init(&dram_timing);
> +}
> +
> +void spl_board_init(void)
> +{
> +	struct udevice *dev;
> +
> +	puts("Normal Boot\n");
> +
> +	uclass_find_first_device(UCLASS_CLK, &dev);
> +
> +	for (; dev; uclass_find_next_device(&dev)) {
> +		if (device_probe(dev))
> +			continue;

Is this correct that in the SPL you call probe on all UCLASS_CLK
devices registered for i.MX8?

> +	}
> +}
> +
> +#ifdef CONFIG_SPL_LOAD_FIT
> +int board_fit_config_name_match(const char *name)
> +{
> +	/* Just empty function now - can't decide what to choose */
> +	debug("%s: %s\n", __func__, name);
> +
> +	return 0;
> +}
> +#endif
> +
> +void board_init_f(ulong dummy)
> +{
> +	int ret;
> +
> +	arch_cpu_init();
> +
> +	init_uart_clk(1);
> +
> +	board_early_init_f();
> +
> +	timer_init();
> +
> +	preloader_console_init();
> +
> +	/* Clear the BSS. */
> +	memset(__bss_start, 0, __bss_end - __bss_start);
> +
> +	ret = spl_init();
> +	if (ret) {
> +		debug("spl_init() failed: %d\n", ret);
> +		hang();
> +	}
> +
> +	enable_tzc380();
> +
> +	/* DDR initialization */
> +	spl_dram_init();
> +
> +	board_init_r(NULL, 0);
> +}
> diff --git a/configs/imx8mn_ddr4_evk_defconfig
> b/configs/imx8mn_ddr4_evk_defconfig new file mode 100644
> index 0000000000..01e10fc427
> --- /dev/null
> +++ b/configs/imx8mn_ddr4_evk_defconfig
> @@ -0,0 +1,53 @@
> +CONFIG_ARM=y
> +CONFIG_ARCH_IMX8M=y
> +CONFIG_SYS_TEXT_BASE=0x40200000
> +CONFIG_SPL_GPIO_SUPPORT=y
> +CONFIG_SPL_LIBCOMMON_SUPPORT=y
> +CONFIG_SPL_LIBGENERIC_SUPPORT=y
> +CONFIG_SYS_MALLOC_F_LEN=0x6000
> +CONFIG_TARGET_IMX8MN_EVK=y
> +CONFIG_SPL_SERIAL_SUPPORT=y
> +CONFIG_SPL=y
> +CONFIG_IMX_ROMAPI_LOADADDR=0x48000000
> +CONFIG_FIT=y
> +CONFIG_FIT_EXTERNAL_OFFSET=0x3000
> +CONFIG_SPL_LOAD_FIT=y
> +CONFIG_SPL_FIT_GENERATOR="arch/arm/mach-imx/mkimage_fit_atf.sh"
> +CONFIG_SYS_EXTRA_OPTIONS="IMX_CONFIG=arch/arm/mach-imx/imx8m/imximage-8mn-ddr4.cfg"
> +CONFIG_DEFAULT_FDT_FILE="fsl-imx8mn-ddr4-evk.dtb"
> +CONFIG_SPL_TEXT_BASE=0x912000
> +CONFIG_SPL_BOARD_INIT=y
> +CONFIG_SPL_BOOTROM_SUPPORT=y
> +CONFIG_SPL_SEPARATE_BSS=y
> +CONFIG_SPL_I2C_SUPPORT=y
> +CONFIG_HUSH_PARSER=y
> +CONFIG_CMD_CLK=y
> +CONFIG_CMD_GPIO=y
> +CONFIG_CMD_I2C=y
> +CONFIG_CMD_CACHE=y
> +CONFIG_CMD_REGULATOR=y
> +CONFIG_CMD_EXT2=y
> +CONFIG_CMD_EXT4=y
> +CONFIG_CMD_EXT4_WRITE=y
> +CONFIG_CMD_FAT=y
> +CONFIG_OF_CONTROL=y
> +CONFIG_SPL_OF_CONTROL=y
> +CONFIG_DEFAULT_DEVICE_TREE="imx8mm-evk"
> +CONFIG_SPL_DM=y
> +CONFIG_SPL_CLK=y
> +CONFIG_CLK_IMX8MN=y
> +CONFIG_DM_GPIO=y
> +CONFIG_MXC_GPIO=y
> +CONFIG_DM_I2C=y
> +CONFIG_SYS_I2C_MXC=y
> +CONFIG_DM_MMC=y
> +CONFIG_PHYLIB=y
> +CONFIG_DM_ETH=y
> +CONFIG_PINCTRL=y
> +CONFIG_SPL_PINCTRL=y
> +CONFIG_PINCTRL_IMX8M=y
> +CONFIG_DM_REGULATOR=y
> +CONFIG_DM_REGULATOR_FIXED=y
> +CONFIG_DM_REGULATOR_GPIO=y
> +CONFIG_MXC_UART=y
> +CONFIG_DM_THERMAL=y

You could also from the beginning enable CONFIG_WDT and CONFIG_SYSRESET
(as i.MX6 already uses it).

> diff --git a/include/configs/imx8mn_evk.h
> b/include/configs/imx8mn_evk.h new file mode 100644
> index 0000000000..6ec8a2e362
> --- /dev/null
> +++ b/include/configs/imx8mn_evk.h
> @@ -0,0 +1,198 @@
> +/* SPDX-License-Identifier: GPL-2.0+ */
> +/*
> + * Copyright 2018 NXP
> + */
> +
> +#ifndef __IMX8MN_EVK_H
> +#define __IMX8MN_EVK_H
> +
> +#include <linux/sizes.h>
> +#include <asm/arch/imx-regs.h>
> +
> +#ifdef CONFIG_SECURE_BOOT
> +#define CONFIG_CSF_SIZE			0x2000 /* 8K region */
> +#endif
> +
> +#define CONFIG_SPL_MAX_SIZE		(148 * 1024)
> +#define CONFIG_SYS_MONITOR_LEN		(512 * 1024)
> +#define CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_USE_SECTOR
> +#define CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_SECTOR	0x300
> +#define CONFIG_SYS_MMCSD_FS_BOOT_PARTITION	1
> +#define CONFIG_SYS_UBOOT_BASE	\
> +	(QSPI0_AMBA_BASE + CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_SECTOR *
> 512) +
> +#ifdef CONFIG_SPL_BUILD
> +/*#define CONFIG_ENABLE_DDR_TRAINING_DEBUG*/
> +#define CONFIG_SPL_WATCHDOG_SUPPORT
> +#define CONFIG_SPL_DRIVERS_MISC_SUPPORT
> +#define CONFIG_SPL_POWER_SUPPORT
> +#define
> CONFIG_SPL_LDSCRIPT		"arch/arm/cpu/armv8/u-boot-spl.lds"
> +#define CONFIG_SPL_STACK		0x95fff0 +#define
> CONFIG_SPL_BSS_START_ADDR	0x00950000 +#define
> CONFIG_SPL_BSS_MAX_SIZE		0x2000	/* 8 KB */

Please fix globally -> replace 0x2000 -> SZ_8K from
include/linux/sizes.h

> +#define CONFIG_SYS_SPL_MALLOC_START	0x42200000 +#define
> CONFIG_SYS_SPL_MALLOC_SIZE	0x80000	/* 64 KB */ +#define
> CONFIG_SYS_ICACHE_OFF +#define CONFIG_SYS_DCACHE_OFF
> +
> +/* malloc f used before GD_FLG_FULL_MALLOC_INIT set */
> +#define CONFIG_MALLOC_F_ADDR		0x00940000
> +
> +/* For RAW image gives a error info not panic */
> +#define CONFIG_SPL_ABORT_ON_RAW_IMAGE
> +
> +#undef CONFIG_DM_MMC
> +#undef CONFIG_DM_PMIC
> +#undef CONFIG_DM_PMIC_PFUZE100
> +
> +#define CONFIG_ENV_VARS_UBOOT_RUNTIME_CONFIG
> +
> +#endif
> +
> +#define CONFIG_REMAKE_ELF
> +
> +#define CONFIG_BOARD_EARLY_INIT_F
> +#define CONFIG_BOARD_POSTCLK_INIT
> +#define CONFIG_BOARD_LATE_INIT
> +
> +/* Flat Device Tree Definitions */
> +#define CONFIG_OF_BOARD_SETUP
> +
> +#undef CONFIG_CMD_EXPORTENV
> +#undef CONFIG_CMD_IMPORTENV
> +#undef CONFIG_CMD_IMLS
> +
> +#undef CONFIG_CMD_CRC32
> +#undef CONFIG_BOOTM_NETBSD
> +
> +/* Initial environment variables */
> +#define CONFIG_EXTRA_ENV_SETTINGS		\
> +	"script=boot.scr\0" \
> +	"image=Image\0" \
> +	"console=ttymxc1,115200
> earlycon=ec_imx6q,0x30890000,115200\0" \
> +	"fdt_addr=0x43000000\0"			\
> +	"fdt_high=0xffffffffffffffff\0"		\
> +	"boot_fdt=try\0" \
> +	"fdt_file=" CONFIG_DEFAULT_FDT_FILE "\0" \
> +	"initrd_addr=0x43800000\0"		\
> +	"initrd_high=0xffffffffffffffff\0" \
> +	"mmcdev="__stringify(CONFIG_SYS_MMC_ENV_DEV)"\0" \
> +	"mmcpart=" __stringify(CONFIG_SYS_MMC_IMG_LOAD_PART) "\0" \
> +	"mmcroot=" CONFIG_MMCROOT " rootwait rw\0" \
> +	"mmcautodetect=yes\0" \
> +	"mmcargs=setenv bootargs console=${console}
> root=${mmcroot}\0 " \
> +	"loadbootscript=fatload mmc ${mmcdev}:${mmcpart} ${loadaddr}
> ${script};\0" \
> +	"bootscript=echo Running bootscript from mmc ...; " \
> +		"source\0" \
> +	"loadimage=fatload mmc ${mmcdev}:${mmcpart} ${loadaddr}
> ${image}\0" \
> +	"loadfdt=fatload mmc ${mmcdev}:${mmcpart} ${fdt_addr}
> ${fdt_file}\0" \
> +	"mmcboot=echo Booting from mmc ...; " \
> +		"run mmcargs; " \
> +		"if test ${boot_fdt} = yes || test ${boot_fdt} =
> try; then " \
> +			"if run loadfdt; then " \
> +				"booti ${loadaddr} - ${fdt_addr}; " \

Please correct me if I'm wrong, but why do you use 'booti' (and
presumably boot Image?).

Please use fitImage (in think that it is mature enough to be used for
new ports - other imx SoCs use it already for some time); 

It can be called as: bootm ${loadaddr}#conf@${fdt_conf}


> +			"else " \
> +				"echo WARN: Cannot load the DT; " \
> +			"fi; " \
> +		"else " \
> +			"echo wait for boot; " \
> +		"fi;\0" \
> +	"netargs=setenv bootargs console=${console} " \
> +		"root=/dev/nfs " \
> +		"ip=dhcp nfsroot=${serverip}:${nfsroot},v3,tcp\0" \
> +	"netboot=echo Booting from net ...; " \
> +		"run netargs;  " \
> +		"if test ${ip_dyn} = yes; then " \
> +			"setenv get_cmd dhcp; " \
> +		"else " \
> +			"setenv get_cmd tftp; " \
> +		"fi; " \
> +		"${get_cmd} ${loadaddr} ${image}; " \
> +		"if test ${boot_fdt} = yes || test ${boot_fdt} =
> try; then " \
> +			"if ${get_cmd} ${fdt_addr} ${fdt_file}; then
> " \
> +				"booti ${loadaddr} - ${fdt_addr}; " \
> +			"else " \
> +				"echo WARN: Cannot load the DT; " \
> +			"fi; " \
> +		"else " \
> +			"booti; " \
> +		"fi;\0"
> +
> +#define CONFIG_BOOTCOMMAND \
> +	   "mmc dev ${mmcdev}; if mmc rescan; then " \
> +		   "if run loadbootscript; then " \
> +			   "run bootscript; " \
> +		   "else " \
> +			   "if run loadimage; then " \
> +				   "run mmcboot; " \
> +			   "else run netboot; " \
> +			   "fi; " \
> +		   "fi; " \
> +	   "else booti ${loadaddr} - ${fdt_addr}; fi"
> +
> +/* Link Definitions */
> +#define CONFIG_LOADADDR			0x40480000
> +
> +#define CONFIG_SYS_LOAD_ADDR           CONFIG_LOADADDR
> +
> +#define CONFIG_SYS_INIT_RAM_ADDR        0x40000000
> +#define CONFIG_SYS_INIT_RAM_SIZE        0x80000
> +#define CONFIG_SYS_INIT_SP_OFFSET \
> +	(CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
> +#define CONFIG_SYS_INIT_SP_ADDR \
> +	(CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET)
> +
> +#define CONFIG_ENV_OVERWRITE
> +#if defined(CONFIG_ENV_IS_IN_MMC)
> +#define CONFIG_ENV_OFFSET               (64 * SZ_64K)
> +#endif
> +#define CONFIG_ENV_SIZE			0x1000
> +#define CONFIG_SYS_MMC_ENV_DEV		0   /* USDHC2 */
> +#define CONFIG_MMCROOT			"/dev/mmcblk1p2"  /*
> USDHC2 */ +
> +/* Size of malloc() pool */
> +#define CONFIG_SYS_MALLOC_LEN		SZ_32M
> +
> +#define CONFIG_SYS_SDRAM_BASE           0x40000000
> +#define PHYS_SDRAM                      0x40000000
> +#define PHYS_SDRAM_SIZE			0x80000000 /* 2GB DDR
> */ +
> +#define CONFIG_SYS_MEMTEST_START    PHYS_SDRAM
> +#define CONFIG_SYS_MEMTEST_END      (CONFIG_SYS_MEMTEST_START +
> (PHYS_SDRAM_SIZE >> 1)) +
> +#define CONFIG_BAUDRATE			115200
> +
> +#define CONFIG_MXC_UART_BASE		UART2_BASE_ADDR
> +
> +/* Monitor Command Prompt */
> +#undef CONFIG_SYS_PROMPT
> +#define CONFIG_SYS_PROMPT		"u-boot=> "
> +#define CONFIG_SYS_PROMPT_HUSH_PS2	"> "
> +#define CONFIG_SYS_CBSIZE		2048
> +#define CONFIG_SYS_MAXARGS		64
> +#define CONFIG_SYS_BARGSIZE		CONFIG_SYS_CBSIZE
> +#define CONFIG_SYS_PBSIZE		(CONFIG_SYS_CBSIZE + \
> +					sizeof(CONFIG_SYS_PROMPT) +
> 16) +
> +#define CONFIG_IMX_BOOTAUX

Has the i.MX8 the use case for IMX_BOOTAUX - if not please remove it.

> +
> +/* USDHC */
> +#define CONFIG_CMD_MMC
> +#define CONFIG_FSL_ESDHC
> +#define CONFIG_FSL_USDHC
> +
> +#define CONFIG_SYS_FSL_USDHC_NUM	2
> +#define CONFIG_SYS_FSL_ESDHC_ADDR	0

Some of the above are in Kconfig.

> +
> +#define CONFIG_SUPPORT_EMMC_BOOT	/* eMMC specific */
> +#define CONFIG_SYS_MMC_IMG_LOAD_PART	1
> +
> +#define CONFIG_CMD_FUSE
> +
> +#define CONFIG_SYS_I2C_MXC_I2C1		/* enable I2C bus 1 */
> +#define CONFIG_SYS_I2C_MXC_I2C2		/* enable I2C bus 2 */
> +#define CONFIG_SYS_I2C_MXC_I2C3		/* enable I2C bus 3 */

> +#define CONFIG_SYS_I2C_SPEED		100000

Those #defines (I2C related) are already supported in Kconfig. Please
use them.


Please review above defines and move to Kconfig.

> +
> +#define CONFIG_OF_SYSTEM_SETUP
> +#endif




Best regards,

Lukasz Majewski

--

DENX Software Engineering GmbH,      Managing Director: Wolfgang Denk
HRB 165235 Munich, Office: Kirchenstr.5, D-82194 Groebenzell, Germany
Phone: (+49)-8142-66989-59 Fax: (+49)-8142-66989-80 Email: lukma at denx.de
-------------- next part --------------
A non-text attachment was scrubbed...
Name: not available
Type: application/pgp-signature
Size: 488 bytes
Desc: OpenPGP digital signature
URL: <http://lists.denx.de/pipermail/u-boot/attachments/20190710/119ddc24/attachment.sig>

^ permalink raw reply	[flat|nested] 75+ messages in thread

* [U-Boot] [PATCH V2 50/51] imx: add dtsi for i.MX8MN
  2019-07-10  8:09     ` Peng Fan
@ 2019-07-10  8:44       ` Lukasz Majewski
  2019-07-10  8:50         ` Peng Fan
  0 siblings, 1 reply; 75+ messages in thread
From: Lukasz Majewski @ 2019-07-10  8:44 UTC (permalink / raw)
  To: u-boot

Hi Peng,

> > Subject: Re: [U-Boot] [PATCH V2 50/51] imx: add dtsi for i.MX8MN
> > 
> > Hi Peng,
> >   
> > > Add dtsi for i.MX8MN  
> > 
> > Please add SHA ID for the exact commit from which you ported DTS
> > files.  
> 
> The patchset has not been merged into Shawn's tree, I took
> from Linux patchwork.

So maybe it is in linux-next?

My point is that there are real bug introduced by DTS porting (as
found yesterday for i.MX53). The SHA1 will provide the reference.

> 
> Regards,
> Peng.
> 
> >   
> > >
> > > Signed-off-by: Peng Fan <peng.fan@nxp.com>
> > > ---
> > >  arch/arm/dts/imx8mn-pinfunc.h            | 646
> > > ++++++++++++++++++++++++++++ arch/arm/dts/imx8mn.dtsi
> > > | 712 +++++++++++++++++++++++++++++++
> > > include/dt-bindings/clock/imx8mn-clock.h | 215 ++++++++++ 3 files
> > > changed, 1573 insertions(+) create mode 100644
> > > arch/arm/dts/imx8mn-pinfunc.h create mode 100644
> > > arch/arm/dts/imx8mn.dtsi create mode 100644
> > > include/dt-bindings/clock/imx8mn-clock.h
> > >
> > > diff --git a/arch/arm/dts/imx8mn-pinfunc.h
> > > b/arch/arm/dts/imx8mn-pinfunc.h new file mode 100644
> > > index 0000000000..3de8168cf8
> > > --- /dev/null
> > > +++ b/arch/arm/dts/imx8mn-pinfunc.h
> > > @@ -0,0 +1,646 @@
> > > +/* SPDX-License-Identifier: GPL-2.0+ */
> > > +/*
> > > + * Copyright 2019 NXP
> > > + *
> > > + */
> > > +
> > > +#ifndef __DTS_IMX8MN_PINFUNC_H
> > > +#define __DTS_IMX8MN_PINFUNC_H
> > > +
> > > +/*
> > > + * The pin function ID is a tuple of
> > > + * <mux_reg conf_reg input_reg mux_mode input_val>
> > > + */
> > > +#define
> > > MX8MN_IOMUXC_BOOT_MODE2_CCMSRCGPCMIX_BOOT_MODE2
> > > 0x0020 0x025C 0x0000 0x0 0x0 +#define
> > > MX8MN_IOMUXC_BOOT_MODE2_I2C1_SCL
> > > 0x0020 0x025C 0x055C 0x1 0x3 +#define
> > > MX8MN_IOMUXC_BOOT_MODE3_CCMSRCGPCMIX_BOOT_MODE3
> > > 0x0024 0x0260 0x0000 0x0 0x0 +#define
> > > MX8MN_IOMUXC_BOOT_MODE3_I2C1_SDA
> > > 0x0024 0x0260 0x056C 0x1 0x3 +#define
> > > MX8MN_IOMUXC_GPIO1_IO00_GPIO1_IO0
> > > 0x0028 0x0290 0x0000 0x0 0x0 +#define
> > >  
> > MX8MN_IOMUXC_GPIO1_IO00_CCMSRCGPCMIX_ENET_PHY_REF_CLK_ROO
> > T  
> > > 0x0028 0x0290 0x0000 0x1 0x0 +#define
> > > MX8MN_IOMUXC_GPIO1_IO00_ANAMIX_REF_CLK_32K
> > > 0x0028 0x0290 0x0000 0x5 0x0 +#define
> > > MX8MN_IOMUXC_GPIO1_IO00_CCMSRCGPCMIX_EXT_CLK1
> > > 0x0028 0x0290 0x0000 0x6 0x0 +#define
> > > MX8MN_IOMUXC_GPIO1_IO01_GPIO1_IO1
> > > 0x002C 0x0294 0x0000 0x0 0x0 +#define
> > > MX8MN_IOMUXC_GPIO1_IO01_PWM1_OUT
> > > 0x002C 0x0294 0x0000 0x1 0x0 +#define
> > > MX8MN_IOMUXC_GPIO1_IO01_ANAMIX_REF_CLK_24M
> > > 0x002C 0x0294 0x0000 0x5 0x0 +#define
> > > MX8MN_IOMUXC_GPIO1_IO01_CCMSRCGPCMIX_EXT_CLK2
> > > 0x002C 0x0294 0x0000 0x6 0x0 +#define
> > > MX8MN_IOMUXC_GPIO1_IO02_GPIO1_IO2
> > > 0x0030 0x0298 0x0000 0x0 0x0 +#define
> > > MX8MN_IOMUXC_GPIO1_IO02_WDOG1_WDOG_B
> > > 0x0030 0x0298 0x0000 0x1 0x0 +#define
> > > MX8MN_IOMUXC_GPIO1_IO02_WDOG1_WDOG_ANY
> > > 0x0030 0x0298 0x0000 0x5 0x0 +#define
> > > MX8MN_IOMUXC_GPIO1_IO03_GPIO1_IO3
> > > 0x0034 0x029C 0x0000 0x0 0x0 +#define
> > > MX8MN_IOMUXC_GPIO1_IO03_USDHC1_VSELECT
> > > 0x0034 0x029C 0x0000 0x1 0x0 +#define
> > > MX8MN_IOMUXC_GPIO1_IO03_SDMA1_EXT_EVENT0
> > > 0x0034 0x029C 0x0000 0x5 0x0 +#define
> > > MX8MN_IOMUXC_GPIO1_IO03_ANAMIX_XTAL_OK
> > > 0x0034 0x029C 0x0000 0x6 0x0 +#define
> > > MX8MN_IOMUXC_GPIO1_IO04_GPIO1_IO4
> > > 0x0038 0x02A0 0x0000 0x0 0x0 +#define
> > > MX8MN_IOMUXC_GPIO1_IO04_USDHC2_VSELECT
> > > 0x0038 0x02A0 0x0000 0x1 0x0 +#define
> > > MX8MN_IOMUXC_GPIO1_IO04_SDMA1_EXT_EVENT1
> > > 0x0038 0x02A0 0x0000 0x5 0x0 +#define
> > > MX8MN_IOMUXC_GPIO1_IO04_ANAMIX_XTAL_OK_LV
> > > 0x0038 0x02A0 0x0000 0x6 0x0 +#define
> > > MX8MN_IOMUXC_GPIO1_IO05_GPIO1_IO5
> > > 0x003C 0x02A4 0x0000 0x0 0x0 +#define
> > > MX8MN_IOMUXC_GPIO1_IO05_M4_NMI
> > > 0x003C 0x02A4 0x0000 0x1 0x0 +#define
> > > MX8MN_IOMUXC_GPIO1_IO05_CCMSRCGPCMIX_PMIC_READY
> > > 0x003C 0x02A4 0x04BC 0x5 0x0 +#define
> > > MX8MN_IOMUXC_GPIO1_IO05_CCMSRCGPCMIX_INT_BOOT
> > > 0x003C 0x02A4 0x0000 0x6 0x0 +#define
> > > MX8MN_IOMUXC_GPIO1_IO06_GPIO1_IO6
> > > 0x0040 0x02A8 0x0000 0x0 0x0 +#define
> > > MX8MN_IOMUXC_GPIO1_IO06_ENET1_MDC
> > > 0x0040 0x02A8 0x0000 0x1 0x0 +#define
> > > MX8MN_IOMUXC_GPIO1_IO06_USDHC1_CD_B
> > > 0x0040 0x02A8 0x0000 0x5 0x0 +#define
> > > MX8MN_IOMUXC_GPIO1_IO06_CCMSRCGPCMIX_EXT_CLK3
> > > 0x0040 0x02A8 0x0000 0x6 0x0 +#define
> > > MX8MN_IOMUXC_GPIO1_IO07_GPIO1_IO7
> > > 0x0044 0x02AC 0x0000 0x0 0x0 +#define
> > > MX8MN_IOMUXC_GPIO1_IO07_ENET1_MDIO
> > > 0x0044 0x02AC 0x04C0 0x1 0x0 +#define
> > > MX8MN_IOMUXC_GPIO1_IO07_USDHC1_WP
> > > 0x0044 0x02AC 0x0000 0x5 0x0 +#define
> > > MX8MN_IOMUXC_GPIO1_IO07_CCMSRCGPCMIX_EXT_CLK4
> > > 0x0044 0x02AC 0x0000 0x6 0x0 +#define
> > > MX8MN_IOMUXC_GPIO1_IO08_GPIO1_IO8
> > > 0x0048 0x02B0 0x0000 0x0 0x0 +#define
> > > MX8MN_IOMUXC_GPIO1_IO08_ENET1_1588_EVENT0_IN
> > > 0x0048 0x02B0 0x0000 0x1 0x0 +#define
> > > MX8MN_IOMUXC_GPIO1_IO08_PWM1_OUT
> > > 0x0048 0x02B0 0x0000 0x2 0x0 +#define
> > > MX8MN_IOMUXC_GPIO1_IO08_USDHC2_RESET_B
> > > 0x0048 0x02B0 0x0000 0x5 0x0 +#define
> > > MX8MN_IOMUXC_GPIO1_IO08_CCMSRCGPCMIX_WAIT
> > > 0x0048 0x02B0 0x0000 0x6 0x0 +#define
> > > MX8MN_IOMUXC_GPIO1_IO09_GPIO1_IO9
> > > 0x004C 0x02B4 0x0000 0x0 0x0 +#define
> > > MX8MN_IOMUXC_GPIO1_IO09_ENET1_1588_EVENT0_OUT
> > > 0x004C 0x02B4 0x0000 0x1 0x0 +#define
> > > MX8MN_IOMUXC_GPIO1_IO09_PWM2_OUT
> > > 0x004C 0x02B4 0x0000 0x2 0x0 +#define
> > > MX8MN_IOMUXC_GPIO1_IO09_USDHC3_RESET_B
> > > 0x004C 0x02B4 0x0000 0x4 0x0 +#define
> > > MX8MN_IOMUXC_GPIO1_IO09_SDMA2_EXT_EVENT0
> > > 0x004C 0x02B4 0x0000 0x5 0x0 +#define
> > > MX8MN_IOMUXC_GPIO1_IO09_CCMSRCGPCMIX_STOP
> > > 0x004C 0x02B4 0x0000 0x6 0x0 +#define
> > > MX8MN_IOMUXC_GPIO1_IO10_GPIO1_IO10
> > > 0x0050 0x02B8 0x0000 0x0 0x0 +#define
> > > MX8MN_IOMUXC_GPIO1_IO10_USB1_OTG_ID
> > > 0x0050 0x02B8 0x0000 0x1 0x0 +#define
> > > MX8MN_IOMUXC_GPIO1_IO10_PWM3_OUT
> > > 0x0050 0x02B8 0x0000 0x2 0x0 +#define
> > > MX8MN_IOMUXC_GPIO1_IO11_GPIO1_IO11
> > > 0x0054 0x02BC 0x0000 0x0 0x0 +#define
> > > MX8MN_IOMUXC_GPIO1_IO11_PWM2_OUT
> > > 0x0054 0x02BC 0x0000 0x1 0x0 +#define
> > > MX8MN_IOMUXC_GPIO1_IO11_USDHC3_VSELECT
> > > 0x0054 0x02BC 0x0000 0x4 0x0 +#define
> > > MX8MN_IOMUXC_GPIO1_IO11_CCMSRCGPCMIX_PMIC_READY
> > > 0x0054 0x02BC 0x04BC 0x5 0x1 +#define
> > > MX8MN_IOMUXC_GPIO1_IO11_CCMSRCGPCMIX_OUT0
> > > 0x0054 0x02BC 0x0000 0x6 0x0 +#define
> > > MX8MN_IOMUXC_GPIO1_IO12_GPIO1_IO12
> > > 0x0058 0x02C0 0x0000 0x0 0x0 +#define
> > > MX8MN_IOMUXC_GPIO1_IO12_USB1_OTG_PWR
> > > 0x0058 0x02C0 0x0000 0x1 0x0 +#define
> > > MX8MN_IOMUXC_GPIO1_IO12_SDMA2_EXT_EVENT1
> > > 0x0058 0x02C0 0x0000 0x5 0x0 +#define
> > > MX8MN_IOMUXC_GPIO1_IO12_CCMSRCGPCMIX_OUT1
> > > 0x0058 0x02C0 0x0000 0x6 0x0 +#define
> > > MX8MN_IOMUXC_GPIO1_IO13_GPIO1_IO13
> > > 0x005C 0x02C4 0x0000 0x0 0x0 +#define
> > > MX8MN_IOMUXC_GPIO1_IO13_USB1_OTG_OC
> > > 0x005C 0x02C4 0x0000 0x1 0x0 +#define
> > > MX8MN_IOMUXC_GPIO1_IO13_PWM2_OUT
> > > 0x005C 0x02C4 0x0000 0x5 0x0 +#define
> > > MX8MN_IOMUXC_GPIO1_IO13_CCMSRCGPCMIX_OUT2
> > > 0x005C 0x02C4 0x0000 0x6 0x0 +#define
> > > MX8MN_IOMUXC_GPIO1_IO14_GPIO1_IO14
> > > 0x0060 0x02C8 0x0000 0x0 0x0 +#define
> > > MX8MN_IOMUXC_GPIO1_IO14_USDHC3_CD_B
> > > 0x0060 0x02C8 0x0598 0x4 0x2 +#define
> > > MX8MN_IOMUXC_GPIO1_IO14_PWM3_OUT
> > > 0x0060 0x02C8 0x0000 0x5 0x0 +#define
> > > MX8MN_IOMUXC_GPIO1_IO14_CCMSRCGPCMIX_CLKO1
> > > 0x0060 0x02C8 0x0000 0x6 0x0 +#define
> > > MX8MN_IOMUXC_GPIO1_IO15_GPIO1_IO15
> > > 0x0064 0x02CC 0x0000 0x0 0x0 +#define
> > > MX8MN_IOMUXC_GPIO1_IO15_USDHC3_WP
> > > 0x0064 0x02CC 0x05B8 0x4 0x2 +#define
> > > MX8MN_IOMUXC_GPIO1_IO15_PWM4_OUT
> > > 0x0064 0x02CC 0x0000 0x5 0x0 +#define
> > > MX8MN_IOMUXC_GPIO1_IO15_CCMSRCGPCMIX_CLKO2
> > > 0x0064 0x02CC 0x0000 0x6 0x0 +#define
> > > MX8MN_IOMUXC_ENET_MDC_ENET1_MDC
> > > 0x0068 0x02D0 0x0000 0x0 0x0 +#define
> > > MX8MN_IOMUXC_ENET_MDC_SAI6_TX_DATA0
> > > 0x0068 0x02D0 0x0000 0x2 0x0 +#define
> > > MX8MN_IOMUXC_ENET_MDC_PDM_BIT_STREAM3
> > > 0x0068 0x02D0 0x0540 0x3 0x1 +#define
> > > MX8MN_IOMUXC_ENET_MDC_SPDIF1_OUT
> > > 0x0068 0x02D0 0x0000 0x4 0x0 +#define
> > > MX8MN_IOMUXC_ENET_MDC_GPIO1_IO16
> > > 0x0068 0x02D0 0x0000 0x5 0x0 +#define
> > > MX8MN_IOMUXC_ENET_MDC_USDHC3_STROBE
> > > 0x0068 0x02D0 0x059C 0x6 0x1 +#define
> > > MX8MN_IOMUXC_ENET_MDIO_ENET1_MDIO
> > > 0x006C 0x02D4 0x04C0 0x0 0x1 +#define
> > > MX8MN_IOMUXC_ENET_MDIO_SAI6_TX_SYNC
> > > 0x006C 0x02D4 0x0000 0x2 0x0 +#define
> > > MX8MN_IOMUXC_ENET_MDIO_PDM_BIT_STREAM2
> > > 0x006C 0x02D4 0x053C 0x3 0x1 +#define
> > > MX8MN_IOMUXC_ENET_MDIO_SPDIF1_IN
> > > 0x006C 0x02D4 0x05CC 0x4 0x1 +#define
> > > MX8MN_IOMUXC_ENET_MDIO_GPIO1_IO17
> > > 0x006C 0x02D4 0x0000 0x5 0x0 +#define
> > > MX8MN_IOMUXC_ENET_MDIO_USDHC3_DATA5
> > > 0x006C 0x02D4 0x0550 0x6 0x1 +#define
> > > MX8MN_IOMUXC_ENET_TD3_ENET1_RGMII_TD3
> > > 0x0070 0x02D8 0x0000 0x0 0x0 +#define
> > > MX8MN_IOMUXC_ENET_TD3_SAI6_TX_BCLK
> > > 0x0070 0x02D8 0x0000 0x2 0x0 +#define
> > > MX8MN_IOMUXC_ENET_TD3_PDM_BIT_STREAM1
> > > 0x0070 0x02D8 0x0538 0x3 0x1 +#define
> > > MX8MN_IOMUXC_ENET_TD3_SPDIF1_EXT_CLK
> > > 0x0070 0x02D8 0x0568 0x4 0x1 +#define
> > > MX8MN_IOMUXC_ENET_TD3_GPIO1_IO18
> > > 0x0070 0x02D8 0x0000 0x5 0x0 +#define
> > > MX8MN_IOMUXC_ENET_TD3_USDHC3_DATA6
> > > 0x0070 0x02D8 0x0584 0x6 0x1 +#define
> > > MX8MN_IOMUXC_ENET_TD2_ENET1_RGMII_TD2
> > > 0x0074 0x02DC 0x0000 0x0 0x0 +#define
> > > MX8MN_IOMUXC_ENET_TD2_ENET1_TX_CLK
> > > 0x0074 0x02DC 0x05A4 0x1 0x0 +#define
> > > MX8MN_IOMUXC_ENET_TD2_CCMSRCGPCMIX_ENET_REF_CLK_ROOT
> > > 0x0074 0x02DC 0x05A4 0x1 0x0 +#define
> > > MX8MN_IOMUXC_ENET_TD2_SAI6_RX_DATA0
> > > 0x0074 0x02DC 0x0000 0x2 0x0 +#define
> > > MX8MN_IOMUXC_ENET_TD2_PDM_BIT_STREAM3
> > > 0x0074 0x02DC 0x0540 0x3 0x2 +#define
> > > MX8MN_IOMUXC_ENET_TD2_GPIO1_IO19
> > > 0x0074 0x02DC 0x0000 0x5 0x0 +#define
> > > MX8MN_IOMUXC_ENET_TD2_USDHC3_DATA7
> > > 0x0074 0x02DC 0x054C 0x6 0x1 +#define
> > > MX8MN_IOMUXC_ENET_TD1_ENET1_RGMII_TD1
> > > 0x0078 0x02E0 0x0000 0x0 0x0 +#define
> > > MX8MN_IOMUXC_ENET_TD1_SAI6_RX_SYNC
> > > 0x0078 0x02E0 0x0000 0x2 0x0 +#define
> > > MX8MN_IOMUXC_ENET_TD1_PDM_BIT_STREAM2
> > > 0x0078 0x02E0 0x053C 0x3 0x2 +#define
> > > MX8MN_IOMUXC_ENET_TD1_GPIO1_IO20
> > > 0x0078 0x02E0 0x0000 0x5 0x0 +#define
> > > MX8MN_IOMUXC_ENET_TD1_USDHC3_CD_B
> > > 0x0078 0x02E0 0x0598 0x6 0x3 +#define
> > > MX8MN_IOMUXC_ENET_TD0_ENET1_RGMII_TD0
> > > 0x007C 0x02E4 0x0000 0x0 0x0 +#define
> > > MX8MN_IOMUXC_ENET_TD0_SAI6_RX_BCLK
> > > 0x007C 0x02E4 0x0000 0x2 0x0 +#define
> > > MX8MN_IOMUXC_ENET_TD0_PDM_BIT_STREAM1
> > > 0x007C 0x02E4 0x0538 0x3 0x2 +#define
> > > MX8MN_IOMUXC_ENET_TD0_GPIO1_IO21
> > > 0x007C 0x02E4 0x0000 0x5 0x0 +#define
> > > MX8MN_IOMUXC_ENET_TD0_USDHC3_WP
> > > 0x007C 0x02E4 0x05B8 0x6 0x3 +#define
> > > MX8MN_IOMUXC_ENET_TX_CTL_ENET1_RGMII_TX_CTL
> > > 0x0080 0x02E8 0x0000 0x0 0x0 +#define
> > > MX8MN_IOMUXC_ENET_TX_CTL_SAI6_MCLK
> > > 0x0080 0x02E8 0x0000 0x2 0x0 +#define
> > > MX8MN_IOMUXC_ENET_TX_CTL_GPIO1_IO22
> > > 0x0080 0x02E8 0x0000 0x5 0x0 +#define
> > > MX8MN_IOMUXC_ENET_TX_CTL_USDHC3_DATA0
> > > 0x0080 0x02E8 0x05B4 0x6 0x1 +#define
> > > MX8MN_IOMUXC_ENET_TXC_ENET1_RGMII_TXC
> > > 0x0084 0x02EC 0x0000 0x0 0x0 +#define
> > > MX8MN_IOMUXC_ENET_TXC_ENET1_TX_ER
> > > 0x0084 0x02EC 0x0000 0x1 0x0 +#define
> > > MX8MN_IOMUXC_ENET_TXC_SAI7_TX_DATA0
> > > 0x0084 0x02EC 0x0000 0x2 0x0 +#define
> > > MX8MN_IOMUXC_ENET_TXC_GPIO1_IO23
> > > 0x0084 0x02EC 0x0000 0x5 0x0 +#define
> > > MX8MN_IOMUXC_ENET_TXC_USDHC3_DATA1
> > > 0x0084 0x02EC 0x05B0 0x6 0x1 +#define
> > > MX8MN_IOMUXC_ENET_RX_CTL_ENET1_RGMII_RX_CTL
> > > 0x0088 0x02F0 0x0574 0x0 0x0 +#define
> > > MX8MN_IOMUXC_ENET_RX_CTL_SAI7_TX_SYNC
> > > 0x0088 0x02F0 0x0000 0x2 0x0 +#define
> > > MX8MN_IOMUXC_ENET_RX_CTL_PDM_BIT_STREAM3
> > > 0x0088 0x02F0 0x0540 0x3 0x3 +#define
> > > MX8MN_IOMUXC_ENET_RX_CTL_GPIO1_IO24
> > > 0x0088 0x02F0 0x0000 0x5 0x0 +#define
> > > MX8MN_IOMUXC_ENET_RX_CTL_USDHC3_DATA2
> > > 0x0088 0x02F0 0x05E4 0x6 0x1 +#define
> > > MX8MN_IOMUXC_ENET_RXC_ENET1_RGMII_RXC
> > > 0x008C 0x02F4 0x0000 0x0 0x0 +#define
> > > MX8MN_IOMUXC_ENET_RXC_ENET1_RX_ER
> > > 0x008C 0x02F4 0x05C8 0x1 0x0 +#define
> > > MX8MN_IOMUXC_ENET_RXC_SAI7_TX_BCLK
> > > 0x008C 0x02F4 0x0000 0x2 0x0 +#define
> > > MX8MN_IOMUXC_ENET_RXC_PDM_BIT_STREAM2
> > > 0x008C 0x02F4 0x053C 0x3 0x3 +#define
> > > MX8MN_IOMUXC_ENET_RXC_GPIO1_IO25
> > > 0x008C 0x02F4 0x0000 0x5 0x0 +#define
> > > MX8MN_IOMUXC_ENET_RXC_USDHC3_DATA3
> > > 0x008C 0x02F4 0x05E0 0x6 0x1 +#define
> > > MX8MN_IOMUXC_ENET_RD0_ENET1_RGMII_RD0
> > > 0x0090 0x02F8 0x057C 0x0 0x0 +#define
> > > MX8MN_IOMUXC_ENET_RD0_SAI7_RX_DATA0
> > > 0x0090 0x02F8 0x0000 0x2 0x0 +#define
> > > MX8MN_IOMUXC_ENET_RD0_PDM_BIT_STREAM1
> > > 0x0090 0x02F8 0x0538 0x3 0x3 +#define
> > > MX8MN_IOMUXC_ENET_RD0_GPIO1_IO26
> > > 0x0090 0x02F8 0x0000 0x5 0x0 +#define
> > > MX8MN_IOMUXC_ENET_RD0_USDHC3_DATA4
> > > 0x0090 0x02F8 0x0558 0x6 0x1 +#define
> > > MX8MN_IOMUXC_ENET_RD1_ENET1_RGMII_RD1
> > > 0x0094 0x02FC 0x0554 0x0 0x0 +#define
> > > MX8MN_IOMUXC_ENET_RD1_SAI7_RX_SYNC
> > > 0x0094 0x02FC 0x0000 0x2 0x0 +#define
> > > MX8MN_IOMUXC_ENET_RD1_PDM_BIT_STREAM0
> > > 0x0094 0x02FC 0x0534 0x3 0x1 +#define
> > > MX8MN_IOMUXC_ENET_RD1_GPIO1_IO27
> > > 0x0094 0x02FC 0x0000 0x5 0x0 +#define
> > > MX8MN_IOMUXC_ENET_RD1_USDHC3_RESET_B
> > > 0x0094 0x02FC 0x0000 0x6 0x0 +#define
> > > MX8MN_IOMUXC_ENET_RD2_ENET1_RGMII_RD2
> > > 0x0098 0x0300 0x0000 0x0 0x0 +#define
> > > MX8MN_IOMUXC_ENET_RD2_SAI7_RX_BCLK
> > > 0x0098 0x0300 0x0000 0x2 0x0 +#define
> > > MX8MN_IOMUXC_ENET_RD2_PDM_CLK
> > > 0x0098 0x0300 0x0000 0x3 0x0 +#define
> > > MX8MN_IOMUXC_ENET_RD2_GPIO1_IO28
> > > 0x0098 0x0300 0x0000 0x5 0x0 +#define
> > > MX8MN_IOMUXC_ENET_RD2_USDHC3_CLK
> > > 0x0098 0x0300 0x05A0 0x6 0x1 +#define
> > > MX8MN_IOMUXC_ENET_RD3_ENET1_RGMII_RD3
> > > 0x009C 0x0304 0x0000 0x0 0x0 +#define
> > > MX8MN_IOMUXC_ENET_RD3_SAI7_MCLK
> > > 0x009C 0x0304 0x0000 0x2 0x0 +#define
> > > MX8MN_IOMUXC_ENET_RD3_SPDIF1_IN
> > > 0x009C 0x0304 0x05CC 0x3 0x5 +#define
> > > MX8MN_IOMUXC_ENET_RD3_GPIO1_IO29
> > > 0x009C 0x0304 0x0000 0x5 0x0 +#define
> > > MX8MN_IOMUXC_ENET_RD3_USDHC3_CMD
> > > 0x009C 0x0304 0x05DC 0x6 0x1 +#define
> > > MX8MN_IOMUXC_SD1_CLK_USDHC1_CLK
> > > 0x00A0 0x0308 0x0000 0x0 0x0 +#define
> > > MX8MN_IOMUXC_SD1_CLK_ENET1_MDC
> > > 0x00A0 0x0308 0x0000 0x1 0x0 +#define
> > > MX8MN_IOMUXC_SD1_CLK_UART1_DCE_TX
> > > 0x00A0 0x0308 0x0000 0x4 0x0 +#define
> > > MX8MN_IOMUXC_SD1_CLK_UART1_DTE_RX
> > > 0x00A0 0x0308 0x04F4 0x4 0x4 +#define
> > > MX8MN_IOMUXC_SD1_CLK_GPIO2_IO0
> > > 0x00A0 0x0308 0x0000 0x5 0x0 +#define
> > > MX8MN_IOMUXC_SD1_CMD_USDHC1_CMD
> > > 0x00A4 0x030C 0x0000 0x0 0x0 +#define
> > > MX8MN_IOMUXC_SD1_CMD_ENET1_MDIO
> > > 0x00A4 0x030C 0x04C0 0x1 0x3 +#define
> > > MX8MN_IOMUXC_SD1_CMD_UART1_DCE_RX
> > > 0x00A4 0x030C 0x04F4 0x4 0x5 +#define
> > > MX8MN_IOMUXC_SD1_CMD_UART1_DTE_TX
> > > 0x00A4 0x030C 0x0000 0x4 0x0 +#define
> > > MX8MN_IOMUXC_SD1_CMD_GPIO2_IO1
> > > 0x00A4 0x030C 0x0000 0x5 0x0 +#define
> > > MX8MN_IOMUXC_SD1_DATA0_USDHC1_DATA0
> > > 0x00A8 0x0310 0x0000 0x0 0x0 +#define
> > > MX8MN_IOMUXC_SD1_DATA0_ENET1_RGMII_TD1
> > > 0x00A8 0x0310 0x0000 0x1 0x0 +#define
> > > MX8MN_IOMUXC_SD1_DATA0_UART1_DCE_RTS_B
> > > 0x00A8 0x0310 0x04F0 0x4 0x4 +#define
> > > MX8MN_IOMUXC_SD1_DATA0_UART1_DTE_CTS_B
> > > 0x00A8 0x0310 0x0000 0x4 0x0 +#define
> > > MX8MN_IOMUXC_SD1_DATA0_GPIO2_IO2
> > > 0x00A8 0x0310 0x0000 0x5 0x0 +#define
> > > MX8MN_IOMUXC_SD1_DATA1_USDHC1_DATA1
> > > 0x00AC 0x0314 0x0000 0x0 0x0 +#define
> > > MX8MN_IOMUXC_SD1_DATA1_ENET1_RGMII_TD0
> > > 0x00AC 0x0314 0x0000 0x1 0x0 +#define
> > > MX8MN_IOMUXC_SD1_DATA1_UART1_DCE_CTS_B
> > > 0x00AC 0x0314 0x0000 0x4 0x0 +#define
> > > MX8MN_IOMUXC_SD1_DATA1_UART1_DTE_RTS_B
> > > 0x00AC 0x0314 0x04F0 0x4 0x5 +#define
> > > MX8MN_IOMUXC_SD1_DATA1_GPIO2_IO3
> > > 0x00AC 0x0314 0x0000 0x5 0x0 +#define
> > > MX8MN_IOMUXC_SD1_DATA2_USDHC1_DATA2
> > > 0x00B0 0x0318 0x0000 0x0 0x0 +#define
> > > MX8MN_IOMUXC_SD1_DATA2_ENET1_RGMII_RD0
> > > 0x00B0 0x0318 0x057C 0x1 0x1 +#define
> > > MX8MN_IOMUXC_SD1_DATA2_UART2_DCE_TX
> > > 0x00B0 0x0318 0x0000 0x4 0x0 +#define
> > > MX8MN_IOMUXC_SD1_DATA2_UART2_DTE_RX
> > > 0x00B0 0x0318 0x04FC 0x4 0x4 +#define
> > > MX8MN_IOMUXC_SD1_DATA2_GPIO2_IO4
> > > 0x00B0 0x0318 0x0000 0x5 0x0 +#define
> > > MX8MN_IOMUXC_SD1_DATA3_USDHC1_DATA3
> > > 0x00B4 0x031C 0x0000 0x0 0x0 +#define
> > > MX8MN_IOMUXC_SD1_DATA3_ENET1_RGMII_RD1
> > > 0x00B4 0x031C 0x0554 0x1 0x1 +#define
> > > MX8MN_IOMUXC_SD1_DATA3_UART2_DCE_RX
> > > 0x00B4 0x031C 0x04FC 0x4 0x5 +#define
> > > MX8MN_IOMUXC_SD1_DATA3_UART2_DTE_TX
> > > 0x00B4 0x031C 0x0000 0x4 0x0 +#define
> > > MX8MN_IOMUXC_SD1_DATA3_GPIO2_IO5
> > > 0x00B4 0x031C 0x0000 0x5 0x0 +#define
> > > MX8MN_IOMUXC_SD1_DATA4_USDHC1_DATA4
> > > 0x00B8 0x0320 0x0000 0x0 0x0 +#define
> > > MX8MN_IOMUXC_SD1_DATA4_ENET1_RGMII_TX_CTL
> > > 0x00B8 0x0320 0x0000 0x1 0x0 +#define
> > > MX8MN_IOMUXC_SD1_DATA4_I2C1_SCL
> > > 0x00B8 0x0320 0x055C 0x3 0x1 +#define
> > > MX8MN_IOMUXC_SD1_DATA4_UART2_DCE_RTS_B
> > > 0x00B8 0x0320 0x04F8 0x4 0x4 +#define
> > > MX8MN_IOMUXC_SD1_DATA4_UART2_DTE_CTS_B
> > > 0x00B8 0x0320 0x0000 0x4 0x0 +#define
> > > MX8MN_IOMUXC_SD1_DATA4_GPIO2_IO6
> > > 0x00B8 0x0320 0x0000 0x5 0x0 +#define
> > > MX8MN_IOMUXC_SD1_DATA5_USDHC1_DATA5
> > > 0x00BC 0x0324 0x0000 0x0 0x0 +#define
> > > MX8MN_IOMUXC_SD1_DATA5_ENET1_TX_ER
> > > 0x00BC 0x0324 0x0000 0x1 0x0 +#define
> > > MX8MN_IOMUXC_SD1_DATA5_I2C1_SDA
> > > 0x00BC 0x0324 0x056C 0x3 0x1 +#define
> > > MX8MN_IOMUXC_SD1_DATA5_UART2_DCE_CTS_B
> > > 0x00BC 0x0324 0x0000 0x4 0x0 +#define
> > > MX8MN_IOMUXC_SD1_DATA5_UART2_DTE_RTS_B
> > > 0x00BC 0x0324 0x04F8 0x4 0x5 +#define
> > > MX8MN_IOMUXC_SD1_DATA5_GPIO2_IO7
> > > 0x00BC 0x0324 0x0000 0x5 0x0 +#define
> > > MX8MN_IOMUXC_SD1_DATA6_USDHC1_DATA6
> > > 0x00C0 0x0328 0x0000 0x0 0x0 +#define
> > > MX8MN_IOMUXC_SD1_DATA6_ENET1_RGMII_RX_CTL
> > > 0x00C0 0x0328 0x0574 0x1 0x1 +#define
> > > MX8MN_IOMUXC_SD1_DATA6_I2C2_SCL
> > > 0x00C0 0x0328 0x05D0 0x3 0x1 +#define
> > > MX8MN_IOMUXC_SD1_DATA6_UART3_DCE_TX
> > > 0x00C0 0x0328 0x0000 0x4 0x0 +#define
> > > MX8MN_IOMUXC_SD1_DATA6_UART3_DTE_RX
> > > 0x00C0 0x0328 0x0504 0x4 0x4 +#define
> > > MX8MN_IOMUXC_SD1_DATA6_GPIO2_IO8
> > > 0x00C0 0x0328 0x0000 0x5 0x0 +#define
> > > MX8MN_IOMUXC_SD1_DATA7_USDHC1_DATA7
> > > 0x00C4 0x032C 0x0000 0x0 0x0 +#define
> > > MX8MN_IOMUXC_SD1_DATA7_ENET1_RX_ER
> > > 0x00C4 0x032C 0x05C8 0x1 0x1 +#define
> > > MX8MN_IOMUXC_SD1_DATA7_I2C2_SDA
> > > 0x00C4 0x032C 0x0560 0x3 0x1 +#define
> > > MX8MN_IOMUXC_SD1_DATA7_UART3_DCE_RX
> > > 0x00C4 0x032C 0x0504 0x4 0x5 +#define
> > > MX8MN_IOMUXC_SD1_DATA7_UART3_DTE_TX
> > > 0x00C4 0x032C 0x0000 0x4 0x0 +#define
> > > MX8MN_IOMUXC_SD1_DATA7_GPIO2_IO9
> > > 0x00C4 0x032C 0x0000 0x5 0x0 +#define
> > > MX8MN_IOMUXC_SD1_RESET_B_USDHC1_RESET_B
> > > 0x00C8 0x0330 0x0000 0x0 0x0 +#define
> > > MX8MN_IOMUXC_SD1_RESET_B_ENET1_TX_CLK
> > > 0x00C8 0x0330 0x05A4 0x1 0x1 +#define
> > > MX8MN_IOMUXC_SD1_RESET_B_CCMSRCGPCMIX_ENET_REF_CLK_ROOT
> > > 0x00C8 0x0330 0x05A4 0x1 0x0 +#define
> > > MX8MN_IOMUXC_SD1_RESET_B_I2C3_SCL
> > > 0x00C8 0x0330 0x0588 0x3 0x1 +#define
> > > MX8MN_IOMUXC_SD1_RESET_B_UART3_DCE_RTS_B
> > > 0x00C8 0x0330 0x0500 0x4 0x2 +#define
> > > MX8MN_IOMUXC_SD1_RESET_B_UART3_DTE_CTS_B
> > > 0x00C8 0x0330 0x0000 0x4 0x0 +#define
> > > MX8MN_IOMUXC_SD1_RESET_B_GPIO2_IO10
> > > 0x00C8 0x0330 0x0000 0x5 0x0 +#define
> > > MX8MN_IOMUXC_SD1_STROBE_USDHC1_STROBE
> > > 0x00CC 0x0334 0x0000 0x0 0x0 +#define
> > > MX8MN_IOMUXC_SD1_STROBE_I2C3_SDA
> > > 0x00CC 0x0334 0x05BC 0x3 0x1 +#define
> > > MX8MN_IOMUXC_SD1_STROBE_UART3_DCE_CTS_B
> > > 0x00CC 0x0334 0x0000 0x4 0x0 +#define
> > > MX8MN_IOMUXC_SD1_STROBE_UART3_DTE_RTS_B
> > > 0x00CC 0x0334 0x0500 0x4 0x3 +#define
> > > MX8MN_IOMUXC_SD1_STROBE_GPIO2_IO11
> > > 0x00CC 0x0334 0x0000 0x5 0x0 +#define
> > > MX8MN_IOMUXC_SD2_CD_B_USDHC2_CD_B
> > > 0x00D0 0x0338 0x0000 0x0 0x0 +#define
> > > MX8MN_IOMUXC_SD2_CD_B_GPIO2_IO12
> > > 0x00D0 0x0338 0x0000 0x5 0x0 +#define
> > > MX8MN_IOMUXC_SD2_CD_B_CCMSRCGPCMIX_TESTER_ACK
> > > 0x00D0 0x0338 0x0000 0x6 0x0 +#define
> > > MX8MN_IOMUXC_SD2_CLK_USDHC2_CLK
> > > 0x00D4 0x033C 0x0000 0x0 0x0 +#define
> > > MX8MN_IOMUXC_SD2_CLK_SAI5_RX_SYNC
> > > 0x00D4 0x033C 0x04E4 0x1 0x1 +#define
> > > MX8MN_IOMUXC_SD2_CLK_ECSPI2_SCLK
> > > 0x00D4 0x033C 0x0580 0x2 0x1 +#define
> > > MX8MN_IOMUXC_SD2_CLK_UART4_DCE_RX
> > > 0x00D4 0x033C 0x050C 0x3 0x4 +#define
> > > MX8MN_IOMUXC_SD2_CLK_UART4_DTE_TX
> > > 0x00D4 0x033C 0x0000 0x3 0x0 +#define
> > > MX8MN_IOMUXC_SD2_CLK_SAI5_MCLK
> > > 0x00D4 0x033C 0x0594 0x4 0x1 +#define
> > > MX8MN_IOMUXC_SD2_CLK_GPIO2_IO13
> > > 0x00D4 0x033C 0x0000 0x5 0x0 +#define
> > > MX8MN_IOMUXC_SD2_CLK_CCMSRCGPCMIX_OBSERVE0
> > > 0x00D4 0x033C 0x0000 0x6 0x0 +#define
> > > MX8MN_IOMUXC_SD2_CMD_USDHC2_CMD
> > > 0x00D8 0x0340 0x0000 0x0 0x0 +#define
> > > MX8MN_IOMUXC_SD2_CMD_SAI5_RX_BCLK
> > > 0x00D8 0x0340 0x04D0 0x1 0x1 +#define
> > > MX8MN_IOMUXC_SD2_CMD_ECSPI2_MOSI
> > > 0x00D8 0x0340 0x0590 0x2 0x1 +#define
> > > MX8MN_IOMUXC_SD2_CMD_UART4_DCE_TX
> > > 0x00D8 0x0340 0x0000 0x3 0x0 +#define
> > > MX8MN_IOMUXC_SD2_CMD_UART4_DTE_RX
> > > 0x00D8 0x0340 0x050C 0x3 0x5 +#define
> > > MX8MN_IOMUXC_SD2_CMD_PDM_CLK
> > > 0x00D8 0x0340 0x0000 0x4 0x0 +#define
> > > MX8MN_IOMUXC_SD2_CMD_GPIO2_IO14
> > > 0x00D8 0x0340 0x0000 0x5 0x0 +#define
> > > MX8MN_IOMUXC_SD2_CMD_CCMSRCGPCMIX_OBSERVE1
> > > 0x00D8 0x0340 0x0000 0x6 0x0 +#define
> > > MX8MN_IOMUXC_SD2_DATA0_USDHC2_DATA0
> > > 0x00DC 0x0344 0x0000 0x0 0x0 +#define
> > > MX8MN_IOMUXC_SD2_DATA0_SAI5_RX_DATA0
> > > 0x00DC 0x0344 0x04D4 0x1 0x1 +#define
> > > MX8MN_IOMUXC_SD2_DATA0_I2C4_SDA
> > > 0x00DC 0x0344 0x058C 0x2 0x1 +#define
> > > MX8MN_IOMUXC_SD2_DATA0_UART2_DCE_RX
> > > 0x00DC 0x0344 0x04FC 0x3 0x6 +#define
> > > MX8MN_IOMUXC_SD2_DATA0_UART2_DTE_TX
> > > 0x00DC 0x0344 0x0000 0x3 0x0 +#define
> > > MX8MN_IOMUXC_SD2_DATA0_PDM_BIT_STREAM0
> > > 0x00DC 0x0344 0x0534 0x4 0x2 +#define
> > > MX8MN_IOMUXC_SD2_DATA0_GPIO2_IO15
> > > 0x00DC 0x0344 0x0000 0x5 0x0 +#define
> > > MX8MN_IOMUXC_SD2_DATA0_CCMSRCGPCMIX_OBSERVE2
> > > 0x00DC 0x0344 0x0000 0x6 0x0 +#define
> > > MX8MN_IOMUXC_SD2_DATA1_USDHC2_DATA1
> > > 0x00E0 0x0348 0x0000 0x0 0x0 +#define
> > > MX8MN_IOMUXC_SD2_DATA1_SAI5_TX_SYNC
> > > 0x00E0 0x0348 0x04EC 0x1 0x1 +#define
> > > MX8MN_IOMUXC_SD2_DATA1_I2C4_SCL
> > > 0x00E0 0x0348 0x05D4 0x2 0x1 +#define
> > > MX8MN_IOMUXC_SD2_DATA1_UART2_DCE_TX
> > > 0x00E0 0x0348 0x0000 0x3 0x0 +#define
> > > MX8MN_IOMUXC_SD2_DATA1_UART2_DTE_RX
> > > 0x00E0 0x0348 0x04FC 0x3 0x7 +#define
> > > MX8MN_IOMUXC_SD2_DATA1_PDM_BIT_STREAM1
> > > 0x00E0 0x0348 0x0538 0x4 0x4 +#define
> > > MX8MN_IOMUXC_SD2_DATA1_GPIO2_IO16
> > > 0x00E0 0x0348 0x0000 0x5 0x0 +#define
> > > MX8MN_IOMUXC_SD2_DATA1_CCMSRCGPCMIX_WAIT
> > > 0x00E0 0x0348 0x0000 0x6 0x0 +#define
> > > MX8MN_IOMUXC_SD2_DATA2_USDHC2_DATA2
> > > 0x00E4 0x034C 0x0000 0x0 0x0 +#define
> > > MX8MN_IOMUXC_SD2_DATA2_SAI5_TX_BCLK
> > > 0x00E4 0x034C 0x04E8 0x1 0x1 +#define
> > > MX8MN_IOMUXC_SD2_DATA2_ECSPI2_SS0
> > > 0x00E4 0x034C 0x0570 0x2 0x2 +#define
> > > MX8MN_IOMUXC_SD2_DATA2_SPDIF1_OUT
> > > 0x00E4 0x034C 0x0000 0x3 0x0 +#define
> > > MX8MN_IOMUXC_SD2_DATA2_PDM_BIT_STREAM2
> > > 0x00E4 0x034C 0x053C 0x4 0x4 +#define
> > > MX8MN_IOMUXC_SD2_DATA2_GPIO2_IO17
> > > 0x00E4 0x034C 0x0000 0x5 0x0 +#define
> > > MX8MN_IOMUXC_SD2_DATA2_CCMSRCGPCMIX_STOP
> > > 0x00E4 0x034C 0x0000 0x6 0x0 +#define
> > > MX8MN_IOMUXC_SD2_DATA3_USDHC2_DATA3
> > > 0x00E8 0x0350 0x0000 0x0 0x0 +#define
> > > MX8MN_IOMUXC_SD2_DATA3_SAI5_TX_DATA0
> > > 0x00E8 0x0350 0x0000 0x1 0x0 +#define
> > > MX8MN_IOMUXC_SD2_DATA3_ECSPI2_MISO
> > > 0x00E8 0x0350 0x0578 0x2 0x1 +#define
> > > MX8MN_IOMUXC_SD2_DATA3_SPDIF1_IN
> > > 0x00E8 0x0350 0x05CC 0x3 0x2 +#define
> > > MX8MN_IOMUXC_SD2_DATA3_PDM_BIT_STREAM3
> > > 0x00E8 0x0350 0x0540 0x4 0x4 +#define
> > > MX8MN_IOMUXC_SD2_DATA3_GPIO2_IO18
> > > 0x00E8 0x0350 0x0000 0x5 0x0 +#define
> > > MX8MN_IOMUXC_SD2_DATA3_CCMSRCGPCMIX_EARLY_RESET
> > > 0x00E8 0x0350 0x0000 0x6 0x0 +#define
> > > MX8MN_IOMUXC_SD2_RESET_B_USDHC2_RESET_B
> > > 0x00EC 0x0354 0x0000 0x0 0x0 +#define
> > > MX8MN_IOMUXC_SD2_RESET_B_GPIO2_IO19
> > > 0x00EC 0x0354 0x0000 0x5 0x0 +#define
> > > MX8MN_IOMUXC_SD2_RESET_B_CCMSRCGPCMIX_SYSTEM_RESET
> > > 0x00EC 0x0354 0x0000 0x6 0x0 +#define
> > > MX8MN_IOMUXC_SD2_WP_USDHC2_WP
> > > 0x00F0 0x0358 0x0000 0x0 0x0 +#define
> > > MX8MN_IOMUXC_SD2_WP_GPIO2_IO20
> > > 0x00F0 0x0358 0x0000 0x5 0x0 +#define
> > > MX8MN_IOMUXC_SD2_WP_CORESIGHT_EVENTI
> > > 0x00F0 0x0358 0x0000 0x6 0x0 +#define
> > > MX8MN_IOMUXC_NAND_ALE_RAWNAND_ALE
> > > 0x00F4 0x035C 0x0000 0x0 0x0 +#define
> > > MX8MN_IOMUXC_NAND_ALE_QSPI_A_SCLK
> > > 0x00F4 0x035C 0x0000 0x1 0x0 +#define
> > > MX8MN_IOMUXC_NAND_ALE_PDM_BIT_STREAM0
> > > 0x00F4 0x035C 0x0534 0x3 0x3 +#define
> > > MX8MN_IOMUXC_NAND_ALE_UART3_DCE_RX
> > > 0x00F4 0x035C 0x0504 0x4 0x6 +#define
> > > MX8MN_IOMUXC_NAND_ALE_UART3_DTE_TX
> > > 0x00F4 0x035C 0x0000 0x4 0x0 +#define
> > > MX8MN_IOMUXC_NAND_ALE_GPIO3_IO0
> > > 0x00F4 0x035C 0x0000 0x5 0x0 +#define
> > > MX8MN_IOMUXC_NAND_ALE_CORESIGHT_TRACE_CLK
> > > 0x00F4 0x035C 0x0000 0x6 0x0 +#define
> > > MX8MN_IOMUXC_NAND_CE0_B_RAWNAND_CE0_B
> > > 0x00F8 0x0360 0x0000 0x0 0x0 +#define
> > > MX8MN_IOMUXC_NAND_CE0_B_QSPI_A_SS0_B
> > > 0x00F8 0x0360 0x0000 0x1 0x0 +#define
> > > MX8MN_IOMUXC_NAND_CE0_B_PDM_BIT_STREAM1
> > > 0x00F8 0x0360 0x0538 0x3 0x5 +#define
> > > MX8MN_IOMUXC_NAND_CE0_B_UART3_DCE_TX
> > > 0x00F8 0x0360 0x0000 0x4 0x0 +#define
> > > MX8MN_IOMUXC_NAND_CE0_B_UART3_DTE_RX
> > > 0x00F8 0x0360 0x0504 0x4 0x7 +#define
> > > MX8MN_IOMUXC_NAND_CE0_B_GPIO3_IO1
> > > 0x00F8 0x0360 0x0000 0x5 0x0 +#define
> > > MX8MN_IOMUXC_NAND_CE0_B_CORESIGHT_TRACE_CTL
> > > 0x00F8 0x0360 0x0000 0x6 0x0 +#define
> > > MX8MN_IOMUXC_NAND_CE1_B_RAWNAND_CE1_B
> > > 0x00FC 0x0364 0x0000 0x0 0x0 +#define
> > > MX8MN_IOMUXC_NAND_CE1_B_QSPI_A_SS1_B
> > > 0x00FC 0x0364 0x0000 0x1 0x0 +#define
> > > MX8MN_IOMUXC_NAND_CE1_B_USDHC3_STROBE
> > > 0x00FC 0x0364 0x059C 0x2 0x0 +#define
> > > MX8MN_IOMUXC_NAND_CE1_B_PDM_BIT_STREAM0
> > > 0x00FC 0x0364 0x0534 0x3 0x4 +#define
> > > MX8MN_IOMUXC_NAND_CE1_B_I2C4_SCL
> > > 0x00FC 0x0364 0x05D4 0x4 0x2 +#define
> > > MX8MN_IOMUXC_NAND_CE1_B_GPIO3_IO2
> > > 0x00FC 0x0364 0x0000 0x5 0x0 +#define
> > > MX8MN_IOMUXC_NAND_CE1_B_CORESIGHT_TRACE0
> > > 0x00FC 0x0364 0x0000 0x6 0x0 +#define
> > > MX8MN_IOMUXC_NAND_CE2_B_RAWNAND_CE2_B
> > > 0x0100 0x0368 0x0000 0x0 0x0 +#define
> > > MX8MN_IOMUXC_NAND_CE2_B_QSPI_B_SS0_B
> > > 0x0100 0x0368 0x0000 0x1 0x0 +#define
> > > MX8MN_IOMUXC_NAND_CE2_B_USDHC3_DATA5
> > > 0x0100 0x0368 0x0550 0x2 0x0 +#define
> > > MX8MN_IOMUXC_NAND_CE2_B_PDM_BIT_STREAM1
> > > 0x0100 0x0368 0x0538 0x3 0x6 +#define
> > > MX8MN_IOMUXC_NAND_CE2_B_I2C4_SDA
> > > 0x0100 0x0368 0x058C 0x4 0x2 +#define
> > > MX8MN_IOMUXC_NAND_CE2_B_GPIO3_IO3
> > > 0x0100 0x0368 0x0000 0x5 0x0 +#define
> > > MX8MN_IOMUXC_NAND_CE2_B_CORESIGHT_TRACE1
> > > 0x0100 0x0368 0x0000 0x6 0x0 +#define
> > > MX8MN_IOMUXC_NAND_CE3_B_RAWNAND_CE3_B
> > > 0x0104 0x036C 0x0000 0x0 0x0 +#define
> > > MX8MN_IOMUXC_NAND_CE3_B_QSPI_B_SS1_B
> > > 0x0104 0x036C 0x0000 0x1 0x0 +#define
> > > MX8MN_IOMUXC_NAND_CE3_B_USDHC3_DATA6
> > > 0x0104 0x036C 0x0584 0x2 0x0 +#define
> > > MX8MN_IOMUXC_NAND_CE3_B_PDM_BIT_STREAM2
> > > 0x0104 0x036C 0x053C 0x3 0x5 +#define
> > > MX8MN_IOMUXC_NAND_CE3_B_I2C3_SDA
> > > 0x0104 0x036C 0x05BC 0x4 0x2 +#define
> > > MX8MN_IOMUXC_NAND_CE3_B_GPIO3_IO4
> > > 0x0104 0x036C 0x0000 0x5 0x0 +#define
> > > MX8MN_IOMUXC_NAND_CE3_B_CORESIGHT_TRACE2
> > > 0x0104 0x036C 0x0000 0x6 0x0 +#define
> > > MX8MN_IOMUXC_NAND_CLE_RAWNAND_CLE
> > > 0x0108 0x0370 0x0000 0x0 0x0 +#define
> > > MX8MN_IOMUXC_NAND_CLE_QSPI_B_SCLK
> > > 0x0108 0x0370 0x0000 0x1 0x0 +#define
> > > MX8MN_IOMUXC_NAND_CLE_USDHC3_DATA7
> > > 0x0108 0x0370 0x054C 0x2 0x0 +#define
> > > MX8MN_IOMUXC_NAND_CLE_GPIO3_IO5
> > > 0x0108 0x0370 0x0000 0x5 0x0 +#define
> > > MX8MN_IOMUXC_NAND_CLE_CORESIGHT_TRACE3
> > > 0x0108 0x0370 0x0000 0x6 0x0 +#define
> > > MX8MN_IOMUXC_NAND_DATA00_RAWNAND_DATA00
> > > 0x010C 0x0374 0x0000 0x0 0x0 +#define
> > > MX8MN_IOMUXC_NAND_DATA00_QSPI_A_DATA0
> > > 0x010C 0x0374 0x0000 0x1 0x0 +#define
> > > MX8MN_IOMUXC_NAND_DATA00_PDM_BIT_STREAM2
> > > 0x010C 0x0374 0x053C 0x3 0x6 +#define
> > > MX8MN_IOMUXC_NAND_DATA00_UART4_DCE_RX
> > > 0x010C 0x0374 0x050C 0x4 0x6 +#define
> > > MX8MN_IOMUXC_NAND_DATA00_UART4_DTE_TX
> > > 0x010C 0x0374 0x0000 0x4 0x0 +#define
> > > MX8MN_IOMUXC_NAND_DATA00_GPIO3_IO6
> > > 0x010C 0x0374 0x0000 0x5 0x0 +#define
> > > MX8MN_IOMUXC_NAND_DATA00_CORESIGHT_TRACE4
> > > 0x010C 0x0374 0x0000 0x6 0x0 +#define
> > > MX8MN_IOMUXC_NAND_DATA01_RAWNAND_DATA01
> > > 0x0110 0x0378 0x0000 0x0 0x0 +#define
> > > MX8MN_IOMUXC_NAND_DATA01_QSPI_A_DATA1
> > > 0x0110 0x0378 0x0000 0x1 0x0 +#define
> > > MX8MN_IOMUXC_NAND_DATA01_PDM_BIT_STREAM3
> > > 0x0110 0x0378 0x0540 0x3 0x5 +#define
> > > MX8MN_IOMUXC_NAND_DATA01_UART4_DCE_TX
> > > 0x0110 0x0378 0x0000 0x4 0x0 +#define
> > > MX8MN_IOMUXC_NAND_DATA01_UART4_DTE_RX
> > > 0x0110 0x0378 0x050C 0x4 0x7 +#define
> > > MX8MN_IOMUXC_NAND_DATA01_GPIO3_IO7
> > > 0x0110 0x0378 0x0000 0x5 0x0 +#define
> > > MX8MN_IOMUXC_NAND_DATA01_CORESIGHT_TRACE5
> > > 0x0110 0x0378 0x0000 0x6 0x0 +#define
> > > MX8MN_IOMUXC_NAND_DATA02_RAWNAND_DATA02
> > > 0x0114 0x037C 0x0000 0x0 0x0 +#define
> > > MX8MN_IOMUXC_NAND_DATA02_QSPI_A_DATA2
> > > 0x0114 0x037C 0x0000 0x1 0x0 +#define
> > > MX8MN_IOMUXC_NAND_DATA02_USDHC3_CD_B
> > > 0x0114 0x037C 0x0598 0x2 0x0 +#define
> > > MX8MN_IOMUXC_NAND_DATA02_I2C4_SDA
> > > 0x0114 0x037C 0x058C 0x4 0x3 +#define
> > > MX8MN_IOMUXC_NAND_DATA02_GPIO3_IO8
> > > 0x0114 0x037C 0x0000 0x5 0x0 +#define
> > > MX8MN_IOMUXC_NAND_DATA02_CORESIGHT_TRACE6
> > > 0x0114 0x037C 0x0000 0x6 0x0 +#define
> > > MX8MN_IOMUXC_NAND_DATA03_RAWNAND_DATA03
> > > 0x0118 0x0380 0x0000 0x0 0x0 +#define
> > > MX8MN_IOMUXC_NAND_DATA03_QSPI_A_DATA3
> > > 0x0118 0x0380 0x0000 0x1 0x0 +#define
> > > MX8MN_IOMUXC_NAND_DATA03_USDHC3_WP
> > > 0x0118 0x0380 0x05B8 0x2 0x0 +#define
> > > MX8MN_IOMUXC_NAND_DATA03_GPIO3_IO9
> > > 0x0118 0x0380 0x0000 0x5 0x0 +#define
> > > MX8MN_IOMUXC_NAND_DATA03_CORESIGHT_TRACE7
> > > 0x0118 0x0380 0x0000 0x6 0x0 +#define
> > > MX8MN_IOMUXC_NAND_DATA04_RAWNAND_DATA04
> > > 0x011C 0x0384 0x0000 0x0 0x0 +#define
> > > MX8MN_IOMUXC_NAND_DATA04_QSPI_B_DATA0
> > > 0x011C 0x0384 0x0000 0x1 0x0 +#define
> > > MX8MN_IOMUXC_NAND_DATA04_USDHC3_DATA0
> > > 0x011C 0x0384 0x05B4 0x2 0x0 +#define
> > > MX8MN_IOMUXC_NAND_DATA04_GPIO3_IO10
> > > 0x011C 0x0384 0x0000 0x5 0x0 +#define
> > > MX8MN_IOMUXC_NAND_DATA04_CORESIGHT_TRACE8
> > > 0x011C 0x0384 0x0000 0x6 0x0 +#define
> > > MX8MN_IOMUXC_NAND_DATA05_RAWNAND_DATA05
> > > 0x0120 0x0388 0x0000 0x0 0x0 +#define
> > > MX8MN_IOMUXC_NAND_DATA05_QSPI_B_DATA1
> > > 0x0120 0x0388 0x0000 0x1 0x0 +#define
> > > MX8MN_IOMUXC_NAND_DATA05_USDHC3_DATA1
> > > 0x0120 0x0388 0x05B0 0x2 0x0 +#define
> > > MX8MN_IOMUXC_NAND_DATA05_GPIO3_IO11
> > > 0x0120 0x0388 0x0000 0x5 0x0 +#define
> > > MX8MN_IOMUXC_NAND_DATA05_CORESIGHT_TRACE9
> > > 0x0120 0x0388 0x0000 0x6 0x0 +#define
> > > MX8MN_IOMUXC_NAND_DATA06_RAWNAND_DATA06
> > > 0x0124 0x038C 0x0000 0x0 0x0 +#define
> > > MX8MN_IOMUXC_NAND_DATA06_QSPI_B_DATA2
> > > 0x0124 0x038C 0x0000 0x1 0x0 +#define
> > > MX8MN_IOMUXC_NAND_DATA06_USDHC3_DATA2
> > > 0x0124 0x038C 0x05E4 0x2 0x0 +#define
> > > MX8MN_IOMUXC_NAND_DATA06_GPIO3_IO12
> > > 0x0124 0x038C 0x0000 0x5 0x0 +#define
> > > MX8MN_IOMUXC_NAND_DATA06_CORESIGHT_TRACE10
> > > 0x0124 0x038C 0x0000 0x6 0x0 +#define
> > > MX8MN_IOMUXC_NAND_DATA07_RAWNAND_DATA07
> > > 0x0128 0x0390 0x0000 0x0 0x0 +#define
> > > MX8MN_IOMUXC_NAND_DATA07_QSPI_B_DATA3
> > > 0x0128 0x0390 0x0000 0x1 0x0 +#define
> > > MX8MN_IOMUXC_NAND_DATA07_USDHC3_DATA3
> > > 0x0128 0x0390 0x05E0 0x2 0x0 +#define
> > > MX8MN_IOMUXC_NAND_DATA07_GPIO3_IO13
> > > 0x0128 0x0390 0x0000 0x5 0x0 +#define
> > > MX8MN_IOMUXC_NAND_DATA07_CORESIGHT_TRACE11
> > > 0x0128 0x0390 0x0000 0x6 0x0 +#define
> > > MX8MN_IOMUXC_NAND_DQS_RAWNAND_DQS
> > > 0x012C 0x0394 0x0000 0x0 0x0 +#define
> > > MX8MN_IOMUXC_NAND_DQS_QSPI_A_DQS
> > > 0x012C 0x0394 0x0000 0x1 0x0 +#define
> > > MX8MN_IOMUXC_NAND_DQS_PDM_CLK
> > > 0x012C 0x0394 0x0000 0x3 0x0 +#define
> > > MX8MN_IOMUXC_NAND_DQS_I2C3_SCL
> > > 0x012C 0x0394 0x0588 0x4 0x2 +#define
> > > MX8MN_IOMUXC_NAND_DQS_GPIO3_IO14
> > > 0x012C 0x0394 0x0000 0x5 0x0 +#define
> > > MX8MN_IOMUXC_NAND_DQS_CORESIGHT_TRACE12
> > > 0x012C 0x0394 0x0000 0x6 0x0 +#define
> > > MX8MN_IOMUXC_NAND_RE_B_RAWNAND_RE_B
> > > 0x0130 0x0398 0x0000 0x0 0x0 +#define
> > > MX8MN_IOMUXC_NAND_RE_B_QSPI_B_DQS
> > > 0x0130 0x0398 0x0000 0x1 0x0 +#define
> > > MX8MN_IOMUXC_NAND_RE_B_USDHC3_DATA4
> > > 0x0130 0x0398 0x0558 0x2 0x0 +#define
> > > MX8MN_IOMUXC_NAND_RE_B_PDM_BIT_STREAM1
> > > 0x0130 0x0398 0x0538 0x3 0x7 +#define
> > > MX8MN_IOMUXC_NAND_RE_B_GPIO3_IO15
> > > 0x0130 0x0398 0x0000 0x5 0x0 +#define
> > > MX8MN_IOMUXC_NAND_RE_B_CORESIGHT_TRACE13
> > > 0x0130 0x0398 0x0000 0x6 0x0 +#define
> > > MX8MN_IOMUXC_NAND_READY_B_RAWNAND_READY_B
> > > 0x0134 0x039C 0x0000 0x0 0x0 +#define
> > > MX8MN_IOMUXC_NAND_READY_B_USDHC3_RESET_B
> > > 0x0134 0x039C 0x0000 0x2 0x0 +#define
> > > MX8MN_IOMUXC_NAND_READY_B_PDM_BIT_STREAM3
> > > 0x0134 0x039C 0x0540 0x3 0x6 +#define
> > > MX8MN_IOMUXC_NAND_READY_B_I2C3_SCL
> > > 0x0134 0x039C 0x0588 0x4 0x3 +#define
> > > MX8MN_IOMUXC_NAND_READY_B_GPIO3_IO16
> > > 0x0134 0x039C 0x0000 0x5 0x0 +#define
> > > MX8MN_IOMUXC_NAND_READY_B_CORESIGHT_TRACE14
> > > 0x0134 0x039C 0x0000 0x6 0x0 +#define
> > > MX8MN_IOMUXC_NAND_WE_B_RAWNAND_WE_B
> > > 0x0138 0x03A0 0x0000 0x0 0x0 +#define
> > > MX8MN_IOMUXC_NAND_WE_B_USDHC3_CLK
> > > 0x0138 0x03A0 0x05A0 0x2 0x0 +#define
> > > MX8MN_IOMUXC_NAND_WE_B_I2C3_SDA
> > > 0x0138 0x03A0 0x05BC 0x4 0x3 +#define
> > > MX8MN_IOMUXC_NAND_WE_B_GPIO3_IO17
> > > 0x0138 0x03A0 0x0000 0x5 0x0 +#define
> > > MX8MN_IOMUXC_NAND_WE_B_CORESIGHT_TRACE15
> > > 0x0138 0x03A0 0x0000 0x6 0x0 +#define
> > > MX8MN_IOMUXC_NAND_WP_B_RAWNAND_WP_B
> > > 0x013C 0x03A4 0x0000 0x0 0x0 +#define
> > > MX8MN_IOMUXC_NAND_WP_B_USDHC3_CMD
> > > 0x013C 0x03A4 0x05DC 0x2 0x0 +#define
> > > MX8MN_IOMUXC_NAND_WP_B_I2C4_SDA
> > > 0x013C 0x03A4 0x058C 0x4 0x4 +#define
> > > MX8MN_IOMUXC_NAND_WP_B_GPIO3_IO18
> > > 0x013C 0x03A4 0x0000 0x5 0x0 +#define
> > > MX8MN_IOMUXC_NAND_WP_B_CORESIGHT_EVENTO
> > > 0x013C 0x03A4 0x0000 0x6 0x0 +#define
> > > MX8MN_IOMUXC_SAI5_RXFS_SAI5_RX_SYNC
> > > 0x0140 0x03A8 0x04E4 0x0 0x0 +#define
> > > MX8MN_IOMUXC_SAI5_RXFS_GPIO3_IO19
> > > 0x0140 0x03A8 0x0000 0x5 0x0 +#define
> > > MX8MN_IOMUXC_SAI5_RXC_SAI5_RX_BCLK
> > > 0x0144 0x03AC 0x04D0 0x0 0x0 +#define
> > > MX8MN_IOMUXC_SAI5_RXC_PDM_CLK
> > > 0x0144 0x03AC 0x0000 0x4 0x0 +#define
> > > MX8MN_IOMUXC_SAI5_RXC_GPIO3_IO20
> > > 0x0144 0x03AC 0x0000 0x5 0x0 +#define
> > > MX8MN_IOMUXC_SAI5_RXD0_SAI5_RX_DATA0
> > > 0x0148 0x03B0 0x04D4 0x0 0x0 +#define
> > > MX8MN_IOMUXC_SAI5_RXD0_PDM_BIT_STREAM0
> > > 0x0148 0x03B0 0x0534 0x4 0x0 +#define
> > > MX8MN_IOMUXC_SAI5_RXD0_GPIO3_IO21
> > > 0x0148 0x03B0 0x0000 0x5 0x0 +#define
> > > MX8MN_IOMUXC_SAI5_RXD1_SAI5_RX_DATA1
> > > 0x014C 0x03B4 0x04D8 0x0 0x0 +#define
> > > MX8MN_IOMUXC_SAI5_RXD1_SAI5_TX_SYNC
> > > 0x014C 0x03B4 0x04EC 0x3 0x0 +#define
> > > MX8MN_IOMUXC_SAI5_RXD1_PDM_BIT_STREAM1
> > > 0x014C 0x03B4 0x0538 0x4 0x0 +#define
> > > MX8MN_IOMUXC_SAI5_RXD1_GPIO3_IO22
> > > 0x014C 0x03B4 0x0000 0x5 0x0 +#define
> > > MX8MN_IOMUXC_SAI5_RXD2_SAI5_RX_DATA2
> > > 0x0150 0x03B8 0x04DC 0x0 0x0 +#define
> > > MX8MN_IOMUXC_SAI5_RXD2_SAI5_TX_BCLK
> > > 0x0150 0x03B8 0x04E8 0x3 0x0 +#define
> > > MX8MN_IOMUXC_SAI5_RXD2_PDM_BIT_STREAM2
> > > 0x0150 0x03B8 0x053C 0x4 0x0 +#define
> > > MX8MN_IOMUXC_SAI5_RXD2_GPIO3_IO23
> > > 0x0150 0x03B8 0x0000 0x5 0x0 +#define
> > > MX8MN_IOMUXC_SAI5_RXD3_SAI5_RX_DATA3
> > > 0x0154 0x03BC 0x04E0 0x0 0x0 +#define
> > > MX8MN_IOMUXC_SAI5_RXD3_SAI5_TX_DATA0
> > > 0x0154 0x03BC 0x0000 0x3 0x0 +#define
> > > MX8MN_IOMUXC_SAI5_RXD3_PDM_BIT_STREAM3
> > > 0x0154 0x03BC 0x0540 0x4 0x0 +#define
> > > MX8MN_IOMUXC_SAI5_RXD3_GPIO3_IO24
> > > 0x0154 0x03BC 0x0000 0x5 0x0 +#define
> > > MX8MN_IOMUXC_SAI5_MCLK_SAI5_MCLK
> > > 0x0158 0x03C0 0x0594 0x0 0x0 +#define
> > > MX8MN_IOMUXC_SAI5_MCLK_GPIO3_IO25
> > > 0x0158 0x03C0 0x0000 0x5 0x0 +#define
> > > MX8MN_IOMUXC_SAI2_RXFS_SAI2_RX_SYNC
> > > 0x01B0 0x0418 0x0000 0x0 0x0 +#define
> > > MX8MN_IOMUXC_SAI2_RXFS_SAI5_TX_SYNC
> > > 0x01B0 0x0418 0x04EC 0x1 0x2 +#define
> > > MX8MN_IOMUXC_SAI2_RXFS_SAI5_TX_DATA1
> > > 0x01B0 0x0418 0x0000 0x2 0x0 +#define
> > > MX8MN_IOMUXC_SAI2_RXFS_SAI2_RX_DATA1
> > > 0x01B0 0x0418 0x05AC 0x3 0x0 +#define
> > > MX8MN_IOMUXC_SAI2_RXFS_UART1_DCE_TX
> > > 0x01B0 0x0418 0x0000 0x4 0x0 +#define
> > > MX8MN_IOMUXC_SAI2_RXFS_UART1_DTE_RX
> > > 0x01B0 0x0418 0x04F4 0x4 0x2 +#define
> > > MX8MN_IOMUXC_SAI2_RXFS_GPIO4_IO21
> > > 0x01B0 0x0418 0x0000 0x5 0x0 +#define
> > > MX8MN_IOMUXC_SAI2_RXFS_PDM_BIT_STREAM2
> > > 0x01B0 0x0418 0x053C 0x6 0x7 +#define
> > > MX8MN_IOMUXC_SAI2_RXC_SAI2_RX_BCLK
> > > 0x01B4 0x041C 0x0000 0x0 0x0 +#define
> > > MX8MN_IOMUXC_SAI2_RXC_SAI5_TX_BCLK
> > > 0x01B4 0x041C 0x04E8 0x1 0x2 +#define
> > > MX8MN_IOMUXC_SAI2_RXC_UART1_DCE_RX
> > > 0x01B4 0x041C 0x04F4 0x4 0x3 +#define
> > > MX8MN_IOMUXC_SAI2_RXC_UART1_DTE_TX
> > > 0x01B4 0x041C 0x0000 0x4 0x0 +#define
> > > MX8MN_IOMUXC_SAI2_RXC_GPIO4_IO22
> > > 0x01B4 0x041C 0x0000 0x5 0x0 +#define
> > > MX8MN_IOMUXC_SAI2_RXC_PDM_BIT_STREAM1
> > > 0x01B4 0x041C 0x0538 0x6 0x8 +#define
> > > MX8MN_IOMUXC_SAI2_RXD0_SAI2_RX_DATA0
> > > 0x01B8 0x0420 0x0000 0x0 0x0 +#define
> > > MX8MN_IOMUXC_SAI2_RXD0_SAI5_TX_DATA0
> > > 0x01B8 0x0420 0x0000 0x1 0x0 +#define
> > > MX8MN_IOMUXC_SAI2_RXD0_SAI2_TX_DATA1
> > > 0x01B8 0x0420 0x0000 0x3 0x0 +#define
> > > MX8MN_IOMUXC_SAI2_RXD0_UART1_DCE_RTS_B
> > > 0x01B8 0x0420 0x04F0 0x4 0x2 +#define
> > > MX8MN_IOMUXC_SAI2_RXD0_UART1_DTE_CTS_B
> > > 0x01B8 0x0420 0x0000 0x4 0x0 +#define
> > > MX8MN_IOMUXC_SAI2_RXD0_GPIO4_IO23
> > > 0x01B8 0x0420 0x0000 0x5 0x0 +#define
> > > MX8MN_IOMUXC_SAI2_RXD0_PDM_BIT_STREAM3
> > > 0x01B8 0x0420 0x0540 0x6 0x7 +#define
> > > MX8MN_IOMUXC_SAI2_TXFS_SAI2_TX_SYNC
> > > 0x01BC 0x0424 0x0000 0x0 0x0 +#define
> > > MX8MN_IOMUXC_SAI2_TXFS_SAI5_TX_DATA1
> > > 0x01BC 0x0424 0x0000 0x1 0x0 +#define
> > > MX8MN_IOMUXC_SAI2_TXFS_SAI2_TX_DATA1
> > > 0x01BC 0x0424 0x0000 0x3 0x0 +#define
> > > MX8MN_IOMUXC_SAI2_TXFS_UART1_DCE_CTS_B
> > > 0x01BC 0x0424 0x0000 0x4 0x0 +#define
> > > MX8MN_IOMUXC_SAI2_TXFS_UART1_DTE_RTS_B
> > > 0x01BC 0x0424 0x04F0 0x4 0x3 +#define
> > > MX8MN_IOMUXC_SAI2_TXFS_GPIO4_IO24
> > > 0x01BC 0x0424 0x0000 0x5 0x0 +#define
> > > MX8MN_IOMUXC_SAI2_TXFS_PDM_BIT_STREAM2
> > > 0x01BC 0x0424 0x053C 0x6 0x8 +#define
> > > MX8MN_IOMUXC_SAI2_TXC_SAI2_TX_BCLK
> > > 0x01C0 0x0428 0x0000 0x0 0x0 +#define
> > > MX8MN_IOMUXC_SAI2_TXC_SAI5_TX_DATA2
> > > 0x01C0 0x0428 0x0000 0x1 0x0 +#define
> > > MX8MN_IOMUXC_SAI2_TXC_GPIO4_IO25
> > > 0x01C0 0x0428 0x0000 0x5 0x0 +#define
> > > MX8MN_IOMUXC_SAI2_TXC_PDM_BIT_STREAM1
> > > 0x01C0 0x0428 0x0538 0x6 0x9 +#define
> > > MX8MN_IOMUXC_SAI2_TXD0_SAI2_TX_DATA0
> > > 0x01C4 0x042C 0x0000 0x0 0x0 +#define
> > > MX8MN_IOMUXC_SAI2_TXD0_SAI5_TX_DATA3
> > > 0x01C4 0x042C 0x0000 0x1 0x0 +#define
> > > MX8MN_IOMUXC_SAI2_TXD0_GPIO4_IO26
> > > 0x01C4 0x042C 0x0000 0x5 0x0 +#define
> > > MX8MN_IOMUXC_SAI2_TXD0_CCMSRCGPCMIX_BOOT_MODE4
> > > 0x01C4 0x042C 0x0540 0x6 0x8 +#define
> > > MX8MN_IOMUXC_SAI2_MCLK_SAI2_MCLK
> > > 0x01C8 0x0430 0x0000 0x0 0x0 +#define
> > > MX8MN_IOMUXC_SAI2_MCLK_SAI5_MCLK
> > > 0x01C8 0x0430 0x0594 0x1 0x2 +#define
> > > MX8MN_IOMUXC_SAI2_MCLK_GPIO4_IO27
> > > 0x01C8 0x0430 0x0000 0x5 0x0 +#define
> > > MX8MN_IOMUXC_SAI2_MCLK_SAI3_MCLK
> > > 0x01C8 0x0430 0x05C0 0x6 0x1 +#define
> > > MX8MN_IOMUXC_SAI3_RXFS_SAI3_RX_SYNC
> > > 0x01CC 0x0434 0x0000 0x0 0x0 +#define
> > > MX8MN_IOMUXC_SAI3_RXFS_GPT1_CAPTURE1
> > > 0x01CC 0x0434 0x05F0 0x1 0x0 +#define
> > > MX8MN_IOMUXC_SAI3_RXFS_SAI5_RX_SYNC
> > > 0x01CC 0x0434 0x04E4 0x2 0x2 +#define
> > > MX8MN_IOMUXC_SAI3_RXFS_SAI3_RX_DATA1
> > > 0x01CC 0x0434 0x0000 0x3 0x0 +#define
> > > MX8MN_IOMUXC_SAI3_RXFS_SPDIF1_IN
> > > 0x01CC 0x0434 0x05CC 0x4 0x3 +#define
> > > MX8MN_IOMUXC_SAI3_RXFS_GPIO4_IO28
> > > 0x01CC 0x0434 0x0000 0x5 0x0 +#define
> > > MX8MN_IOMUXC_SAI3_RXFS_PDM_BIT_STREAM0
> > > 0x01CC 0x0434 0x0534 0x6 0x5 +#define
> > > MX8MN_IOMUXC_SAI3_RXC_SAI3_RX_BCLK
> > > 0x01D0 0x0438 0x0000 0x0 0x0 +#define
> > > MX8MN_IOMUXC_SAI3_RXC_GPT1_CLK
> > > 0x01D0 0x0438 0x05E8 0x1 0x0 +#define
> > > MX8MN_IOMUXC_SAI3_RXC_SAI5_RX_BCLK
> > > 0x01D0 0x0438 0x04D0 0x2 0x2 +#define
> > > MX8MN_IOMUXC_SAI3_RXC_SAI2_RX_DATA1
> > > 0x01D0 0x0438 0x05AC 0x3 0x2 +#define
> > > MX8MN_IOMUXC_SAI3_RXC_UART2_DCE_CTS_B
> > > 0x01D0 0x0438 0x0000 0x4 0x0 +#define
> > > MX8MN_IOMUXC_SAI3_RXC_UART2_DTE_RTS_B
> > > 0x01D0 0x0438 0x04F8 0x4 0x2 +#define
> > > MX8MN_IOMUXC_SAI3_RXC_GPIO4_IO29
> > > 0x01D0 0x0438 0x0000 0x5 0x0 +#define
> > > MX8MN_IOMUXC_SAI3_RXC_PDM_CLK
> > > 0x01D0 0x0438 0x0000 0x6 0x0 +#define
> > > MX8MN_IOMUXC_SAI3_RXD_SAI3_RX_DATA0
> > > 0x01D4 0x043C 0x0000 0x0 0x0 +#define
> > > MX8MN_IOMUXC_SAI3_RXD_GPT1_COMPARE1
> > > 0x01D4 0x043C 0x0000 0x1 0x0 +#define
> > > MX8MN_IOMUXC_SAI3_RXD_SAI5_RX_DATA0
> > > 0x01D4 0x043C 0x04D4 0x2 0x2 +#define
> > > MX8MN_IOMUXC_SAI3_RXD_SAI3_TX_DATA1
> > > 0x01D4 0x043C 0x0000 0x3 0x0 +#define
> > > MX8MN_IOMUXC_SAI3_RXD_UART2_DCE_RTS_B
> > > 0x01D4 0x043C 0x04F8 0x4 0x3 +#define
> > > MX8MN_IOMUXC_SAI3_RXD_UART2_DTE_CTS_B
> > > 0x01D4 0x043C 0x0000 0x4 0x0 +#define
> > > MX8MN_IOMUXC_SAI3_RXD_GPIO4_IO30
> > > 0x01D4 0x043C 0x0000 0x5 0x0 +#define
> > > MX8MN_IOMUXC_SAI3_RXD_PDM_BIT_STREAM1
> > > 0x01D4 0x043C 0x0538 0x6 0x10 +#define
> > > MX8MN_IOMUXC_SAI3_TXFS_SAI3_TX_SYNC
> > > 0x01D8 0x0440 0x0000 0x0 0x0 +#define
> > > MX8MN_IOMUXC_SAI3_TXFS_GPT1_CAPTURE2
> > > 0x01D8 0x0440 0x05EC 0x1 0x0 +#define
> > > MX8MN_IOMUXC_SAI3_TXFS_SAI5_RX_DATA1
> > > 0x01D8 0x0440 0x04D8 0x2 0x1 +#define
> > > MX8MN_IOMUXC_SAI3_TXFS_SAI3_TX_DATA1
> > > 0x01D8 0x0440 0x0000 0x3 0x0 +#define
> > > MX8MN_IOMUXC_SAI3_TXFS_UART2_DCE_RX
> > > 0x01D8 0x0440 0x04FC 0x4 0x2 +#define
> > > MX8MN_IOMUXC_SAI3_TXFS_UART2_DTE_TX
> > > 0x01D8 0x0440 0x0000 0x4 0x0 +#define
> > > MX8MN_IOMUXC_SAI3_TXFS_GPIO4_IO31
> > > 0x01D8 0x0440 0x0000 0x5 0x0 +#define
> > > MX8MN_IOMUXC_SAI3_TXFS_PDM_BIT_STREAM3
> > > 0x01D8 0x0440 0x0540 0x6 0x9 +#define
> > > MX8MN_IOMUXC_SAI3_TXC_SAI3_TX_BCLK
> > > 0x01DC 0x0444 0x0000 0x0 0x0 +#define
> > > MX8MN_IOMUXC_SAI3_TXC_GPT1_COMPARE2
> > > 0x01DC 0x0444 0x0000 0x1 0x0 +#define
> > > MX8MN_IOMUXC_SAI3_TXC_SAI5_RX_DATA2
> > > 0x01DC 0x0444 0x04DC 0x2 0x1 +#define
> > > MX8MN_IOMUXC_SAI3_TXC_SAI2_TX_DATA1
> > > 0x01DC 0x0444 0x0000 0x3 0x0 +#define
> > > MX8MN_IOMUXC_SAI3_TXC_UART2_DCE_TX
> > > 0x01DC 0x0444 0x0000 0x4 0x0 +#define
> > > MX8MN_IOMUXC_SAI3_TXC_UART2_DTE_RX
> > > 0x01DC 0x0444 0x04FC 0x4 0x3 +#define
> > > MX8MN_IOMUXC_SAI3_TXC_GPIO5_IO0
> > > 0x01DC 0x0444 0x0000 0x5 0x0 +#define
> > > MX8MN_IOMUXC_SAI3_TXC_PDM_BIT_STREAM2
> > > 0x01DC 0x0444 0x053C 0x6 0x9 +#define
> > > MX8MN_IOMUXC_SAI3_TXD_SAI3_TX_DATA0
> > > 0x01E0 0x0448 0x0000 0x0 0x0 +#define
> > > MX8MN_IOMUXC_SAI3_TXD_GPT1_COMPARE3
> > > 0x01E0 0x0448 0x0000 0x1 0x0 +#define
> > > MX8MN_IOMUXC_SAI3_TXD_SAI5_RX_DATA3
> > > 0x01E0 0x0448 0x04E0 0x2 0x1 +#define
> > > MX8MN_IOMUXC_SAI3_TXD_SPDIF1_EXT_CLK
> > > 0x01E0 0x0448 0x0568 0x4 0x2 +#define
> > > MX8MN_IOMUXC_SAI3_TXD_GPIO5_IO1
> > > 0x01E0 0x0448 0x0000 0x5 0x0 +#define
> > > MX8MN_IOMUXC_SAI3_TXD_CCMSRCGPCMIX_BOOT_MODE5
> > > 0x01E0 0x0448 0x0000 0x6 0x0 +#define
> > > MX8MN_IOMUXC_SAI3_MCLK_SAI3_MCLK
> > > 0x01E4 0x044C 0x05C0 0x0 0x0 +#define
> > > MX8MN_IOMUXC_SAI3_MCLK_PWM4_OUT
> > > 0x01E4 0x044C 0x0000 0x1 0x0 +#define
> > > MX8MN_IOMUXC_SAI3_MCLK_SAI5_MCLK
> > > 0x01E4 0x044C 0x0594 0x2 0x3 +#define
> > > MX8MN_IOMUXC_SAI3_MCLK_SPDIF1_OUT
> > > 0x01E4 0x044C 0x0000 0x4 0x0 +#define
> > > MX8MN_IOMUXC_SAI3_MCLK_GPIO5_IO2
> > > 0x01E4 0x044C 0x0000 0x5 0x0 +#define
> > > MX8MN_IOMUXC_SAI3_MCLK_SPDIF1_IN
> > > 0x01E4 0x044C 0x05CC 0x6 0x4 +#define
> > > MX8MN_IOMUXC_SPDIF_TX_SPDIF1_OUT
> > > 0x01E8 0x0450 0x0000 0x0 0x0 +#define
> > > MX8MN_IOMUXC_SPDIF_TX_PWM3_OUT
> > > 0x01E8 0x0450 0x0000 0x1 0x0 +#define
> > > MX8MN_IOMUXC_SPDIF_TX_GPIO5_IO3
> > > 0x01E8 0x0450 0x0000 0x5 0x0 +#define
> > > MX8MN_IOMUXC_SPDIF_RX_SPDIF1_IN
> > > 0x01EC 0x0454 0x05CC 0x0 0x0 +#define
> > > MX8MN_IOMUXC_SPDIF_RX_PWM2_OUT
> > > 0x01EC 0x0454 0x0000 0x1 0x0 +#define
> > > MX8MN_IOMUXC_SPDIF_RX_GPIO5_IO4
> > > 0x01EC 0x0454 0x0000 0x5 0x0 +#define
> > > MX8MN_IOMUXC_SPDIF_EXT_CLK_SPDIF1_EXT_CLK
> > > 0x01F0 0x0458 0x0568 0x0 0x0 +#define
> > > MX8MN_IOMUXC_SPDIF_EXT_CLK_PWM1_OUT
> > > 0x01F0 0x0458 0x0000 0x1 0x0 +#define
> > > MX8MN_IOMUXC_SPDIF_EXT_CLK_GPIO5_IO5
> > > 0x01F0 0x0458 0x0000 0x5 0x0 +#define
> > > MX8MN_IOMUXC_ECSPI1_SCLK_ECSPI1_SCLK
> > > 0x01F4 0x045C 0x05D8 0x0 0x0 +#define
> > > MX8MN_IOMUXC_ECSPI1_SCLK_UART3_DCE_RX
> > > 0x01F4 0x045C 0x0504 0x1 0x0 +#define
> > > MX8MN_IOMUXC_ECSPI1_SCLK_UART3_DTE_TX
> > > 0x01F4 0x045C 0x0000 0x1 0x0 +#define
> > > MX8MN_IOMUXC_ECSPI1_SCLK_I2C1_SCL
> > > 0x01F4 0x045C 0x055C 0x2 0x2 +#define
> > > MX8MN_IOMUXC_ECSPI1_SCLK_SAI5_RX_SYNC
> > > 0x01F4 0x045C 0x04DC 0x3 0x2 +#define
> > > MX8MN_IOMUXC_ECSPI1_SCLK_GPIO5_IO6
> > > 0x01F4 0x045C 0x0000 0x5 0x0 +#define
> > > MX8MN_IOMUXC_ECSPI1_MOSI_ECSPI1_MOSI
> > > 0x01F8 0x0460 0x05A8 0x0 0x0 +#define
> > > MX8MN_IOMUXC_ECSPI1_MOSI_UART3_DCE_TX
> > > 0x01F8 0x0460 0x0000 0x1 0x0 +#define
> > > MX8MN_IOMUXC_ECSPI1_MOSI_UART3_DTE_RX
> > > 0x01F8 0x0460 0x0504 0x1 0x1 +#define
> > > MX8MN_IOMUXC_ECSPI1_MOSI_I2C1_SDA
> > > 0x01F8 0x0460 0x056C 0x2 0x2 +#define
> > > MX8MN_IOMUXC_ECSPI1_MOSI_SAI5_RX_BCLK
> > > 0x01F8 0x0460 0x04D0 0x3 0x3 +#define
> > > MX8MN_IOMUXC_ECSPI1_MOSI_GPIO5_IO7
> > > 0x01F8 0x0460 0x0000 0x5 0x0 +#define
> > > MX8MN_IOMUXC_ECSPI1_MISO_ECSPI1_MISO
> > > 0x01FC 0x0464 0x05C4 0x0 0x0 +#define
> > > MX8MN_IOMUXC_ECSPI1_MISO_UART3_DCE_CTS_B
> > > 0x01FC 0x0464 0x0000 0x1 0x0 +#define
> > > MX8MN_IOMUXC_ECSPI1_MISO_UART3_DTE_RTS_B
> > > 0x01FC 0x0464 0x0500 0x1 0x0 +#define
> > > MX8MN_IOMUXC_ECSPI1_MISO_I2C2_SCL
> > > 0x01FC 0x0464 0x05D0 0x2 0x2 +#define
> > > MX8MN_IOMUXC_ECSPI1_MISO_SAI5_RX_DATA0
> > > 0x01FC 0x0464 0x04D4 0x3 0x3 +#define
> > > MX8MN_IOMUXC_ECSPI1_MISO_GPIO5_IO8
> > > 0x01FC 0x0464 0x0000 0x5 0x0 +#define
> > > MX8MN_IOMUXC_ECSPI1_SS0_ECSPI1_SS0
> > > 0x0200 0x0468 0x0564 0x0 0x0 +#define
> > > MX8MN_IOMUXC_ECSPI1_SS0_UART3_DCE_RTS_B
> > > 0x0200 0x0468 0x0500 0x1 0x1 +#define
> > > MX8MN_IOMUXC_ECSPI1_SS0_UART3_DTE_CTS_B
> > > 0x0200 0x0468 0x0000 0x1 0x0 +#define
> > > MX8MN_IOMUXC_ECSPI1_SS0_I2C2_SDA
> > > 0x0200 0x0468 0x0560 0x2 0x2 +#define
> > > MX8MN_IOMUXC_ECSPI1_SS0_SAI5_RX_DATA1
> > > 0x0200 0x0468 0x04D8 0x3 0x2 +#define
> > > MX8MN_IOMUXC_ECSPI1_SS0_SAI5_TX_SYNC
> > > 0x0200 0x0468 0x04EC 0x4 0x3 +#define
> > > MX8MN_IOMUXC_ECSPI1_SS0_GPIO5_IO9
> > > 0x0200 0x0468 0x0000 0x5 0x0 +#define
> > > MX8MN_IOMUXC_ECSPI2_SCLK_ECSPI2_SCLK
> > > 0x0204 0x046C 0x0580 0x0 0x0 +#define
> > > MX8MN_IOMUXC_ECSPI2_SCLK_UART4_DCE_RX
> > > 0x0204 0x046C 0x050C 0x1 0x0 +#define
> > > MX8MN_IOMUXC_ECSPI2_SCLK_UART4_DTE_TX
> > > 0x0204 0x046C 0x0000 0x1 0x0 +#define
> > > MX8MN_IOMUXC_ECSPI2_SCLK_I2C3_SCL
> > > 0x0204 0x046C 0x0588 0x2 0x4 +#define
> > > MX8MN_IOMUXC_ECSPI2_SCLK_SAI5_RX_DATA2
> > > 0x0204 0x046C 0x0000 0x3 0x0 +#define
> > > MX8MN_IOMUXC_ECSPI2_SCLK_SAI5_TX_BCLK
> > > 0x0204 0x046C 0x04E8 0x4 0x3 +#define
> > > MX8MN_IOMUXC_ECSPI2_SCLK_GPIO5_IO10
> > > 0x0204 0x046C 0x0000 0x5 0x0 +#define
> > > MX8MN_IOMUXC_ECSPI2_MOSI_ECSPI2_MOSI
> > > 0x0208 0x0470 0x0590 0x0 0x0 +#define
> > > MX8MN_IOMUXC_ECSPI2_MOSI_UART4_DCE_TX
> > > 0x0208 0x0470 0x0000 0x1 0x0 +#define
> > > MX8MN_IOMUXC_ECSPI2_MOSI_UART4_DTE_RX
> > > 0x0208 0x0470 0x050C 0x1 0x1 +#define
> > > MX8MN_IOMUXC_ECSPI2_MOSI_I2C3_SDA
> > > 0x0208 0x0470 0x05BC 0x2 0x4 +#define
> > > MX8MN_IOMUXC_ECSPI2_MOSI_SAI5_RX_DATA3
> > > 0x0208 0x0470 0x04E0 0x3 0x2 +#define
> > > MX8MN_IOMUXC_ECSPI2_MOSI_SAI5_TX_DATA0
> > > 0x0208 0x0470 0x0000 0x4 0x0 +#define
> > > MX8MN_IOMUXC_ECSPI2_MOSI_GPIO5_IO11
> > > 0x0208 0x0470 0x0000 0x5 0x0 +#define
> > > MX8MN_IOMUXC_ECSPI2_MISO_ECSPI2_MISO
> > > 0x020C 0x0474 0x0578 0x0 0x0 +#define
> > > MX8MN_IOMUXC_ECSPI2_MISO_UART4_DCE_CTS_B
> > > 0x020C 0x0474 0x0000 0x1 0x0 +#define
> > > MX8MN_IOMUXC_ECSPI2_MISO_UART4_DTE_RTS_B
> > > 0x020C 0x0474 0x0508 0x1 0x0 +#define
> > > MX8MN_IOMUXC_ECSPI2_MISO_I2C4_SCL
> > > 0x020C 0x0474 0x05D4 0x2 0x3 +#define
> > > MX8MN_IOMUXC_ECSPI2_MISO_SAI5_MCLK
> > > 0x020C 0x0474 0x0594 0x3 0x4 +#define
> > > MX8MN_IOMUXC_ECSPI2_MISO_GPIO5_IO12
> > > 0x020C 0x0474 0x0000 0x5 0x0 +#define
> > > MX8MN_IOMUXC_ECSPI2_SS0_ECSPI2_SS0
> > > 0x0210 0x0478 0x0570 0x0 0x0 +#define
> > > MX8MN_IOMUXC_ECSPI2_SS0_UART4_DCE_RTS_B
> > > 0x0210 0x0478 0x0508 0x1 0x1 +#define
> > > MX8MN_IOMUXC_ECSPI2_SS0_UART4_DTE_CTS_B
> > > 0x0210 0x0478 0x0000 0x1 0x0 +#define
> > > MX8MN_IOMUXC_ECSPI2_SS0_I2C4_SDA
> > > 0x0210 0x0478 0x058C 0x2 0x5 +#define
> > > MX8MN_IOMUXC_ECSPI2_SS0_GPIO5_IO13
> > > 0x0210 0x0478 0x0000 0x5 0x0 +#define
> > > MX8MN_IOMUXC_I2C1_SCL_I2C1_SCL
> > > 0x0214 0x047C 0x055C 0x0 0x0 +#define
> > > MX8MN_IOMUXC_I2C1_SCL_ENET1_MDC
> > > 0x0214 0x047C 0x0000 0x1 0x0 +#define
> > > MX8MN_IOMUXC_I2C1_SCL_ECSPI1_SCLK
> > > 0x0214 0x047C 0x05D8 0x3 0x1 +#define
> > > MX8MN_IOMUXC_I2C1_SCL_GPIO5_IO14
> > > 0x0214 0x047C 0x0000 0x5 0x0 +#define
> > > MX8MN_IOMUXC_I2C1_SDA_I2C1_SDA
> > > 0x0218 0x0480 0x056C 0x0 0x0 +#define
> > > MX8MN_IOMUXC_I2C1_SDA_ENET1_MDIO
> > > 0x0218 0x0480 0x04C0 0x1 0x2 +#define
> > > MX8MN_IOMUXC_I2C1_SDA_ECSPI1_MOSI
> > > 0x0218 0x0480 0x05A8 0x3 0x1 +#define
> > > MX8MN_IOMUXC_I2C1_SDA_GPIO5_IO15
> > > 0x0218 0x0480 0x0000 0x5 0x0 +#define
> > > MX8MN_IOMUXC_I2C2_SCL_I2C2_SCL
> > > 0x021C 0x0484 0x05D0 0x0 0x0 +#define
> > > MX8MN_IOMUXC_I2C2_SCL_ENET1_1588_EVENT1_IN
> > > 0x021C 0x0484 0x0000 0x1 0x0 +#define
> > > MX8MN_IOMUXC_I2C2_SCL_USDHC3_CD_B
> > > 0x021C 0x0484 0x0598 0x2 0x1 +#define
> > > MX8MN_IOMUXC_I2C2_SCL_ECSPI1_MISO
> > > 0x021C 0x0484 0x05C4 0x3 0x1 +#define
> > > MX8MN_IOMUXC_I2C2_SCL_GPIO5_IO16
> > > 0x021C 0x0484 0x0000 0x5 0x0 +#define
> > > MX8MN_IOMUXC_I2C2_SDA_I2C2_SDA
> > > 0x0220 0x0488 0x0560 0x0 0x0 +#define
> > > MX8MN_IOMUXC_I2C2_SDA_ENET1_1588_EVENT1_OUT
> > > 0x0220 0x0488 0x0000 0x1 0x0 +#define
> > > MX8MN_IOMUXC_I2C2_SDA_USDHC3_WP
> > > 0x0220 0x0488 0x05B8 0x2 0x1 +#define
> > > MX8MN_IOMUXC_I2C2_SDA_ECSPI1_SS0
> > > 0x0220 0x0488 0x0564 0x3 0x1 +#define
> > > MX8MN_IOMUXC_I2C2_SDA_GPIO5_IO17
> > > 0x0220 0x0488 0x0000 0x5 0x0 +#define
> > > MX8MN_IOMUXC_I2C3_SCL_I2C3_SCL
> > > 0x0224 0x048C 0x0588 0x0 0x0 +#define
> > > MX8MN_IOMUXC_I2C3_SCL_PWM4_OUT
> > > 0x0224 0x048C 0x0000 0x1 0x0 +#define
> > > MX8MN_IOMUXC_I2C3_SCL_GPT2_CLK
> > > 0x0224 0x048C 0x0000 0x2 0x0 +#define
> > > MX8MN_IOMUXC_I2C3_SCL_ECSPI2_SCLK
> > > 0x0224 0x048C 0x0580 0x3 0x2 +#define
> > > MX8MN_IOMUXC_I2C3_SCL_GPIO5_IO18
> > > 0x0224 0x048C 0x0000 0x5 0x0 +#define
> > > MX8MN_IOMUXC_I2C3_SDA_I2C3_SDA
> > > 0x0228 0x0490 0x05BC 0x0 0x0 +#define
> > > MX8MN_IOMUXC_I2C3_SDA_PWM3_OUT
> > > 0x0228 0x0490 0x0000 0x1 0x0 +#define
> > > MX8MN_IOMUXC_I2C3_SDA_GPT3_CLK
> > > 0x0228 0x0490 0x0000 0x2 0x0 +#define
> > > MX8MN_IOMUXC_I2C3_SDA_ECSPI2_MOSI
> > > 0x0228 0x0490 0x0590 0x3 0x2 +#define
> > > MX8MN_IOMUXC_I2C3_SDA_GPIO5_IO19
> > > 0x0228 0x0490 0x0000 0x5 0x0 +#define
> > > MX8MN_IOMUXC_I2C4_SCL_I2C4_SCL
> > > 0x022C 0x0494 0x05D4 0x0 0x0 +#define
> > > MX8MN_IOMUXC_I2C4_SCL_PWM2_OUT
> > > 0x022C 0x0494 0x0000 0x1 0x0 +#define
> > > MX8MN_IOMUXC_I2C4_SCL_ECSPI2_MISO
> > > 0x022C 0x0494 0x0578 0x3 0x2 +#define
> > > MX8MN_IOMUXC_I2C4_SCL_GPIO5_IO20
> > > 0x022C 0x0494 0x0000 0x5 0x0 +#define
> > > MX8MN_IOMUXC_I2C4_SDA_I2C4_SDA
> > > 0x0230 0x0498 0x058C 0x0 0x0 +#define
> > > MX8MN_IOMUXC_I2C4_SDA_PWM1_OUT
> > > 0x0230 0x0498 0x0000 0x1 0x0 +#define
> > > MX8MN_IOMUXC_I2C4_SDA_ECSPI2_SS0
> > > 0x0230 0x0498 0x0570 0x3 0x1 +#define
> > > MX8MN_IOMUXC_I2C4_SDA_GPIO5_IO21
> > > 0x0230 0x0498 0x0000 0x5 0x0 +#define
> > > MX8MN_IOMUXC_UART1_RXD_UART1_DCE_RX
> > > 0x0234 0x049C 0x04F4 0x0 0x0 +#define
> > > MX8MN_IOMUXC_UART1_RXD_UART1_DTE_TX
> > > 0x0234 0x049C 0x0000 0x0 0x0 +#define
> > > MX8MN_IOMUXC_UART1_RXD_ECSPI3_SCLK
> > > 0x0234 0x049C 0x0000 0x1 0x0 +#define
> > > MX8MN_IOMUXC_UART1_RXD_GPIO5_IO22
> > > 0x0234 0x049C 0x0000 0x5 0x0 +#define
> > > MX8MN_IOMUXC_UART1_TXD_UART1_DCE_TX
> > > 0x0238 0x04A0 0x0000 0x0 0x0 +#define
> > > MX8MN_IOMUXC_UART1_TXD_UART1_DTE_RX
> > > 0x0238 0x04A0 0x04F4 0x0 0x1 +#define
> > > MX8MN_IOMUXC_UART1_TXD_ECSPI3_MOSI
> > > 0x0238 0x04A0 0x0000 0x1 0x0 +#define
> > > MX8MN_IOMUXC_UART1_TXD_GPIO5_IO23
> > > 0x0238 0x04A0 0x0000 0x5 0x0 +#define
> > > MX8MN_IOMUXC_UART2_RXD_UART2_DCE_RX
> > > 0x023C 0x04A4 0x04FC 0x0 0x0 +#define
> > > MX8MN_IOMUXC_UART2_RXD_UART2_DTE_TX
> > > 0x023C 0x04A4 0x0000 0x0 0x0 +#define
> > > MX8MN_IOMUXC_UART2_RXD_ECSPI3_MISO
> > > 0x023C 0x04A4 0x0000 0x1 0x0 +#define
> > > MX8MN_IOMUXC_UART2_RXD_GPT1_COMPARE3
> > > 0x023C 0x04A4 0x0000 0x3 0x0 +#define
> > > MX8MN_IOMUXC_UART2_RXD_GPIO5_IO24
> > > 0x023C 0x04A4 0x0000 0x5 0x0 +#define
> > > MX8MN_IOMUXC_UART2_TXD_UART2_DCE_TX
> > > 0x0240 0x04A8 0x0000 0x0 0x0 +#define
> > > MX8MN_IOMUXC_UART2_TXD_UART2_DTE_RX
> > > 0x0240 0x04A8 0x04FC 0x0 0x1 +#define
> > > MX8MN_IOMUXC_UART2_TXD_ECSPI3_SS0
> > > 0x0240 0x04A8 0x0000 0x1 0x0 +#define
> > > MX8MN_IOMUXC_UART2_TXD_GPT1_COMPARE2
> > > 0x0240 0x04A8 0x0000 0x3 0x0 +#define
> > > MX8MN_IOMUXC_UART2_TXD_GPIO5_IO25
> > > 0x0240 0x04A8 0x0000 0x5 0x0 +#define
> > > MX8MN_IOMUXC_UART3_RXD_UART3_DCE_RX
> > > 0x0244 0x04AC 0x0504 0x0 0x2 +#define
> > > MX8MN_IOMUXC_UART3_RXD_UART3_DTE_TX
> > > 0x0244 0x04AC 0x0000 0x0 0x0 +#define
> > > MX8MN_IOMUXC_UART3_RXD_UART1_DCE_CTS_B
> > > 0x0244 0x04AC 0x0000 0x1 0x0 +#define
> > > MX8MN_IOMUXC_UART3_RXD_UART1_DTE_RTS_B
> > > 0x0244 0x04AC 0x04F0 0x1 0x0 +#define
> > > MX8MN_IOMUXC_UART3_RXD_USDHC3_RESET_B
> > > 0x0244 0x04AC 0x0000 0x2 0x0 +#define
> > > MX8MN_IOMUXC_UART3_RXD_GPT1_CAPTURE2
> > > 0x0244 0x04AC 0x05EC 0x3 0x1 +#define
> > > MX8MN_IOMUXC_UART3_RXD_GPIO5_IO26
> > > 0x0244 0x04AC 0x0000 0x5 0x0 +#define
> > > MX8MN_IOMUXC_UART3_TXD_UART3_DCE_TX
> > > 0x0248 0x04B0 0x0000 0x0 0x0 +#define
> > > MX8MN_IOMUXC_UART3_TXD_UART3_DTE_RX
> > > 0x0248 0x04B0 0x0504 0x0 0x3 +#define
> > > MX8MN_IOMUXC_UART3_TXD_UART1_DCE_RTS_B
> > > 0x0248 0x04B0 0x04F0 0x1 0x1 +#define
> > > MX8MN_IOMUXC_UART3_TXD_UART1_DTE_CTS_B
> > > 0x0248 0x04B0 0x0000 0x1 0x0 +#define
> > > MX8MN_IOMUXC_UART3_TXD_USDHC3_VSELECT
> > > 0x0248 0x04B0 0x0000 0x2 0x0 +#define
> > > MX8MN_IOMUXC_UART3_TXD_GPT1_CLK
> > > 0x0248 0x04B0 0x05E8 0x3 0x1 +#define
> > > MX8MN_IOMUXC_UART3_TXD_GPIO5_IO27
> > > 0x0248 0x04B0 0x0000 0x5 0x0 +#define
> > > MX8MN_IOMUXC_UART4_RXD_UART4_DCE_RX
> > > 0x024C 0x04B4 0x050C 0x0 0x2 +#define
> > > MX8MN_IOMUXC_UART4_RXD_UART4_DTE_TX
> > > 0x024C 0x04B4 0x0000 0x0 0x0 +#define
> > > MX8MN_IOMUXC_UART4_RXD_UART2_DCE_CTS_B
> > > 0x024C 0x04B4 0x0000 0x1 0x0 +#define
> > > MX8MN_IOMUXC_UART4_RXD_UART2_DTE_RTS_B
> > > 0x024C 0x04B4 0x04F8 0x1 0x0 +#define
> > > MX8MN_IOMUXC_UART4_RXD_GPT1_COMPARE1
> > > 0x024C 0x04B4 0x0000 0x3 0x0 +#define
> > > MX8MN_IOMUXC_UART4_RXD_GPIO5_IO28
> > > 0x024C 0x04B4 0x0000 0x5 0x0 +#define
> > > MX8MN_IOMUXC_UART4_TXD_UART4_DCE_TX
> > > 0x0250 0x04B8 0x0000 0x0 0x0 +#define
> > > MX8MN_IOMUXC_UART4_TXD_UART4_DTE_RX
> > > 0x0250 0x04B8 0x050C 0x0 0x3 +#define
> > > MX8MN_IOMUXC_UART4_TXD_UART2_DCE_RTS_B
> > > 0x0250 0x04B8 0x04F8 0x1 0x1 +#define
> > > MX8MN_IOMUXC_UART4_TXD_UART2_DTE_CTS_B
> > > 0x0250 0x04B8 0x0000 0x1 0x0 +#define
> > > MX8MN_IOMUXC_UART4_TXD_GPT1_CAPTURE1
> > > 0x0250 0x04B8 0x05F0 0x3 0x1 +#define
> > > MX8MN_IOMUXC_UART4_TXD_GPIO5_IO29
> > > 0x0250 0x04B8 0x0000 0x5 0x0 + +#endif /* __DTS_IMX8MN_PINFUNC_H  
> > */  
> > > diff --git a/arch/arm/dts/imx8mn.dtsi b/arch/arm/dts/imx8mn.dtsi
> > > new file mode 100644 index 0000000000..f5eff35986 --- /dev/null
> > > +++ b/arch/arm/dts/imx8mn.dtsi @@ -0,0 +1,712 @@ +//
> > > SPDX-License-Identifier: (GPL-2.0+ OR MIT) +/*
> > > + * Copyright 2019 NXP
> > > + */
> > > +
> > > +#include <dt-bindings/clock/imx8mn-clock.h>
> > > +#include <dt-bindings/gpio/gpio.h>
> > > +#include <dt-bindings/input/input.h>
> > > +#include <dt-bindings/interrupt-controller/arm-gic.h>
> > > +
> > > +#include "imx8mn-pinfunc.h"
> > > +
> > > +/ {
> > > +	compatible = "fsl,imx8mn";
> > > +	interrupt-parent = <&gic>;
> > > +	#address-cells = <2>;
> > > +	#size-cells = <2>;
> > > +
> > > +	aliases {
> > > +		ethernet0 = &fec1;
> > > +		gpio0 = &gpio1;
> > > +		gpio1 = &gpio2;
> > > +		gpio2 = &gpio3;
> > > +		gpio3 = &gpio4;
> > > +		gpio4 = &gpio5;
> > > +		i2c0 = &i2c1;
> > > +		i2c1 = &i2c2;
> > > +		i2c2 = &i2c3;
> > > +		i2c3 = &i2c4;
> > > +		mmc0 = &usdhc1;
> > > +		mmc1 = &usdhc2;
> > > +		mmc2 = &usdhc3;
> > > +		serial0 = &uart1;
> > > +		serial1 = &uart2;
> > > +		serial2 = &uart3;
> > > +		serial3 = &uart4;
> > > +		spi0 = &ecspi1;
> > > +		spi1 = &ecspi2;
> > > +		spi2 = &ecspi3;
> > > +	};
> > > +
> > > +	cpus {
> > > +		#address-cells = <1>;
> > > +		#size-cells = <0>;
> > > +
> > > +		A53_0: cpu at 0 {
> > > +			device_type = "cpu";
> > > +			compatible = "arm,cortex-a53";
> > > +			reg = <0x0>;
> > > +			clock-latency = <61036>;
> > > +			clocks = <&clk IMX8MN_CLK_ARM>;
> > > +			enable-method = "psci";
> > > +			next-level-cache = <&A53_L2>;
> > > +		};
> > > +
> > > +		A53_1: cpu at 1 {
> > > +			device_type = "cpu";
> > > +			compatible = "arm,cortex-a53";
> > > +			reg = <0x1>;
> > > +			clock-latency = <61036>;
> > > +			clocks = <&clk IMX8MN_CLK_ARM>;
> > > +			enable-method = "psci";
> > > +			next-level-cache = <&A53_L2>;
> > > +		};
> > > +
> > > +		A53_2: cpu at 2 {
> > > +			device_type = "cpu";
> > > +			compatible = "arm,cortex-a53";
> > > +			reg = <0x2>;
> > > +			clock-latency = <61036>;
> > > +			clocks = <&clk IMX8MN_CLK_ARM>;
> > > +			enable-method = "psci";
> > > +			next-level-cache = <&A53_L2>;
> > > +		};
> > > +
> > > +		A53_3: cpu at 3 {
> > > +			device_type = "cpu";
> > > +			compatible = "arm,cortex-a53";
> > > +			reg = <0x3>;
> > > +			clock-latency = <61036>;
> > > +			clocks = <&clk IMX8MN_CLK_ARM>;
> > > +			enable-method = "psci";
> > > +			next-level-cache = <&A53_L2>;
> > > +		};
> > > +
> > > +		A53_L2: l2-cache0 {
> > > +			compatible = "cache";
> > > +		};
> > > +	};
> > > +
> > > +	memory at 40000000 {
> > > +		device_type = "memory";
> > > +		reg = <0x0 0x40000000 0 0x80000000>;
> > > +	};
> > > +
> > > +	osc_32k: clock-osc-32k {
> > > +		compatible = "fixed-clock";
> > > +		#clock-cells = <0>;
> > > +		clock-frequency = <32768>;
> > > +		clock-output-names = "osc_32k";
> > > +	};
> > > +
> > > +	osc_24m: clock-osc-24m {
> > > +		compatible = "fixed-clock";
> > > +		#clock-cells = <0>;
> > > +		clock-frequency = <24000000>;
> > > +		clock-output-names = "osc_24m";
> > > +	};
> > > +
> > > +	clk_ext1: clock-ext1 {
> > > +		compatible = "fixed-clock";
> > > +		#clock-cells = <0>;
> > > +		clock-frequency = <133000000>;
> > > +		clock-output-names = "clk_ext1";
> > > +	};
> > > +
> > > +	clk_ext2: clock-ext2 {
> > > +		compatible = "fixed-clock";
> > > +		#clock-cells = <0>;
> > > +		clock-frequency = <133000000>;
> > > +		clock-output-names = "clk_ext2";
> > > +	};
> > > +
> > > +	clk_ext3: clock-ext3 {
> > > +		compatible = "fixed-clock";
> > > +		#clock-cells = <0>;
> > > +		clock-frequency = <133000000>;
> > > +		clock-output-names = "clk_ext3";
> > > +	};
> > > +
> > > +	clk_ext4: clock-ext4 {
> > > +		compatible = "fixed-clock";
> > > +		#clock-cells = <0>;
> > > +		clock-frequency= <133000000>;
> > > +		clock-output-names = "clk_ext4";
> > > +	};
> > > +
> > > +	psci {
> > > +		compatible = "arm,psci-1.0";
> > > +		method = "smc";
> > > +	};
> > > +
> > > +	timer {
> > > +		compatible = "arm,armv8-timer";
> > > +		interrupts = <GIC_PPI 13 (GIC_CPU_MASK_SIMPLE(6)
> > > | IRQ_TYPE_LEVEL_LOW)>,  
> > > +			     <GIC_PPI 14 (GIC_CPU_MASK_SIMPLE(6)
> > > | IRQ_TYPE_LEVEL_LOW)>,  
> > > +			     <GIC_PPI 11 (GIC_CPU_MASK_SIMPLE(6)
> > > | IRQ_TYPE_LEVEL_LOW)>,  
> > > +			     <GIC_PPI 10 (GIC_CPU_MASK_SIMPLE(6)
> > > | IRQ_TYPE_LEVEL_LOW)>;  
> > > +		clock-frequency = <8000000>;
> > > +		arm,no-tick-in-suspend;
> > > +	};
> > > +
> > > +	soc at 0 {
> > > +		compatible = "simple-bus";
> > > +		#address-cells = <1>;
> > > +		#size-cells = <1>;
> > > +		ranges = <0x0 0x0 0x0 0x3e000000>;
> > > +
> > > +		aips1: bus at 30000000 {
> > > +			compatible = "fsl,aips-bus",
> > > "simple-bus";
> > > +			reg = <0x30000000 0x400000>;
> > > +			#address-cells = <1>;
> > > +			#size-cells = <1>;
> > > +			ranges;
> > > +
> > > +			gpio1: gpio at 30200000 {
> > > +				compatible = "fsl,imx8mn-gpio",
> > > "fsl,imx35-gpio";
> > > +				reg = <0x30200000 0x10000>;
> > > +				interrupts = <GIC_SPI 64  
> > > IRQ_TYPE_LEVEL_HIGH>,  
> > > +					     <GIC_SPI 65  
> > > IRQ_TYPE_LEVEL_HIGH>;  
> > > +				clocks = <&clk  
> > > IMX8MN_CLK_GPIO1_ROOT>;  
> > > +				gpio-controller;
> > > +				#gpio-cells = <2>;
> > > +				interrupt-controller;
> > > +				#interrupt-cells = <2>;
> > > +			};
> > > +
> > > +			gpio2: gpio at 30210000 {
> > > +				compatible = "fsl,imx8mn-gpio",
> > > "fsl,imx35-gpio";
> > > +				reg = <0x30210000 0x10000>;
> > > +				interrupts = <GIC_SPI 66  
> > > IRQ_TYPE_LEVEL_HIGH>,  
> > > +					     <GIC_SPI 67  
> > > IRQ_TYPE_LEVEL_HIGH>;  
> > > +				clocks = <&clk  
> > > IMX8MN_CLK_GPIO2_ROOT>;  
> > > +				gpio-controller;
> > > +				#gpio-cells = <2>;
> > > +				interrupt-controller;
> > > +				#interrupt-cells = <2>;
> > > +			};
> > > +
> > > +			gpio3: gpio at 30220000 {
> > > +				compatible = "fsl,imx8mn-gpio",
> > > "fsl,imx35-gpio";
> > > +				reg = <0x30220000 0x10000>;
> > > +				interrupts = <GIC_SPI 68  
> > > IRQ_TYPE_LEVEL_HIGH>,  
> > > +					     <GIC_SPI 69  
> > > IRQ_TYPE_LEVEL_HIGH>;  
> > > +				clocks = <&clk  
> > > IMX8MN_CLK_GPIO3_ROOT>;  
> > > +				gpio-controller;
> > > +				#gpio-cells = <2>;
> > > +				interrupt-controller;
> > > +				#interrupt-cells = <2>;
> > > +			};
> > > +
> > > +			gpio4: gpio at 30230000 {
> > > +				compatible = "fsl,imx8mn-gpio",
> > > "fsl,imx35-gpio";
> > > +				reg = <0x30230000 0x10000>;
> > > +				interrupts = <GIC_SPI 70  
> > > IRQ_TYPE_LEVEL_HIGH>,  
> > > +					     <GIC_SPI 71  
> > > IRQ_TYPE_LEVEL_HIGH>;  
> > > +				clocks = <&clk  
> > > IMX8MN_CLK_GPIO4_ROOT>;  
> > > +				gpio-controller;
> > > +				#gpio-cells = <2>;
> > > +				interrupt-controller;
> > > +				#interrupt-cells = <2>;
> > > +			};
> > > +
> > > +			gpio5: gpio at 30240000 {
> > > +				compatible = "fsl,imx8mn-gpio",
> > > "fsl,imx35-gpio";
> > > +				reg = <0x30240000 0x10000>;
> > > +				interrupts = <GIC_SPI 72  
> > > IRQ_TYPE_LEVEL_HIGH>,  
> > > +					     <GIC_SPI 73  
> > > IRQ_TYPE_LEVEL_HIGH>;  
> > > +				clocks = <&clk  
> > > IMX8MN_CLK_GPIO5_ROOT>;  
> > > +				gpio-controller;
> > > +				#gpio-cells = <2>;
> > > +				interrupt-controller;
> > > +				#interrupt-cells = <2>;
> > > +			};
> > > +
> > > +			wdog1: watchdog at 30280000 {
> > > +				compatible = "fsl,imx8mn-wdt",
> > > "fsl,imx21-wdt";
> > > +				reg = <0x30280000 0x10000>;
> > > +				interrupts = <GIC_SPI 78  
> > > IRQ_TYPE_LEVEL_HIGH>;  
> > > +				clocks = <&clk  
> > > IMX8MN_CLK_WDOG1_ROOT>;  
> > > +				status = "disabled";
> > > +			};
> > > +
> > > +			wdog2: watchdog at 30290000 {
> > > +				compatible = "fsl,imx8mn-wdt",
> > > "fsl,imx21-wdt";
> > > +				reg = <0x30290000 0x10000>;
> > > +				interrupts = <GIC_SPI 79  
> > > IRQ_TYPE_LEVEL_HIGH>;  
> > > +				clocks = <&clk  
> > > IMX8MN_CLK_WDOG2_ROOT>;  
> > > +				status = "disabled";
> > > +			};
> > > +
> > > +			wdog3: watchdog at 302a0000 {
> > > +				compatible = "fsl,imx8mn-wdt",
> > > "fsl,imx21-wdt";
> > > +				reg = <0x302a0000 0x10000>;
> > > +				interrupts = <GIC_SPI 10  
> > > IRQ_TYPE_LEVEL_HIGH>;  
> > > +				clocks = <&clk  
> > > IMX8MN_CLK_WDOG3_ROOT>;  
> > > +				status = "disabled";
> > > +			};
> > > +
> > > +			sdma3: dma-controller at 302b0000 {
> > > +				compatible = "fsl,imx8mn-sdma",
> > > "fsl,imx7d-sdma";
> > > +				reg = <0x302b0000 0x10000>;
> > > +				interrupts = <GIC_SPI 34  
> > > IRQ_TYPE_LEVEL_HIGH>;  
> > > +				clocks = <&clk  
> > > IMX8MN_CLK_SDMA3_ROOT>,  
> > > +				 <&clk IMX8MN_CLK_SDMA3_ROOT>;
> > > +				clock-names = "ipg", "ahb";
> > > +				#dma-cells = <3>;
> > > +				fsl,sdma-ram-script-name =
> > > "imx/sdma/sdma-imx7d.bin";
> > > +			};
> > > +
> > > +			sdma2: dma-controller at 302c0000 {
> > > +				compatible = "fsl,imx8mn-sdma",
> > > "fsl,imx7d-sdma";
> > > +				reg = <0x302c0000 0x10000>;
> > > +				interrupts = <GIC_SPI 103  
> > > IRQ_TYPE_LEVEL_HIGH>;  
> > > +				clocks = <&clk  
> > > IMX8MN_CLK_SDMA2_ROOT>,  
> > > +					 <&clk  
> > > IMX8MN_CLK_SDMA2_ROOT>;  
> > > +				clock-names = "ipg", "ahb";
> > > +				#dma-cells = <3>;
> > > +				fsl,sdma-ram-script-name =
> > > "imx/sdma/sdma-imx7d.bin";
> > > +			};
> > > +
> > > +			iomuxc: pinctrl at 30330000 {
> > > +				compatible = "fsl,imx8mn-iomuxc";
> > > +				reg = <0x30330000 0x10000>;
> > > +			};
> > > +
> > > +			gpr: iomuxc-gpr at 30340000 {
> > > +				compatible =
> > > "fsl,imx8mn-iomuxc-gpr", "syscon";
> > > +				reg = <0x30340000 0x10000>;
> > > +			};
> > > +
> > > +			ocotp: ocotp-ctrl at 30350000 {
> > > +				compatible = "fsl,imx8mn-ocotp",
> > > "fsl,imx7d-ocotp", "syscon";
> > > +				reg = <0x30350000 0x10000>;
> > > +				clocks = <&clk  
> > > IMX8MN_CLK_OCOTP_ROOT>;  
> > > +			};
> > > +
> > > +			anatop: anatop at 30360000 {
> > > +				compatible = "fsl,imx8mn-anatop",
> > > "fsl,imx8mm-anatop",
> > > +					     "syscon",
> > > "simple-bus";
> > > +				reg = <0x30360000 0x10000>;
> > > +			};
> > > +
> > > +			snvs: snvs at 30370000 {
> > > +				compatible =
> > > "fsl,sec-v4.0-mon","syscon", "simple-mfd";
> > > +				reg = <0x30370000 0x10000>;
> > > +
> > > +				snvs_rtc: snvs-rtc-lp {
> > > +					compatible =
> > > "fsl,sec-v4.0-mon-rtc-lp";
> > > +					regmap = <&snvs>;
> > > +					offset = <0x34>;
> > > +					interrupts = <GIC_SPI
> > > 19 IRQ_TYPE_LEVEL_HIGH>,  
> > > +						     <GIC_SPI
> > > 20 IRQ_TYPE_LEVEL_HIGH>;  
> > > +					clock-names = "snvs-rtc";
> > > +				};
> > > +
> > > +				snvs_pwrkey: snvs-powerkey {
> > > +					compatible =
> > > "fsl,sec-v4.0-pwrkey";
> > > +					regmap = <&snvs>;
> > > +					interrupts = <GIC_SPI 4  
> > > IRQ_TYPE_LEVEL_HIGH>;  
> > > +					linux,keycode =
> > > <KEY_POWER>;
> > > +					wakeup-source;
> > > +					status = "disabled";
> > > +				};
> > > +			};
> > > +
> > > +			clk: clock-controller at 30380000 {
> > > +				compatible = "fsl,imx8mn-ccm";
> > > +				reg = <0x30380000 0x10000>;
> > > +				#clock-cells = <1>;
> > > +				clocks = <&osc_32k>, <&osc_24m>,
> > > <&clk_ext1>, <&clk_ext2>,
> > > +					 <&clk_ext3>,
> > > <&clk_ext4>;
> > > +				clock-names = "osc_32k",
> > > "osc_24m", "clk_ext1", "clk_ext2",
> > > +					      "clk_ext3",
> > > "clk_ext4";
> > > +			};
> > > +
> > > +			src: reset-controller at 30390000 {
> > > +				compatible = "fsl,imx8mn-src",
> > > "syscon";
> > > +				reg = <0x30390000 0x10000>;
> > > +				interrupts = <GIC_SPI 89  
> > > IRQ_TYPE_LEVEL_HIGH>;  
> > > +				#reset-cells = <1>;
> > > +			};
> > > +		};
> > > +
> > > +		aips2: bus at 30400000 {
> > > +			compatible = "fsl,aips-bus",
> > > "simple-bus";
> > > +			reg = <0x30400000 0x400000>;
> > > +			#address-cells = <1>;
> > > +			#size-cells = <1>;
> > > +			ranges;
> > > +
> > > +			pwm1: pwm at 30660000 {
> > > +				compatible = "fsl,imx8mn-pwm",
> > > "fsl,imx27-pwm";
> > > +				reg = <0x30660000 0x10000>;
> > > +				interrupts = <GIC_SPI 81  
> > > IRQ_TYPE_LEVEL_HIGH>;  
> > > +				clocks = <&clk
> > > IMX8MN_CLK_PWM1_ROOT>,
> > > +					<&clk
> > > IMX8MN_CLK_PWM1_ROOT>;
> > > +				clock-names = "ipg", "per";
> > > +				#pwm-cells = <2>;
> > > +				status = "disabled";
> > > +			};
> > > +
> > > +			pwm2: pwm at 30670000 {
> > > +				compatible = "fsl,imx8mn-pwm",
> > > "fsl,imx27-pwm";
> > > +				reg = <0x30670000 0x10000>;
> > > +				interrupts = <GIC_SPI 82  
> > > IRQ_TYPE_LEVEL_HIGH>;  
> > > +				clocks = <&clk
> > > IMX8MN_CLK_PWM2_ROOT>,
> > > +					 <&clk
> > > IMX8MN_CLK_PWM2_ROOT>;
> > > +				clock-names = "ipg", "per";
> > > +				#pwm-cells = <2>;
> > > +				status = "disabled";
> > > +			};
> > > +
> > > +			pwm3: pwm at 30680000 {
> > > +				compatible = "fsl,imx8mn-pwm",
> > > "fsl,imx27-pwm";
> > > +				reg = <0x30680000 0x10000>;
> > > +				interrupts = <GIC_SPI 83  
> > > IRQ_TYPE_LEVEL_HIGH>;  
> > > +				clocks = <&clk
> > > IMX8MN_CLK_PWM3_ROOT>,
> > > +					 <&clk
> > > IMX8MN_CLK_PWM3_ROOT>;
> > > +				clock-names = "ipg", "per";
> > > +				#pwm-cells = <2>;
> > > +				status = "disabled";
> > > +			};
> > > +
> > > +			pwm4: pwm at 30690000 {
> > > +				compatible = "fsl,imx8mn-pwm",
> > > "fsl,imx27-pwm";
> > > +				reg = <0x30690000 0x10000>;
> > > +				interrupts = <GIC_SPI 84  
> > > IRQ_TYPE_LEVEL_HIGH>;  
> > > +				clocks = <&clk
> > > IMX8MN_CLK_PWM4_ROOT>,
> > > +					 <&clk
> > > IMX8MN_CLK_PWM4_ROOT>;
> > > +				clock-names = "ipg", "per";
> > > +				#pwm-cells = <2>;
> > > +				status = "disabled";
> > > +			};
> > > +		};
> > > +
> > > +		aips3: bus at 30800000 {
> > > +			compatible = "fsl,aips-bus",
> > > "simple-bus";
> > > +			reg = <0x30800000 0x400000>;
> > > +			#address-cells = <1>;
> > > +			#size-cells = <1>;
> > > +			ranges;
> > > +
> > > +			ecspi1: spi at 30820000 {
> > > +				compatible = "fsl,imx8mn-ecspi",
> > > "fsl,imx51-ecspi";
> > > +				#address-cells = <1>;
> > > +				#size-cells = <0>;
> > > +				reg = <0x30820000 0x10000>;
> > > +				interrupts = <GIC_SPI 31  
> > > IRQ_TYPE_LEVEL_HIGH>;  
> > > +				clocks = <&clk  
> > > IMX8MN_CLK_ECSPI1_ROOT>,  
> > > +					 <&clk  
> > > IMX8MN_CLK_ECSPI1_ROOT>;  
> > > +				clock-names = "ipg", "per";
> > > +				dmas = <&sdma1 0 7 1>, <&sdma1 1
> > > 7  
> > > 2>;  
> > > +				dma-names = "rx", "tx";
> > > +				status = "disabled";
> > > +			};
> > > +
> > > +			ecspi2: spi at 30830000 {
> > > +				compatible = "fsl,imx8mn-ecspi",
> > > "fsl,imx51-ecspi";
> > > +				#address-cells = <1>;
> > > +				#size-cells = <0>;
> > > +				reg = <0x30830000 0x10000>;
> > > +				interrupts = <GIC_SPI 32  
> > > IRQ_TYPE_LEVEL_HIGH>;  
> > > +				clocks = <&clk  
> > > IMX8MN_CLK_ECSPI2_ROOT>,  
> > > +					 <&clk  
> > > IMX8MN_CLK_ECSPI2_ROOT>;  
> > > +				clock-names = "ipg", "per";
> > > +				dmas = <&sdma1 2 7 1>, <&sdma1 3
> > > 7  
> > > 2>;  
> > > +				dma-names = "rx", "tx";
> > > +				status = "disabled";
> > > +			};
> > > +
> > > +			ecspi3: spi at 30840000 {
> > > +				compatible = "fsl,imx8mn-ecspi",
> > > "fsl,imx51-ecspi";
> > > +				#address-cells = <1>;
> > > +				#size-cells = <0>;
> > > +				reg = <0x30840000 0x10000>;
> > > +				interrupts = <GIC_SPI 33  
> > > IRQ_TYPE_LEVEL_HIGH>;  
> > > +				clocks = <&clk  
> > > IMX8MN_CLK_ECSPI3_ROOT>,  
> > > +					 <&clk  
> > > IMX8MN_CLK_ECSPI3_ROOT>;  
> > > +				clock-names = "ipg", "per";
> > > +				dmas = <&sdma1 4 7 1>, <&sdma1 5
> > > 7  
> > > 2>;  
> > > +				dma-names = "rx", "tx";
> > > +				status = "disabled";
> > > +			};
> > > +
> > > +			uart1: serial at 30860000 {
> > > +				compatible = "fsl,imx8mn-uart",
> > > "fsl,imx6q-uart";
> > > +				reg = <0x30860000 0x10000>;
> > > +				interrupts = <GIC_SPI 26  
> > > IRQ_TYPE_LEVEL_HIGH>;  
> > > +				clocks = <&clk  
> > > IMX8MN_CLK_UART1_ROOT>,  
> > > +					 <&clk  
> > > IMX8MN_CLK_UART1_ROOT>;  
> > > +				clock-names = "ipg", "per";
> > > +				dmas = <&sdma1 22 4 0>, <&sdma1
> > > 23 4  
> > > 0>;  
> > > +				dma-names = "rx", "tx";
> > > +				status = "disabled";
> > > +			};
> > > +
> > > +			uart3: serial at 30880000 {
> > > +				compatible = "fsl,imx8mn-uart",
> > > "fsl,imx6q-uart";
> > > +				reg = <0x30880000 0x10000>;
> > > +				interrupts = <GIC_SPI 28  
> > > IRQ_TYPE_LEVEL_HIGH>;  
> > > +				clocks = <&clk  
> > > IMX8MN_CLK_UART3_ROOT>,  
> > > +					 <&clk  
> > > IMX8MN_CLK_UART3_ROOT>;  
> > > +				clock-names = "ipg", "per";
> > > +				dmas = <&sdma1 26 4 0>, <&sdma1
> > > 27 4  
> > > 0>;  
> > > +				dma-names = "rx", "tx";
> > > +				status = "disabled";
> > > +			};
> > > +
> > > +			uart2: serial at 30890000 {
> > > +				compatible = "fsl,imx8mn-uart",
> > > "fsl,imx6q-uart";
> > > +				reg = <0x30890000 0x10000>;
> > > +				interrupts = <GIC_SPI 27  
> > > IRQ_TYPE_LEVEL_HIGH>;  
> > > +				clocks = <&clk  
> > > IMX8MN_CLK_UART2_ROOT>,  
> > > +					 <&clk  
> > > IMX8MN_CLK_UART2_ROOT>;  
> > > +				clock-names = "ipg", "per";
> > > +				status = "disabled";
> > > +			};
> > > +
> > > +			i2c1: i2c at 30a20000 {
> > > +				compatible = "fsl,imx8mn-i2c",
> > > "fsl,imx21-i2c";
> > > +				#address-cells = <1>;
> > > +				#size-cells = <0>;
> > > +				reg = <0x30a20000 0x10000>;
> > > +				interrupts = <GIC_SPI 35  
> > > IRQ_TYPE_LEVEL_HIGH>;  
> > > +				clocks = <&clk
> > > IMX8MN_CLK_I2C1_ROOT>;
> > > +				status = "disabled";
> > > +			};
> > > +
> > > +			i2c2: i2c at 30a30000 {
> > > +				compatible = "fsl,imx8mn-i2c",
> > > "fsl,imx21-i2c";
> > > +				#address-cells = <1>;
> > > +				#size-cells = <0>;
> > > +				reg = <0x30a30000 0x10000>;
> > > +				interrupts = <GIC_SPI 36  
> > > IRQ_TYPE_LEVEL_HIGH>;  
> > > +				clocks = <&clk
> > > IMX8MN_CLK_I2C2_ROOT>;
> > > +				status = "disabled";
> > > +			};
> > > +
> > > +			i2c3: i2c at 30a40000 {
> > > +				#address-cells = <1>;
> > > +				#size-cells = <0>;
> > > +				compatible = "fsl,imx8mn-i2c",
> > > "fsl,imx21-i2c";
> > > +				reg = <0x30a40000 0x10000>;
> > > +				interrupts = <GIC_SPI 37  
> > > IRQ_TYPE_LEVEL_HIGH>;  
> > > +				clocks = <&clk
> > > IMX8MN_CLK_I2C3_ROOT>;
> > > +				status = "disabled";
> > > +			};
> > > +
> > > +			i2c4: i2c at 30a50000 {
> > > +				compatible = "fsl,imx8mn-i2c",
> > > "fsl,imx21-i2c";
> > > +				#address-cells = <1>;
> > > +				#size-cells = <0>;
> > > +				reg = <0x30a50000 0x10000>;
> > > +				interrupts = <GIC_SPI 38  
> > > IRQ_TYPE_LEVEL_HIGH>;  
> > > +				clocks = <&clk
> > > IMX8MN_CLK_I2C4_ROOT>;
> > > +				status = "disabled";
> > > +			};
> > > +
> > > +			uart4: serial at 30a60000 {
> > > +				compatible = "fsl,imx8mn-uart",
> > > "fsl,imx6q-uart";
> > > +				reg = <0x30a60000 0x10000>;
> > > +				interrupts = <GIC_SPI 29  
> > > IRQ_TYPE_LEVEL_HIGH>;  
> > > +				clocks = <&clk  
> > > IMX8MN_CLK_UART4_ROOT>,  
> > > +					 <&clk  
> > > IMX8MN_CLK_UART4_ROOT>;  
> > > +				clock-names = "ipg", "per";
> > > +				dmas = <&sdma1 28 4 0>, <&sdma1
> > > 29 4  
> > > 0>;  
> > > +				dma-names = "rx", "tx";
> > > +				status = "disabled";
> > > +			};
> > > +
> > > +			usdhc1: mmc at 30b40000 {
> > > +				compatible = "fsl,imx8mn-usdhc",
> > > "fsl,imx7d-usdhc";
> > > +				reg = <0x30b40000 0x10000>;
> > > +				interrupts = <GIC_SPI 22  
> > > IRQ_TYPE_LEVEL_HIGH>;  
> > > +				clocks = <&clk IMX8MN_CLK_DUMMY>,
> > > +					 <&clk  
> > > IMX8MN_CLK_NAND_USDHC_BUS>,  
> > > +					 <&clk  
> > > IMX8MN_CLK_USDHC1_ROOT>;  
> > > +				clock-names = "ipg", "ahb",
> > > "per";
> > > +				assigned-clocks = <&clk  
> > > IMX8MN_CLK_USDHC1>;  
> > > +				assigned-clock-rates =
> > > <400000000>;
> > > +				fsl,tuning-start-tap = <20>;
> > > +				fsl,tuning-step= <2>;
> > > +				bus-width = <4>;
> > > +				status = "disabled";
> > > +			};
> > > +
> > > +			usdhc2: mmc at 30b50000 {
> > > +				compatible = "fsl,imx8mn-usdhc",
> > > "fsl,imx7d-usdhc";
> > > +				reg = <0x30b50000 0x10000>;
> > > +				interrupts = <GIC_SPI 23  
> > > IRQ_TYPE_LEVEL_HIGH>;  
> > > +				clocks = <&clk IMX8MN_CLK_DUMMY>,
> > > +					 <&clk  
> > > IMX8MN_CLK_NAND_USDHC_BUS>,  
> > > +					 <&clk  
> > > IMX8MN_CLK_USDHC2_ROOT>;  
> > > +				clock-names = "ipg", "ahb",
> > > "per";
> > > +				fsl,tuning-start-tap = <20>;
> > > +				fsl,tuning-step= <2>;
> > > +				bus-width = <4>;
> > > +				status = "disabled";
> > > +			};
> > > +
> > > +			usdhc3: mmc at 30b60000 {
> > > +				compatible = "fsl,imx8mn-usdhc",
> > > "fsl,imx7d-usdhc";
> > > +				reg = <0x30b60000 0x10000>;
> > > +				interrupts = <GIC_SPI 24  
> > > IRQ_TYPE_LEVEL_HIGH>;  
> > > +				clocks = <&clk IMX8MN_CLK_DUMMY>,
> > > +					 <&clk  
> > > IMX8MN_CLK_NAND_USDHC_BUS>,  
> > > +					 <&clk  
> > > IMX8MN_CLK_USDHC3_ROOT>;  
> > > +				clock-names = "ipg", "ahb",
> > > "per";
> > > +				assigned-clocks = <&clk  
> > > IMX8MN_CLK_USDHC3_ROOT>;  
> > > +				assigned-clock-rates =
> > > <400000000>;
> > > +				fsl,tuning-start-tap = <20>;
> > > +				fsl,tuning-step= <2>;
> > > +				bus-width = <4>;
> > > +				status = "disabled";
> > > +			};
> > > +
> > > +			sdma1: dma-controller at 30bd0000 {
> > > +				compatible = "fsl,imx8mn-sdma",
> > > "fsl,imx7d-sdma";
> > > +				reg = <0x30bd0000 0x10000>;
> > > +				interrupts = <GIC_SPI 2  
> > > IRQ_TYPE_LEVEL_HIGH>;  
> > > +				clocks = <&clk  
> > > IMX8MN_CLK_SDMA1_ROOT>,  
> > > +					 <&clk  
> > > IMX8MN_CLK_SDMA1_ROOT>;  
> > > +				clock-names = "ipg", "ahb";
> > > +				#dma-cells = <3>;
> > > +				fsl,sdma-ram-script-name =
> > > "imx/sdma/sdma-imx7d.bin";
> > > +			};
> > > +
> > > +			fec1: ethernet at 30be0000 {
> > > +				compatible = "fsl,imx8mn-fec",
> > > "fsl,imx6sx-fec";
> > > +				reg = <0x30be0000 0x10000>;
> > > +				interrupts = <GIC_SPI 118  
> > > IRQ_TYPE_LEVEL_HIGH>,  
> > > +					     <GIC_SPI 119  
> > > IRQ_TYPE_LEVEL_HIGH>,  
> > > +					     <GIC_SPI 120  
> > > IRQ_TYPE_LEVEL_HIGH>;  
> > > +				clocks = <&clk  
> > > IMX8MN_CLK_ENET1_ROOT>,  
> > > +					 <&clk  
> > > IMX8MN_CLK_ENET1_ROOT>,  
> > > +					 <&clk  
> > > IMX8MN_CLK_ENET_TIMER>,  
> > > +					 <&clk
> > > IMX8MN_CLK_ENET_REF>,
> > > +					 <&clk  
> > > IMX8MN_CLK_ENET_PHY_REF>;  
> > > +				clock-names = "ipg", "ahb",
> > > "ptp",
> > > +					      "enet_clk_ref",
> > > "enet_out";
> > > +				assigned-clocks = <&clk  
> > > IMX8MN_CLK_ENET_AXI>,  
> > > +						  <&clk  
> > > IMX8MN_CLK_ENET_TIMER>,  
> > > +						  <&clk  
> > > IMX8MN_CLK_ENET_REF>,  
> > > +						  <&clk  
> > > IMX8MN_CLK_ENET_TIMER>;  
> > > +				assigned-clock-parents = <&clk  
> > > IMX8MN_SYS_PLL1_266M>,  
> > > +							 <&clk  
> > > IMX8MN_SYS_PLL2_100M>,  
> > > +							 <&clk  
> > > IMX8MN_SYS_PLL2_125M>;  
> > > +				assigned-clock-rates = <0>, <0>,
> > > <125000000>, <100000000>;
> > > +				fsl,num-tx-queues = <3>;
> > > +				fsl,num-rx-queues = <3>;
> > > +				status = "disabled";
> > > +			};
> > > +
> > > +		};
> > > +
> > > +		aips4: bus at 32c00000 {
> > > +			compatible = "fsl,aips-bus",
> > > "simple-bus";
> > > +			reg = <0x32c00000 0x400000>;
> > > +			#address-cells = <1>;
> > > +			#size-cells = <1>;
> > > +			ranges;
> > > +
> > > +			usbotg1: usb at 32e40000 {
> > > +				compatible = "fsl,imx8mn-usb",
> > > "fsl,imx7d-usb";
> > > +				reg = <0x32e40000 0x200>;
> > > +				interrupts = <GIC_SPI 40  
> > > IRQ_TYPE_LEVEL_HIGH>;  
> > > +				clocks = <&clk  
> > > IMX8MN_CLK_USB1_CTRL_ROOT>;  
> > > +				clock-names =
> > > "usb1_ctrl_root_clk";
> > > +				assigned-clocks = <&clk  
> > > IMX8MN_CLK_USB_BUS>,  
> > > +						  <&clk  
> > > IMX8MN_CLK_USB_CORE_REF>;  
> > > +				assigned-clock-parents = <&clk  
> > > IMX8MN_SYS_PLL2_500M>,  
> > > +							 <&clk  
> > > IMX8MN_SYS_PLL1_100M>;  
> > > +				fsl,usbphy = <&usbphynop1>;
> > > +				fsl,usbmisc = <&usbmisc1 0>;
> > > +				status = "disabled";
> > > +			};
> > > +
> > > +			usbmisc1: usbmisc at 32e40200 {
> > > +				compatible =
> > > "fsl,imx8mn-usbmisc", "fsl,imx7d-usbmisc";
> > > +				#index-cells = <1>;
> > > +				reg = <0x32e40200 0x200>;
> > > +			};
> > > +
> > > +			usbotg2: usb at 32e50000 {
> > > +				compatible = "fsl,imx8mn-usb",
> > > "fsl,imx7d-usb";
> > > +				reg = <0x32e50000 0x200>;
> > > +				interrupts = <GIC_SPI 41  
> > > IRQ_TYPE_LEVEL_HIGH>;  
> > > +				clocks = <&clk  
> > > IMX8MN_CLK_USB1_CTRL_ROOT>;  
> > > +				clock-names =
> > > "usb1_ctrl_root_clk";
> > > +				assigned-clocks = <&clk  
> > > IMX8MN_CLK_USB_BUS>,  
> > > +						  <&clk  
> > > IMX8MN_CLK_USB_CORE_REF>;  
> > > +				assigned-clock-parents = <&clk  
> > > IMX8MN_SYS_PLL2_500M>,  
> > > +							 <&clk  
> > > IMX8MN_SYS_PLL1_100M>;  
> > > +				fsl,usbphy = <&usbphynop2>;
> > > +				fsl,usbmisc = <&usbmisc2 0>;
> > > +				status = "disabled";
> > > +			};
> > > +
> > > +			usbmisc2: usbmisc at 32e50200 {
> > > +				compatible =
> > > "fsl,imx8mn-usbmisc", "fsl,imx7d-usbmisc";
> > > +				#index-cells = <1>;
> > > +				reg = <0x32e50200 0x200>;
> > > +			};
> > > +
> > > +		};
> > > +
> > > +		dma_apbh: dma-controller at 33000000 {
> > > +			compatible = "fsl,imx7d-dma-apbh",
> > > "fsl,imx28-dma-apbh";
> > > +			reg = <0x33000000 0x2000>;
> > > +			interrupts = <GIC_SPI 12  
> > > IRQ_TYPE_LEVEL_HIGH>,  
> > > +				     <GIC_SPI 12  
> > > IRQ_TYPE_LEVEL_HIGH>,  
> > > +				     <GIC_SPI 12  
> > > IRQ_TYPE_LEVEL_HIGH>,  
> > > +				     <GIC_SPI 12  
> > > IRQ_TYPE_LEVEL_HIGH>;  
> > > +			interrupt-names = "gpmi0", "gpmi1",
> > > "gpmi2", "gpmi3";
> > > +			#dma-cells = <1>;
> > > +			dma-channels = <4>;
> > > +			clocks = <&clk  
> > > IMX8MN_CLK_NAND_USDHC_BUS_RAWNAND_CLK>;  
> > > +		};
> > > +
> > > +		gpmi: nand-controller at 33002000 {
> > > +			compatible = "fsl,imx8mn-gpmi-nand",
> > > "fsl,imx7d-gpmi-nand";
> > > +			#address-cells = <1>;
> > > +			#size-cells = <1>;
> > > +			reg = <0x33002000 0x2000>, <0x33004000  
> > > 0x4000>;  
> > > +			reg-names = "gpmi-nand", "bch";
> > > +			interrupts = <GIC_SPI 14  
> > > IRQ_TYPE_LEVEL_HIGH>;  
> > > +			interrupt-names = "bch";
> > > +			clocks = <&clk IMX8MN_CLK_NAND_ROOT>,
> > > +				 <&clk  
> > > IMX8MN_CLK_NAND_USDHC_BUS_RAWNAND_CLK>;  
> > > +			clock-names = "gpmi_io", "gpmi_bch_apb";
> > > +			dmas = <&dma_apbh 0>;
> > > +			dma-names = "rx-tx";
> > > +			status = "disabled";
> > > +		};
> > > +
> > > +		gic: interrupt-controller at 38800000 {
> > > +			compatible = "arm,gic-v3";
> > > +			reg = <0x38800000 0x10000>,
> > > +			      <0x38880000 0xc0000>;
> > > +			#interrupt-cells = <3>;
> > > +			interrupt-controller;
> > > +			interrupts = <GIC_PPI 9
> > > IRQ_TYPE_LEVEL_HIGH>;
> > > +		};
> > > +	};
> > > +
> > > +	usbphynop1: usbphynop1 {
> > > +		compatible = "usb-nop-xceiv";
> > > +		clocks = <&clk IMX8MN_CLK_USB_PHY_REF>;
> > > +		assigned-clocks = <&clk IMX8MN_CLK_USB_PHY_REF>;
> > > +		assigned-clock-parents = <&clk
> > > IMX8MN_SYS_PLL1_100M>;
> > > +		clock-names = "main_clk";
> > > +	};
> > > +
> > > +	usbphynop2: usbphynop2 {
> > > +		compatible = "usb-nop-xceiv";
> > > +		clocks = <&clk IMX8MN_CLK_USB_PHY_REF>;
> > > +		assigned-clocks = <&clk IMX8MN_CLK_USB_PHY_REF>;
> > > +		assigned-clock-parents = <&clk
> > > IMX8MN_SYS_PLL1_100M>;
> > > +		clock-names = "main_clk";
> > > +	};
> > > +};
> > > diff --git a/include/dt-bindings/clock/imx8mn-clock.h
> > > b/include/dt-bindings/clock/imx8mn-clock.h new file mode 100644
> > > index 0000000000..5255b1c242
> > > --- /dev/null
> > > +++ b/include/dt-bindings/clock/imx8mn-clock.h
> > > @@ -0,0 +1,215 @@
> > > +/* SPDX-License-Identifier: GPL-2.0 */
> > > +/*
> > > + * Copyright 2018-2019 NXP
> > > + */
> > > +
> > > +#ifndef __DT_BINDINGS_CLOCK_IMX8MN_H
> > > +#define __DT_BINDINGS_CLOCK_IMX8MN_H
> > > +
> > > +#define IMX8MN_CLK_DUMMY			0
> > > +#define IMX8MN_CLK_32K				1
> > > +#define IMX8MN_CLK_24M				2
> > > +#define IMX8MN_OSC_HDMI_CLK			3
> > > +#define IMX8MN_CLK_EXT1				4
> > > +#define IMX8MN_CLK_EXT2				5
> > > +#define IMX8MN_CLK_EXT3				6
> > > +#define IMX8MN_CLK_EXT4				7
> > > +#define IMX8MN_AUDIO_PLL1_REF_SEL		8
> > > +#define IMX8MN_AUDIO_PLL2_REF_SEL		9
> > > +#define IMX8MN_VIDEO_PLL1_REF_SEL		10
> > > +#define IMX8MN_DRAM_PLL_REF_SEL			11
> > > +#define IMX8MN_GPU_PLL_REF_SEL			12
> > > +#define IMX8MN_VPU_PLL_REF_SEL			13
> > > +#define IMX8MN_ARM_PLL_REF_SEL			14
> > > +#define IMX8MN_SYS_PLL1_REF_SEL			15
> > > +#define IMX8MN_SYS_PLL2_REF_SEL			16
> > > +#define IMX8MN_SYS_PLL3_REF_SEL			17
> > > +#define IMX8MN_AUDIO_PLL1			18
> > > +#define IMX8MN_AUDIO_PLL2			19
> > > +#define IMX8MN_VIDEO_PLL1			20
> > > +#define IMX8MN_DRAM_PLL				21
> > > +#define IMX8MN_GPU_PLL				22
> > > +#define IMX8MN_VPU_PLL				23
> > > +#define IMX8MN_ARM_PLL				24
> > > +#define IMX8MN_SYS_PLL1				25
> > > +#define IMX8MN_SYS_PLL2				26
> > > +#define IMX8MN_SYS_PLL3				27
> > > +#define IMX8MN_AUDIO_PLL1_BYPASS		28
> > > +#define IMX8MN_AUDIO_PLL2_BYPASS		29
> > > +#define IMX8MN_VIDEO_PLL1_BYPASS		30
> > > +#define IMX8MN_DRAM_PLL_BYPASS			31
> > > +#define IMX8MN_GPU_PLL_BYPASS			32
> > > +#define IMX8MN_VPU_PLL_BYPASS			33
> > > +#define IMX8MN_ARM_PLL_BYPASS			34
> > > +#define IMX8MN_SYS_PLL1_BYPASS			35
> > > +#define IMX8MN_SYS_PLL2_BYPASS			36
> > > +#define IMX8MN_SYS_PLL3_BYPASS			37
> > > +#define IMX8MN_AUDIO_PLL1_OUT			38
> > > +#define IMX8MN_AUDIO_PLL2_OUT			39
> > > +#define IMX8MN_VIDEO_PLL1_OUT			40
> > > +#define IMX8MN_DRAM_PLL_OUT			41
> > > +#define IMX8MN_GPU_PLL_OUT			42
> > > +#define IMX8MN_VPU_PLL_OUT			43
> > > +#define IMX8MN_ARM_PLL_OUT			44
> > > +#define IMX8MN_SYS_PLL1_OUT			45
> > > +#define IMX8MN_SYS_PLL2_OUT			46
> > > +#define IMX8MN_SYS_PLL3_OUT			47
> > > +#define IMX8MN_SYS_PLL1_40M			48
> > > +#define IMX8MN_SYS_PLL1_80M			49
> > > +#define IMX8MN_SYS_PLL1_100M			50
> > > +#define IMX8MN_SYS_PLL1_133M			51
> > > +#define IMX8MN_SYS_PLL1_160M			52
> > > +#define IMX8MN_SYS_PLL1_200M			53
> > > +#define IMX8MN_SYS_PLL1_266M			54
> > > +#define IMX8MN_SYS_PLL1_400M			55
> > > +#define IMX8MN_SYS_PLL1_800M			56
> > > +#define IMX8MN_SYS_PLL2_50M			57
> > > +#define IMX8MN_SYS_PLL2_100M			58
> > > +#define IMX8MN_SYS_PLL2_125M			59
> > > +#define IMX8MN_SYS_PLL2_166M			60
> > > +#define IMX8MN_SYS_PLL2_200M			61
> > > +#define IMX8MN_SYS_PLL2_250M			62
> > > +#define IMX8MN_SYS_PLL2_333M			63
> > > +#define IMX8MN_SYS_PLL2_500M			64
> > > +#define IMX8MN_SYS_PLL2_1000M			65
> > > +
> > > +/* CORE CLOCK ROOT */
> > > +#define IMX8MN_CLK_A53_SRC			66
> > > +#define IMX8MN_CLK_GPU_CORE_SRC			67
> > > +#define IMX8MN_CLK_GPU_SHADER_SRC		68
> > > +#define IMX8MN_CLK_A53_CG			69
> > > +#define IMX8MN_CLK_GPU_CORE_CG			70
> > > +#define IMX8MN_CLK_GPU_SHADER_CG		71
> > > +#define IMX8MN_CLK_A53_DIV			72
> > > +#define IMX8MN_CLK_GPU_CORE_DIV			73
> > > +#define IMX8MN_CLK_GPU_SHADER_DIV		74
> > > +
> > > +/* BUS CLOCK ROOT */
> > > +#define IMX8MN_CLK_MAIN_AXI			75
> > > +#define IMX8MN_CLK_ENET_AXI			76
> > > +#define IMX8MN_CLK_NAND_USDHC_BUS		77
> > > +#define IMX8MN_CLK_DISP_AXI			78
> > > +#define IMX8MN_CLK_DISP_APB			79
> > > +#define IMX8MN_CLK_USB_BUS			80
> > > +#define IMX8MN_CLK_GPU_AXI			81
> > > +#define IMX8MN_CLK_GPU_AHB			82
> > > +#define IMX8MN_CLK_NOC				83
> > > +#define IMX8MN_CLK_AHB				84
> > > +#define IMX8MN_CLK_AUDIO_AHB			85
> > > +
> > > +/* IPG CLOCK ROOT */
> > > +#define IMX8MN_CLK_IPG_ROOT			86
> > > +#define IMX8MN_CLK_IPG_AUDIO_ROOT		87
> > > +
> > > +/* IP */
> > > +#define IMX8MN_CLK_DRAM_CORE			88
> > > +#define IMX8MN_CLK_DRAM_ALT			89
> > > +#define IMX8MN_CLK_DRAM_APB			90
> > > +#define IMX8MN_CLK_DRAM_ALT_ROOT		91
> > > +#define IMX8MN_CLK_DISP_PIXEL			92
> > > +#define IMX8MN_CLK_SAI2				93
> > > +#define IMX8MN_CLK_SAI3				94
> > > +#define IMX8MN_CLK_SAI5				95
> > > +#define IMX8MN_CLK_SAI6				96
> > > +#define IMX8MN_CLK_SPDIF1			97
> > > +#define IMX8MN_CLK_ENET_REF			98
> > > +#define IMX8MN_CLK_ENET_TIMER			99
> > > +#define IMX8MN_CLK_ENET_PHY_REF			100
> > > +#define IMX8MN_CLK_NAND				101
> > > +#define IMX8MN_CLK_QSPI				102
> > > +#define IMX8MN_CLK_USDHC1			103
> > > +#define IMX8MN_CLK_USDHC2			104
> > > +#define IMX8MN_CLK_I2C1				105
> > > +#define IMX8MN_CLK_I2C2				106
> > > +#define IMX8MN_CLK_I2C3				107
> > > +#define IMX8MN_CLK_I2C4				118
> > > +#define IMX8MN_CLK_UART1			119
> > > +#define IMX8MN_CLK_UART2			110
> > > +#define IMX8MN_CLK_UART3			111
> > > +#define IMX8MN_CLK_UART4			112
> > > +#define IMX8MN_CLK_USB_CORE_REF			113
> > > +#define IMX8MN_CLK_USB_PHY_REF			114
> > > +#define IMX8MN_CLK_ECSPI1			115
> > > +#define IMX8MN_CLK_ECSPI2			116
> > > +#define IMX8MN_CLK_PWM1				117
> > > +#define IMX8MN_CLK_PWM2				118
> > > +#define IMX8MN_CLK_PWM3				119
> > > +#define IMX8MN_CLK_PWM4				120
> > > +#define IMX8MN_CLK_WDOG				121
> > > +#define IMX8MN_CLK_WRCLK			122
> > > +#define IMX8MN_CLK_CLKO1			123
> > > +#define IMX8MN_CLK_CLKO2			124
> > > +#define IMX8MN_CLK_DSI_CORE			125
> > > +#define IMX8MN_CLK_DSI_PHY_REF			126
> > > +#define IMX8MN_CLK_DSI_DBI			127
> > > +#define IMX8MN_CLK_USDHC3			128
> > > +#define IMX8MN_CLK_CAMERA_PIXEL			129
> > > +#define IMX8MN_CLK_CSI1_PHY_REF			130
> > > +#define IMX8MN_CLK_CSI2_PHY_REF			131
> > > +#define IMX8MN_CLK_CSI2_ESC			132
> > > +#define IMX8MN_CLK_ECSPI3			133
> > > +#define IMX8MN_CLK_PDM				134
> > > +#define IMX8MN_CLK_SAI7				135
> > > +
> > > +#define IMX8MN_CLK_ECSPI1_ROOT			136
> > > +#define IMX8MN_CLK_ECSPI2_ROOT			137
> > > +#define IMX8MN_CLK_ECSPI3_ROOT			138
> > > +#define IMX8MN_CLK_ENET1_ROOT			139
> > > +#define IMX8MN_CLK_GPIO1_ROOT			140
> > > +#define IMX8MN_CLK_GPIO2_ROOT			141
> > > +#define IMX8MN_CLK_GPIO3_ROOT			142
> > > +#define IMX8MN_CLK_GPIO4_ROOT			143
> > > +#define IMX8MN_CLK_GPIO5_ROOT			144
> > > +#define IMX8MN_CLK_I2C1_ROOT			145
> > > +#define IMX8MN_CLK_I2C2_ROOT			146
> > > +#define IMX8MN_CLK_I2C3_ROOT			147
> > > +#define IMX8MN_CLK_I2C4_ROOT			148
> > > +#define IMX8MN_CLK_MU_ROOT			149
> > > +#define IMX8MN_CLK_OCOTP_ROOT			150
> > > +#define IMX8MN_CLK_PWM1_ROOT			151
> > > +#define IMX8MN_CLK_PWM2_ROOT			152
> > > +#define IMX8MN_CLK_PWM3_ROOT			153
> > > +#define IMX8MN_CLK_PWM4_ROOT			154
> > > +#define IMX8MN_CLK_QSPI_ROOT			155
> > > +#define IMX8MN_CLK_NAND_ROOT			156
> > > +#define IMX8MN_CLK_SAI2_ROOT			157
> > > +#define IMX8MN_CLK_SAI2_IPG			158
> > > +#define IMX8MN_CLK_SAI3_ROOT			159
> > > +#define IMX8MN_CLK_SAI3_IPG			160
> > > +#define IMX8MN_CLK_SAI5_ROOT			161
> > > +#define IMX8MN_CLK_SAI5_IPG			162
> > > +#define IMX8MN_CLK_SAI6_ROOT			163
> > > +#define IMX8MN_CLK_SAI6_IPG			164
> > > +#define IMX8MN_CLK_SAI7_ROOT			165
> > > +#define IMX8MN_CLK_SAI7_IPG			166
> > > +#define IMX8MN_CLK_SDMA1_ROOT			167
> > > +#define IMX8MN_CLK_SDMA2_ROOT			168
> > > +#define IMX8MN_CLK_UART1_ROOT			169
> > > +#define IMX8MN_CLK_UART2_ROOT			170
> > > +#define IMX8MN_CLK_UART3_ROOT			171
> > > +#define IMX8MN_CLK_UART4_ROOT			172
> > > +#define IMX8MN_CLK_USB1_CTRL_ROOT		173
> > > +#define IMX8MN_CLK_USDHC1_ROOT			174
> > > +#define IMX8MN_CLK_USDHC2_ROOT			175
> > > +#define IMX8MN_CLK_WDOG1_ROOT			176
> > > +#define IMX8MN_CLK_WDOG2_ROOT			177
> > > +#define IMX8MN_CLK_WDOG3_ROOT			178
> > > +#define IMX8MN_CLK_GPU_BUS_ROOT			179
> > > +#define IMX8MN_CLK_ASRC_ROOT			180
> > > +#define IMX8MN_CLK_GPU3D_ROOT			181
> > > +#define IMX8MN_CLK_PDM_ROOT			182
> > > +#define IMX8MN_CLK_PDM_IPG			183
> > > +#define IMX8MN_CLK_DISP_AXI_ROOT		184
> > > +#define IMX8MN_CLK_DISP_APB_ROOT		185
> > > +#define IMX8MN_CLK_DISP_PIXEL_ROOT		186
> > > +#define IMX8MN_CLK_CAMERA_PIXEL_ROOT		187
> > > +#define IMX8MN_CLK_USDHC3_ROOT			188
> > > +#define IMX8MN_CLK_SDMA3_ROOT			189
> > > +#define IMX8MN_CLK_TMU_ROOT			190
> > > +#define IMX8MN_CLK_ARM				191
> > > +#define IMX8MN_CLK_NAND_USDHC_BUS_RAWNAND_CLK	192
> > > +#define IMX8MN_CLK_GPU_CORE_ROOT		193
> > > +
> > > +#define IMX8MN_CLK_END				194
> > > +
> > > +#endif  
> > 
> > 
> > 
> > 
> > Best regards,
> > 
> > Lukasz Majewski
> > 
> > --
> > 
> > DENX Software Engineering GmbH,      Managing Director: Wolfgang
> > Denk HRB 165235 Munich, Office: Kirchenstr.5, D-82194 Groebenzell,
> > Germany Phone: (+49)-8142-66989-59 Fax: (+49)-8142-66989-80 Email:
> > lukma at denx.de  




Best regards,

Lukasz Majewski

--

DENX Software Engineering GmbH,      Managing Director: Wolfgang Denk
HRB 165235 Munich, Office: Kirchenstr.5, D-82194 Groebenzell, Germany
Phone: (+49)-8142-66989-59 Fax: (+49)-8142-66989-80 Email: lukma at denx.de
-------------- next part --------------
A non-text attachment was scrubbed...
Name: not available
Type: application/pgp-signature
Size: 488 bytes
Desc: OpenPGP digital signature
URL: <http://lists.denx.de/pipermail/u-boot/attachments/20190710/1645256b/attachment.sig>

^ permalink raw reply	[flat|nested] 75+ messages in thread

* [U-Boot] [PATCH V2 18/51] imx8m: add clk support for i.MX8MM
  2019-07-10  8:22         ` Peng Fan
@ 2019-07-10  8:47           ` Lukasz Majewski
  0 siblings, 0 replies; 75+ messages in thread
From: Lukasz Majewski @ 2019-07-10  8:47 UTC (permalink / raw)
  To: u-boot

Hi Peng,

> > Subject: Re: [U-Boot] [PATCH V2 18/51] imx8m: add clk support for
> > i.MX8MM
> > 
> > Hi Peng,
> >   
> > > Hi Stefano,
> > >  
> > > > Subject: Re: [U-Boot] [PATCH V2 18/51] imx8m: add clk support
> > > > for i.MX8MM
> > > >
> > > > Hi Peng,
> > > >  
> > > > > Introduce clk implementation for i.MX8MM, including pll
> > > > > configuration, ccm configuration. Export get_root_clk for CLK
> > > > > UCLASS driver usage.  
> > > [...]  
> > > > > +
> > > > > +	clock_enable(CCGR_I2C1 + i2c_num, !!enable);
> > > > > +  
> > > >
> > > > This is exactly what we want to remove from the legacy U-Boot
> > > > code base
> > > > - the i2c_num index.
> > > >
> > > > First of all this function is a generic one and shall be
> > > > excluded, not copied (similar instanced of it you will find
> > > > for: mx53, mx6, mx7 and even mx8).
> > > >
> > > >
> > > > BUT most of all the problem is with DTS/DM adoption. To operate
> > > > it correctly you need the index (i2c_num), which is not present
> > > > in the DTS description.
> > > >
> > > > Instead, you have the udevice, which doesn't need and shouldn't
> > > > have this information.
> > > >
> > > > By introducing this code you also introduce a hack to convert
> > > > the I2C controller base address to index, which is wrong.
> > > > Moreover, the alias doesn't help here as it may be different
> > > > from the controller (as described here:
> > > > https://patchwork.ozlabs.org/patch/1019855/).
> > > >
> > > > I had similar problem with eMMC driver (the above link). The
> > > > only way to do it correctly was to port CCF. And that _was_ the
> > > > motivation to port it.
> > > >
> > > >
> > > > Considering the above - I'm against for adding this code for new
> > > > SoCs.
> > > >
> > > > NAK.  
> > >
> > >
> > > I'll post out V3 soon rebasing to master. Before that, I would
> > > like to hear your voice on the direction.  
> > 
> > Could you be more specific here?  
> 
> Moved to CCF or not.
> 
> Lots code needs to be added if switch to CCF for i.MX8M,
> including gate/divider/mux set, pfd3, composite, imx8m
> composite.

I think that after Simon's comments we would know if the v5 is eligible
or not. I've ping'ed Simon today, so I hope that I will receive
feedback soon.

> 
> Thanks,
> Peng.
> 
> > 
> > My opinion / direction is as follows:
> > 
> > - The current clock code works and is pretty stable, but it has
> > issues with conversion to DM/DTS (e.g. it need an index, which is
> > not provided from Linux sync'ed DTS).
> > 
> > Link to previous discussion about the problem, which I'm trying to
> > solve with CCF:
> > https://patchwork.ozlabs.org/patch/1019855/
> > 
> > - We could implement new clock code as was done for e.g. rockchip,
> > but IMHO we shall at least try to port the Linux solution (CCF).
> > 
> > - The CCF v5 has been posted 2 weeks ago, with fixes/enhancements
> >   requested by Simon. The CCF code shall be pulled to imx -next
> > (I've also added the entry to MAINTAINERS and appointed myself as a
> >   custodian for this part of clock subsystem).
> > 
> > - Adding i.MX8 with the old clock code IMHO is the wrong approach,
> > as there will not be enough time in the future to replace it with
> > CCF. The best approach would be to add it to SPL and U-Boot proper
> > just from the outset (as I did for i.MX6Q).
> > 
> > - The CCF v5 would need some tunning (OF_PLATDATA conversion) to
> > reduce its footprint in SPL (if needed), but as I stated above - it
> > works without issues on TPC70 i.MX6Q board.
> > 
> > 
> > You can try to provide numbers about the footprint when CCF is
> > enabled as I did here:
> > 
> > https://patchwork.ozlabs.org/cover/1121348/
> > 
> > 
> > A bit off topic:
> > ----------------
> > 
> > If you struggle to reduce the size of your binaries, please check
> > if you really need CONFIG_EFI_LOADER enabled (if your BSP needs to
> > support running UEFI applications). In my case - after disabling it
> > - the size of u-boot.imx was reduced by ~14%.
> >   
> > >
> > > Thanks,
> > > Peng.  
> > > >  
> > > > > +	return 0;
> > > > > +}
> > > > > +
> > > > > +void init_uart_clk(u32 index)
> > > > > +{
> > > > > +	/*
> > > > > +	 * set uart clock root
> > > > > +	 * 24M OSC
> > > > > +	 */
> > > > > +	switch (index) {
> > > > > +	case 0:
> > > > > +		clock_enable(CCGR_UART1, 0);
> > > > > +		clock_set_target_val(UART1_CLK_ROOT,
> > > > > CLK_ROOT_ON |
> > > > > +				     CLK_ROOT_SOURCE_SEL(0));
> > > > > +		clock_enable(CCGR_UART1, 1);
> > > > > +		return;
> > > > > +	case 1:
> > > > > +		clock_enable(CCGR_UART2, 0);
> > > > > +		clock_set_target_val(UART2_CLK_ROOT,
> > > > > CLK_ROOT_ON |
> > > > > +				     CLK_ROOT_SOURCE_SEL(0));
> > > > > +		clock_enable(CCGR_UART2, 1);
> > > > > +		return;
> > > > > +	case 2:
> > > > > +		clock_enable(CCGR_UART3, 0);
> > > > > +		clock_set_target_val(UART3_CLK_ROOT,
> > > > > CLK_ROOT_ON |
> > > > > +				     CLK_ROOT_SOURCE_SEL(0));
> > > > > +		clock_enable(CCGR_UART3, 1);
> > > > > +		return;
> > > > > +	case 3:
> > > > > +		clock_enable(CCGR_UART4, 0);
> > > > > +		clock_set_target_val(UART4_CLK_ROOT,
> > > > > CLK_ROOT_ON |
> > > > > +				     CLK_ROOT_SOURCE_SEL(0));
> > > > > +		clock_enable(CCGR_UART4, 1);
> > > > > +		return;
> > > > > +	default:
> > > > > +		printf("Invalid uart index\n");
> > > > > +		return;
> > > > > +	}
> > > > > +}
> > > > > +
> > > > > +void init_clk_usdhc(u32 index)
> > > > > +{
> > > > > +	/*
> > > > > +	 * set usdhc clock root
> > > > > +	 * sys pll1 400M
> > > > > +	 */
> > > > > +	switch (index) {
> > > > > +	case 0:
> > > > > +		clock_enable(CCGR_USDHC1, 0);
> > > > > +		clock_set_target_val(USDHC1_CLK_ROOT,
> > > > > CLK_ROOT_ON |
> > > > > +				     CLK_ROOT_SOURCE_SEL(1) |
> > > > > +
> > > > > CLK_ROOT_POST_DIV(CLK_ROOT_POST_DIV2));
> > > > > +		clock_enable(CCGR_USDHC1, 1);
> > > > > +		return;
> > > > > +	case 1:
> > > > > +		clock_enable(CCGR_USDHC2, 0);
> > > > > +		clock_set_target_val(USDHC2_CLK_ROOT,
> > > > > CLK_ROOT_ON |
> > > > > +				     CLK_ROOT_SOURCE_SEL(1) |
> > > > > +
> > > > > CLK_ROOT_POST_DIV(CLK_ROOT_POST_DIV2));
> > > > > +		clock_enable(CCGR_USDHC2, 1);
> > > > > +		return;
> > > > > +	case 2:
> > > > > +		clock_enable(CCGR_USDHC3, 0);
> > > > > +		clock_set_target_val(USDHC3_CLK_ROOT,
> > > > > CLK_ROOT_ON |
> > > > > +				     CLK_ROOT_SOURCE_SEL(1) |
> > > > > +
> > > > > CLK_ROOT_POST_DIV(CLK_ROOT_POST_DIV2));
> > > > > +		clock_enable(CCGR_USDHC3, 1);
> > > > > +		return;
> > > > > +	default:
> > > > > +		printf("Invalid usdhc index\n");
> > > > > +		return;
> > > > > +	}
> > > > > +}
> > > > > +
> > > > > +void init_wdog_clk(void)
> > > > > +{
> > > > > +	clock_enable(CCGR_WDOG1, 0);
> > > > > +	clock_enable(CCGR_WDOG2, 0);
> > > > > +	clock_enable(CCGR_WDOG3, 0);
> > > > > +	clock_set_target_val(WDOG_CLK_ROOT, CLK_ROOT_ON |
> > > > > +			     CLK_ROOT_SOURCE_SEL(0));
> > > > > +	clock_enable(CCGR_WDOG1, 1);
> > > > > +	clock_enable(CCGR_WDOG2, 1);
> > > > > +	clock_enable(CCGR_WDOG3, 1);
> > > > > +}
> > > > > +
> > > > > +int clock_init(void)
> > > > > +{
> > > > > +	u32 val_cfg0;
> > > > > +
> > > > > +	/*
> > > > > +	 * The gate is not exported to clk tree, so configure
> > > > > them here.
> > > > > +	 * According to ANAMIX SPEC
> > > > > +	 * sys pll1 fixed at 800MHz
> > > > > +	 * sys pll2 fixed at 1GHz
> > > > > +	 * Here we only enable the outputs.
> > > > > +	 */
> > > > > +	val_cfg0 = readl(&ana_pll->sys_pll1_gnrl_ctl);
> > > > > +	val_cfg0 |= INTPLL_CLKE_MASK | INTPLL_DIV2_CLKE_MASK
> > > > > |
> > > > > +		INTPLL_DIV3_CLKE_MASK |
> > > > > INTPLL_DIV4_CLKE_MASK |
> > > > > +		INTPLL_DIV5_CLKE_MASK |
> > > > > INTPLL_DIV6_CLKE_MASK |
> > > > > +		INTPLL_DIV8_CLKE_MASK |
> > > > > INTPLL_DIV10_CLKE_MASK |
> > > > > +		INTPLL_DIV20_CLKE_MASK;
> > > > > +	writel(val_cfg0, &ana_pll->sys_pll1_gnrl_ctl);
> > > > > +
> > > > > +	val_cfg0 = readl(&ana_pll->sys_pll2_gnrl_ctl);
> > > > > +	val_cfg0 |= INTPLL_CLKE_MASK | INTPLL_DIV2_CLKE_MASK
> > > > > |
> > > > > +		INTPLL_DIV3_CLKE_MASK |
> > > > > INTPLL_DIV4_CLKE_MASK |
> > > > > +		INTPLL_DIV5_CLKE_MASK |
> > > > > INTPLL_DIV6_CLKE_MASK |
> > > > > +		INTPLL_DIV8_CLKE_MASK |
> > > > > INTPLL_DIV10_CLKE_MASK |
> > > > > +		INTPLL_DIV20_CLKE_MASK;
> > > > > +	writel(val_cfg0, &ana_pll->sys_pll2_gnrl_ctl);
> > > > > +
> > > > > +	intpll_configure(ANATOP_SYSTEM_PLL3, MHZ(750));
> > > > > +	clock_set_target_val(NOC_CLK_ROOT,
> > > > > +			     CLK_ROOT_ON |
> > > > > CLK_ROOT_SOURCE_SEL(2)); +
> > > > > +	/* config GIC to sys_pll2_100m */
> > > > > +	clock_enable(CCGR_GIC, 0);
> > > > > +	clock_set_target_val(GIC_CLK_ROOT, CLK_ROOT_ON |
> > > > > +			     CLK_ROOT_SOURCE_SEL(3));
> > > > > +	clock_enable(CCGR_GIC, 1);
> > > > > +
> > > > > +	clock_set_target_val(NAND_USDHC_BUS_CLK_ROOT,
> > > > > CLK_ROOT_ON |
> > > > > +			     CLK_ROOT_SOURCE_SEL(1));
> > > > > +
> > > > > +	clock_enable(CCGR_DDR1, 0);
> > > > > +	clock_set_target_val(DRAM_ALT_CLK_ROOT, CLK_ROOT_ON |
> > > > > +			     CLK_ROOT_SOURCE_SEL(1));
> > > > > +	clock_set_target_val(DRAM_APB_CLK_ROOT, CLK_ROOT_ON |
> > > > > +			     CLK_ROOT_SOURCE_SEL(1));
> > > > > +	clock_enable(CCGR_DDR1, 1);
> > > > > +
> > > > > +	init_wdog_clk();
> > > > > +
> > > > > +	clock_enable(CCGR_TEMP_SENSOR, 1);
> > > > > +
> > > > > +	clock_enable(CCGR_SEC_DEBUG, 1);
> > > > > +
> > > > > +	return 0;
> > > > > +}
> > > > > +
> > > > > +u32 decode_intpll(enum clk_root_src intpll) {
> > > > > +	u32 pll_gnrl_ctl, pll_div_ctl, pll_clke_mask;
> > > > > +	u32 main_div, pre_div, post_div, div;
> > > > > +	u64 freq;
> > > > > +
> > > > > +	switch (intpll) {
> > > > > +	case ARM_PLL_CLK:
> > > > > +		pll_gnrl_ctl =
> > > > > readl(&ana_pll->arm_pll_gnrl_ctl);
> > > > > +		pll_div_ctl =
> > > > > readl(&ana_pll->arm_pll_div_ctl);
> > > > > +		break;
> > > > > +	case GPU_PLL_CLK:
> > > > > +		pll_gnrl_ctl =
> > > > > readl(&ana_pll->gpu_pll_gnrl_ctl);
> > > > > +		pll_div_ctl =
> > > > > readl(&ana_pll->gpu_pll_div_ctl);
> > > > > +		break;
> > > > > +	case VPU_PLL_CLK:
> > > > > +		pll_gnrl_ctl =
> > > > > readl(&ana_pll->vpu_pll_gnrl_ctl);
> > > > > +		pll_div_ctl =
> > > > > readl(&ana_pll->vpu_pll_div_ctl);
> > > > > +		break;
> > > > > +	case SYSTEM_PLL1_800M_CLK:
> > > > > +	case SYSTEM_PLL1_400M_CLK:
> > > > > +	case SYSTEM_PLL1_266M_CLK:
> > > > > +	case SYSTEM_PLL1_200M_CLK:
> > > > > +	case SYSTEM_PLL1_160M_CLK:
> > > > > +	case SYSTEM_PLL1_133M_CLK:
> > > > > +	case SYSTEM_PLL1_100M_CLK:
> > > > > +	case SYSTEM_PLL1_80M_CLK:
> > > > > +	case SYSTEM_PLL1_40M_CLK:
> > > > > +		pll_gnrl_ctl =
> > > > > readl(&ana_pll->sys_pll1_gnrl_ctl);
> > > > > +		pll_div_ctl =
> > > > > readl(&ana_pll->sys_pll1_div_ctl);
> > > > > +		break;
> > > > > +	case SYSTEM_PLL2_1000M_CLK:
> > > > > +	case SYSTEM_PLL2_500M_CLK:
> > > > > +	case SYSTEM_PLL2_333M_CLK:
> > > > > +	case SYSTEM_PLL2_250M_CLK:
> > > > > +	case SYSTEM_PLL2_200M_CLK:
> > > > > +	case SYSTEM_PLL2_166M_CLK:
> > > > > +	case SYSTEM_PLL2_125M_CLK:
> > > > > +	case SYSTEM_PLL2_100M_CLK:
> > > > > +	case SYSTEM_PLL2_50M_CLK:
> > > > > +		pll_gnrl_ctl =
> > > > > readl(&ana_pll->sys_pll2_gnrl_ctl);
> > > > > +		pll_div_ctl =
> > > > > readl(&ana_pll->sys_pll2_div_ctl);
> > > > > +		break;
> > > > > +	case SYSTEM_PLL3_CLK:
> > > > > +		pll_gnrl_ctl =
> > > > > readl(&ana_pll->sys_pll3_gnrl_ctl);
> > > > > +		pll_div_ctl =
> > > > > readl(&ana_pll->sys_pll3_div_ctl);
> > > > > +		break;
> > > > > +	default:
> > > > > +		return -EINVAL;
> > > > > +	}
> > > > > +
> > > > > +	/* Only support SYS_XTAL 24M, PAD_CLK not take into
> > > > > consideration */
> > > > > +	if ((pll_gnrl_ctl & INTPLL_REF_CLK_SEL_MASK) != 0)
> > > > > +		return 0;
> > > > > +
> > > > > +	if ((pll_gnrl_ctl & INTPLL_RST_MASK) == 0)
> > > > > +		return 0;
> > > > > +
> > > > > +	/*
> > > > > +	 * When BYPASS is equal to 1, PLL enters the bypass
> > > > > mode
> > > > > +	 * regardless of the values of RESETB
> > > > > +	 */
> > > > > +	if (pll_gnrl_ctl & INTPLL_BYPASS_MASK)
> > > > > +		return 24000000u;
> > > > > +
> > > > > +	if (!(pll_gnrl_ctl & INTPLL_LOCK_MASK)) {
> > > > > +		puts("pll not locked\n");
> > > > > +		return 0;
> > > > > +	}
> > > > > +
> > > > > +	switch (intpll) {
> > > > > +	case ARM_PLL_CLK:
> > > > > +	case GPU_PLL_CLK:
> > > > > +	case VPU_PLL_CLK:
> > > > > +	case SYSTEM_PLL3_CLK:
> > > > > +	case SYSTEM_PLL1_800M_CLK:
> > > > > +	case SYSTEM_PLL2_1000M_CLK:
> > > > > +		pll_clke_mask = INTPLL_CLKE_MASK;
> > > > > +		div = 1;
> > > > > +		break;
> > > > > +
> > > > > +	case SYSTEM_PLL1_400M_CLK:
> > > > > +	case SYSTEM_PLL2_500M_CLK:
> > > > > +		pll_clke_mask = INTPLL_DIV2_CLKE_MASK;
> > > > > +		div = 2;
> > > > > +		break;
> > > > > +
> > > > > +	case SYSTEM_PLL1_266M_CLK:
> > > > > +	case SYSTEM_PLL2_333M_CLK:
> > > > > +		pll_clke_mask = INTPLL_DIV3_CLKE_MASK;
> > > > > +		div = 3;
> > > > > +		break;
> > > > > +
> > > > > +	case SYSTEM_PLL1_200M_CLK:
> > > > > +	case SYSTEM_PLL2_250M_CLK:
> > > > > +		pll_clke_mask = INTPLL_DIV4_CLKE_MASK;
> > > > > +		div = 4;
> > > > > +		break;
> > > > > +
> > > > > +	case SYSTEM_PLL1_160M_CLK:
> > > > > +	case SYSTEM_PLL2_200M_CLK:
> > > > > +		pll_clke_mask = INTPLL_DIV5_CLKE_MASK;
> > > > > +		div = 5;
> > > > > +		break;
> > > > > +
> > > > > +	case SYSTEM_PLL1_133M_CLK:
> > > > > +	case SYSTEM_PLL2_166M_CLK:
> > > > > +		pll_clke_mask = INTPLL_DIV6_CLKE_MASK;
> > > > > +		div = 6;
> > > > > +		break;
> > > > > +
> > > > > +	case SYSTEM_PLL1_100M_CLK:
> > > > > +	case SYSTEM_PLL2_125M_CLK:
> > > > > +		pll_clke_mask = INTPLL_DIV8_CLKE_MASK;
> > > > > +		div = 8;
> > > > > +		break;
> > > > > +
> > > > > +	case SYSTEM_PLL1_80M_CLK:
> > > > > +	case SYSTEM_PLL2_100M_CLK:
> > > > > +		pll_clke_mask = INTPLL_DIV10_CLKE_MASK;
> > > > > +		div = 10;
> > > > > +		break;
> > > > > +
> > > > > +	case SYSTEM_PLL1_40M_CLK:
> > > > > +	case SYSTEM_PLL2_50M_CLK:
> > > > > +		pll_clke_mask = INTPLL_DIV20_CLKE_MASK;
> > > > > +		div = 20;
> > > > > +		break;
> > > > > +	default:
> > > > > +		return -EINVAL;
> > > > > +	}
> > > > > +
> > > > > +	if ((pll_gnrl_ctl & pll_clke_mask) == 0)
> > > > > +		return 0;
> > > > > +
> > > > > +	main_div = (pll_div_ctl & INTPLL_MAIN_DIV_MASK) >>
> > > > > +		INTPLL_MAIN_DIV_SHIFT;
> > > > > +	pre_div = (pll_div_ctl & INTPLL_PRE_DIV_MASK) >>
> > > > > +		INTPLL_PRE_DIV_SHIFT;
> > > > > +	post_div = (pll_div_ctl & INTPLL_POST_DIV_MASK) >>
> > > > > +		INTPLL_POST_DIV_SHIFT;
> > > > > +
> > > > > +	/* FFVCO = (m * FFIN) / p, FFOUT = (m * FFIN) / (p *
> > > > > 2^s) */
> > > > > +	freq = 24000000ULL * main_div;
> > > > > +	return lldiv(freq, pre_div * (1 << post_div) *
> > > > > div); } +
> > > > > +u32 decode_fracpll(enum clk_root_src frac_pll) {
> > > > > +	u32 pll_gnrl_ctl, pll_fdiv_ctl0, pll_fdiv_ctl1;
> > > > > +	u32 main_div, pre_div, post_div, k;
> > > > > +
> > > > > +	switch (frac_pll) {
> > > > > +	case DRAM_PLL1_CLK:
> > > > > +		pll_gnrl_ctl =
> > > > > readl(&ana_pll->dram_pll_gnrl_ctl);
> > > > > +		pll_fdiv_ctl0 =
> > > > > readl(&ana_pll->dram_pll_fdiv_ctl0);
> > > > > +		pll_fdiv_ctl1 =
> > > > > readl(&ana_pll->dram_pll_fdiv_ctl1);
> > > > > +		break;
> > > > > +	case AUDIO_PLL1_CLK:
> > > > > +		pll_gnrl_ctl =
> > > > > readl(&ana_pll->audio_pll1_gnrl_ctl);
> > > > > +		pll_fdiv_ctl0 =
> > > > > readl(&ana_pll->audio_pll1_fdiv_ctl0);
> > > > > +		pll_fdiv_ctl1 =
> > > > > readl(&ana_pll->audio_pll1_fdiv_ctl1);
> > > > > +		break;
> > > > > +	case AUDIO_PLL2_CLK:
> > > > > +		pll_gnrl_ctl =
> > > > > readl(&ana_pll->audio_pll2_gnrl_ctl);
> > > > > +		pll_fdiv_ctl0 =
> > > > > readl(&ana_pll->audio_pll2_fdiv_ctl0);
> > > > > +		pll_fdiv_ctl1 =
> > > > > readl(&ana_pll->audio_pll2_fdiv_ctl1);
> > > > > +		break;
> > > > > +	case VIDEO_PLL_CLK:
> > > > > +		pll_gnrl_ctl =
> > > > > readl(&ana_pll->video_pll1_gnrl_ctl);
> > > > > +		pll_fdiv_ctl0 =
> > > > > readl(&ana_pll->video_pll1_fdiv_ctl0);
> > > > > +		pll_fdiv_ctl1 =
> > > > > readl(&ana_pll->video_pll1_fdiv_ctl1);
> > > > > +		break;
> > > > > +	default:
> > > > > +		printf("Not supported\n");
> > > > > +		return 0;
> > > > > +	}
> > > > > +
> > > > > +	/* Only support SYS_XTAL 24M, PAD_CLK not take into
> > > > > consideration */
> > > > > +	if ((pll_gnrl_ctl & INTPLL_REF_CLK_SEL_MASK) != 0)
> > > > > +		return 0;
> > > > > +
> > > > > +	if ((pll_gnrl_ctl & INTPLL_RST_MASK) == 0)
> > > > > +		return 0;
> > > > > +	/*
> > > > > +	 * When BYPASS is equal to 1, PLL enters the bypass
> > > > > mode
> > > > > +	 * regardless of the values of RESETB
> > > > > +	 */
> > > > > +	if (pll_gnrl_ctl & INTPLL_BYPASS_MASK)
> > > > > +		return 24000000u;
> > > > > +
> > > > > +	if (!(pll_gnrl_ctl & INTPLL_LOCK_MASK)) {
> > > > > +		puts("pll not locked\n");
> > > > > +		return 0;
> > > > > +	}
> > > > > +
> > > > > +	if (!(pll_gnrl_ctl & INTPLL_CLKE_MASK))
> > > > > +		return 0;
> > > > > +
> > > > > +	main_div = (pll_fdiv_ctl0 & INTPLL_MAIN_DIV_MASK) >>
> > > > > +		INTPLL_MAIN_DIV_SHIFT;
> > > > > +	pre_div = (pll_fdiv_ctl0 & INTPLL_PRE_DIV_MASK) >>
> > > > > +		INTPLL_PRE_DIV_SHIFT;
> > > > > +	post_div = (pll_fdiv_ctl0 & INTPLL_POST_DIV_MASK) >>
> > > > > +		INTPLL_POST_DIV_SHIFT;
> > > > > +
> > > > > +	k = pll_fdiv_ctl1 & GENMASK(15, 0);
> > > > > +
> > > > > +	/*
> > > > > +	 * FFOUT = ((m + k / 65536) * FFIN) / (p * 2^s),
> > > > > +	 * 1 ≤ p ≤ 63, 64 ≤ m ≤ 1023, 0 ≤ s ≤ 6
> > > > > +	 */
> > > > > +	return lldiv((main_div * 65536 + k) * 24000000ULL,
> > > > > +		     65536 * pre_div * (1 << post_div)); }
> > > > > +
> > > > > +static struct imx_int_pll_rate_table imx8mm_fracpll_tbl[] = {
> > > > > +	PLL_1443X_RATE(800000000U, 300, 9, 0, 0),
> > > > > +	PLL_1443X_RATE(750000000U, 250, 8, 0, 0),
> > > > > +	PLL_1443X_RATE(650000000U, 325, 3, 2, 0),
> > > > > +	PLL_1443X_RATE(600000000U, 300, 3, 2, 0),
> > > > > +	PLL_1443X_RATE(594000000U, 99, 1, 2, 0),
> > > > > +	PLL_1443X_RATE(400000000U, 300, 9, 1, 0),
> > > > > +	PLL_1443X_RATE(266666667U, 400, 9, 2, 0),
> > > > > +	PLL_1443X_RATE(167000000U, 334, 3, 4, 0),
> > > > > +	PLL_1443X_RATE(100000000U, 300, 9, 3, 0), };
> > > > > +
> > > > > +int fracpll_configure(enum pll_clocks pll, u32 freq) {
> > > > > +	int i;
> > > > > +	u32 tmp, div_val;
> > > > > +	void *pll_base;
> > > > > +	struct imx_int_pll_rate_table *rate;
> > > > > +
> > > > > +	for (i = 0; i < ARRAY_SIZE(imx8mm_fracpll_tbl); i++)
> > > > > {
> > > > > +		if (freq == imx8mm_fracpll_tbl[i].rate)
> > > > > +			break;
> > > > > +	}
> > > > > +
> > > > > +	if (i == ARRAY_SIZE(imx8mm_fracpll_tbl)) {
> > > > > +		printf("No matched freq table %u\n", freq);
> > > > > +		return -EINVAL;
> > > > > +	}
> > > > > +
> > > > > +	rate = &imx8mm_fracpll_tbl[i];
> > > > > +
> > > > > +	switch (pll) {
> > > > > +	case ANATOP_DRAM_PLL:
> > > > > +		setbits_le32(GPC_BASE_ADDR + 0xEC, 1 << 7);
> > > > > +		setbits_le32(GPC_BASE_ADDR + 0xF8, 1 << 5);
> > > > > +		writel(SRC_DDR1_ENABLE_MASK, SRC_BASE_ADDR +
> > > > > 0x1004); +
> > > > > +		pll_base = &ana_pll->dram_pll_gnrl_ctl;
> > > > > +		break;
> > > > > +	case ANATOP_VIDEO_PLL:
> > > > > +		pll_base = &ana_pll->video_pll1_gnrl_ctl;
> > > > > +		break;
> > > > > +	default:
> > > > > +		return 0;
> > > > > +	}
> > > > > +	/* Bypass clock and set lock to pll output lock */
> > > > > +	tmp = readl(pll_base);
> > > > > +	tmp |= BYPASS_MASK;
> > > > > +	writel(tmp, pll_base);
> > > > > +
> > > > > +	/* Enable RST */
> > > > > +	tmp &= ~RST_MASK;
> > > > > +	writel(tmp, pll_base);
> > > > > +
> > > > > +	div_val = (rate->mdiv << MDIV_SHIFT) | (rate->pdiv <<
> > > > > PDIV_SHIFT) |
> > > > > +		(rate->sdiv << SDIV_SHIFT);
> > > > > +	writel(div_val, pll_base + 4);
> > > > > +	writel(rate->kdiv << KDIV_SHIFT, pll_base + 8);
> > > > > +
> > > > > +	__udelay(100);
> > > > > +
> > > > > +	/* Disable RST */
> > > > > +	tmp |= RST_MASK;
> > > > > +	writel(tmp, pll_base);
> > > > > +
> > > > > +	/* Wait Lock*/
> > > > > +	while (!(readl(pll_base) & LOCK_STATUS))
> > > > > +		;
> > > > > +
> > > > > +	/* Bypass */
> > > > > +	tmp &= ~BYPASS_MASK;
> > > > > +	writel(tmp, pll_base);
> > > > > +
> > > > > +	return 0;
> > > > > +}
> > > > > +
> > > > > +int intpll_configure(enum pll_clocks pll, ulong freq) {
> > > > > +	void __iomem *pll_gnrl_ctl, __iomem *pll_div_ctl;
> > > > > +	u32 pll_div_ctl_val, pll_clke_masks;
> > > > > +
> > > > > +	switch (pll) {
> > > > > +	case ANATOP_SYSTEM_PLL1:
> > > > > +		pll_gnrl_ctl = &ana_pll->sys_pll1_gnrl_ctl;
> > > > > +		pll_div_ctl = &ana_pll->sys_pll1_div_ctl;
> > > > > +		pll_clke_masks = INTPLL_DIV20_CLKE_MASK |
> > > > > +			INTPLL_DIV10_CLKE_MASK |
> > > > > INTPLL_DIV8_CLKE_MASK |
> > > > > +			INTPLL_DIV6_CLKE_MASK |
> > > > > INTPLL_DIV5_CLKE_MASK |
> > > > > +			INTPLL_DIV4_CLKE_MASK |
> > > > > INTPLL_DIV3_CLKE_MASK |
> > > > > +			INTPLL_DIV2_CLKE_MASK |
> > > > > INTPLL_CLKE_MASK;
> > > > > +		break;
> > > > > +	case ANATOP_SYSTEM_PLL2:
> > > > > +		pll_gnrl_ctl = &ana_pll->sys_pll2_gnrl_ctl;
> > > > > +		pll_div_ctl = &ana_pll->sys_pll2_div_ctl;
> > > > > +		pll_clke_masks = INTPLL_DIV20_CLKE_MASK |
> > > > > +			INTPLL_DIV10_CLKE_MASK |
> > > > > INTPLL_DIV8_CLKE_MASK |
> > > > > +			INTPLL_DIV6_CLKE_MASK |
> > > > > INTPLL_DIV5_CLKE_MASK |
> > > > > +			INTPLL_DIV4_CLKE_MASK |
> > > > > INTPLL_DIV3_CLKE_MASK |
> > > > > +			INTPLL_DIV2_CLKE_MASK |
> > > > > INTPLL_CLKE_MASK;
> > > > > +		break;
> > > > > +	case ANATOP_SYSTEM_PLL3:
> > > > > +		pll_gnrl_ctl = &ana_pll->sys_pll3_gnrl_ctl;
> > > > > +		pll_div_ctl = &ana_pll->sys_pll3_div_ctl;
> > > > > +		pll_clke_masks = INTPLL_CLKE_MASK;
> > > > > +		break;
> > > > > +	case ANATOP_ARM_PLL:
> > > > > +		pll_gnrl_ctl = &ana_pll->arm_pll_gnrl_ctl;
> > > > > +		pll_div_ctl = &ana_pll->arm_pll_div_ctl;
> > > > > +		pll_clke_masks = INTPLL_CLKE_MASK;
> > > > > +		break;
> > > > > +	case ANATOP_GPU_PLL:
> > > > > +		pll_gnrl_ctl = &ana_pll->gpu_pll_gnrl_ctl;
> > > > > +		pll_div_ctl = &ana_pll->gpu_pll_div_ctl;
> > > > > +		pll_clke_masks = INTPLL_CLKE_MASK;
> > > > > +		break;
> > > > > +	case ANATOP_VPU_PLL:
> > > > > +		pll_gnrl_ctl = &ana_pll->vpu_pll_gnrl_ctl;
> > > > > +		pll_div_ctl = &ana_pll->vpu_pll_div_ctl;
> > > > > +		pll_clke_masks = INTPLL_CLKE_MASK;
> > > > > +		break;
> > > > > +	default:
> > > > > +		return -EINVAL;
> > > > > +	};
> > > > > +
> > > > > +	switch (freq) {
> > > > > +	case MHZ(750):
> > > > > +		/* 24 * 0xfa / 2 / 2 ^ 2 */
> > > > > +		pll_div_ctl_val = INTPLL_MAIN_DIV_VAL(0xfa) |
> > > > > +			INTPLL_PRE_DIV_VAL(2) |
> > > > > INTPLL_POST_DIV_VAL(2);
> > > > > +		break;
> > > > > +	case MHZ(800):
> > > > > +		/* 24 * 0x190 / 3 / 2 ^ 2 */
> > > > > +		pll_div_ctl_val = INTPLL_MAIN_DIV_VAL(0x190)
> > > > > |
> > > > > +			INTPLL_PRE_DIV_VAL(3) |
> > > > > INTPLL_POST_DIV_VAL(2);
> > > > > +		break;
> > > > > +	case MHZ(1000):
> > > > > +		/* 24 * 0xfa / 3 / 2 ^ 1 */
> > > > > +		pll_div_ctl_val = INTPLL_MAIN_DIV_VAL(0xfa) |
> > > > > +			INTPLL_PRE_DIV_VAL(3) |
> > > > > INTPLL_POST_DIV_VAL(1);
> > > > > +		break;
> > > > > +	case MHZ(1200):
> > > > > +		/* 24 * 0xc8 / 2 / 2 ^ 1 */
> > > > > +		pll_div_ctl_val = INTPLL_MAIN_DIV_VAL(0xc8) |
> > > > > +			INTPLL_PRE_DIV_VAL(2) |
> > > > > INTPLL_POST_DIV_VAL(1);
> > > > > +		break;
> > > > > +	case MHZ(2000):
> > > > > +		/* 24 * 0xfa / 3 / 2 ^ 0 */
> > > > > +		pll_div_ctl_val = INTPLL_MAIN_DIV_VAL(0xfa) |
> > > > > +			INTPLL_PRE_DIV_VAL(3) |
> > > > > INTPLL_POST_DIV_VAL(0);
> > > > > +		break;
> > > > > +	default:
> > > > > +		return -EINVAL;
> > > > > +	};
> > > > > +	/* Bypass clock and set lock to pll output lock */
> > > > > +	setbits_le32(pll_gnrl_ctl, INTPLL_BYPASS_MASK |
> > > > > +		     INTPLL_LOCK_SEL_MASK);
> > > > > +	/* Enable reset */
> > > > > +	clrbits_le32(pll_gnrl_ctl, INTPLL_RST_MASK);
> > > > > +	/* Configure */
> > > > > +	writel(pll_div_ctl_val, pll_div_ctl);
> > > > > +
> > > > > +	__udelay(100);
> > > > > +
> > > > > +	/* Disable reset */
> > > > > +	setbits_le32(pll_gnrl_ctl, INTPLL_RST_MASK);
> > > > > +	/* Wait Lock */
> > > > > +	while (!(readl(pll_gnrl_ctl) & INTPLL_LOCK_MASK))
> > > > > +		;
> > > > > +	/* Clear bypass */
> > > > > +	clrbits_le32(pll_gnrl_ctl, INTPLL_BYPASS_MASK);
> > > > > +	setbits_le32(pll_gnrl_ctl, pll_clke_masks);
> > > > > +
> > > > > +	return 0;
> > > > > +}
> > > > > +
> > > > > +u32 get_root_src_clk(enum clk_root_src root_src) {
> > > > > +	switch (root_src) {
> > > > > +	case OSC_24M_CLK:
> > > > > +		return 24000000u;
> > > > > +	case OSC_HDMI_CLK:
> > > > > +		return 26000000u;
> > > > > +	case OSC_32K_CLK:
> > > > > +		return 32000u;
> > > > > +	case ARM_PLL_CLK:
> > > > > +	case GPU_PLL_CLK:
> > > > > +	case VPU_PLL_CLK:
> > > > > +	case SYSTEM_PLL1_800M_CLK:
> > > > > +	case SYSTEM_PLL1_400M_CLK:
> > > > > +	case SYSTEM_PLL1_266M_CLK:
> > > > > +	case SYSTEM_PLL1_200M_CLK:
> > > > > +	case SYSTEM_PLL1_160M_CLK:
> > > > > +	case SYSTEM_PLL1_133M_CLK:
> > > > > +	case SYSTEM_PLL1_100M_CLK:
> > > > > +	case SYSTEM_PLL1_80M_CLK:
> > > > > +	case SYSTEM_PLL1_40M_CLK:
> > > > > +	case SYSTEM_PLL2_1000M_CLK:
> > > > > +	case SYSTEM_PLL2_500M_CLK:
> > > > > +	case SYSTEM_PLL2_333M_CLK:
> > > > > +	case SYSTEM_PLL2_250M_CLK:
> > > > > +	case SYSTEM_PLL2_200M_CLK:
> > > > > +	case SYSTEM_PLL2_166M_CLK:
> > > > > +	case SYSTEM_PLL2_125M_CLK:
> > > > > +	case SYSTEM_PLL2_100M_CLK:
> > > > > +	case SYSTEM_PLL2_50M_CLK:
> > > > > +	case SYSTEM_PLL3_CLK:
> > > > > +		return decode_intpll(root_src);
> > > > > +	default:
> > > > > +		return 0;
> > > > > +	}
> > > > > +
> > > > > +	return 0;
> > > > > +}
> > > > > +
> > > > > +u32 get_root_clk(enum clk_root_index clock_id) {
> > > > > +	enum clk_root_src root_src;
> > > > > +	u32 post_podf, pre_podf, root_src_clk;
> > > > > +
> > > > > +	if (clock_root_enabled(clock_id) <= 0)
> > > > > +		return 0;
> > > > > +
> > > > > +	if (clock_get_prediv(clock_id, &pre_podf) < 0)
> > > > > +		return 0;
> > > > > +
> > > > > +	if (clock_get_postdiv(clock_id, &post_podf) < 0)
> > > > > +		return 0;
> > > > > +
> > > > > +	if (clock_get_src(clock_id, &root_src) < 0)
> > > > > +		return 0;
> > > > > +
> > > > > +	root_src_clk = get_root_src_clk(root_src);
> > > > > +
> > > > > +	return root_src_clk / (post_podf + 1) / (pre_podf +
> > > > > 1); } +
> > > > > +u32 mxc_get_clock(enum mxc_clock clk) {
> > > > > +	switch (clk) {
> > > > > +	case MXC_ARM_CLK:
> > > > > +		return get_root_clk(ARM_A53_CLK_ROOT);
> > > > > +	default:
> > > > > +		printf("Unsupported mxc_clock %d\n", clk);
> > > > > +		break;
> > > > > +	}
> > > > > +
> > > > > +	return 0;
> > > > > +}
> > > > > +
> > > > > +u32 imx_get_uartclk(void)
> > > > > +{
> > > > > +	return get_root_clk(UART1_CLK_ROOT); }
> > > > > +
> > > > > +#ifdef CONFIG_SPL_BUILD
> > > > > +void dram_pll_init(ulong pll_val) {
> > > > > +	fracpll_configure(ANATOP_DRAM_PLL, pll_val); }
> > > > > +
> > > > > +static struct dram_bypass_clk_setting
> > > > > imx8mm_dram_bypass_tbl[] = {
> > > > > +	DRAM_BYPASS_ROOT_CONFIG(MHZ(100), 2,
> > > > > CLK_ROOT_PRE_DIV1, 2,
> > > > > +				CLK_ROOT_PRE_DIV2),
> > > > > +	DRAM_BYPASS_ROOT_CONFIG(MHZ(250), 3,
> > > > > CLK_ROOT_PRE_DIV2, 2,
> > > > > +				CLK_ROOT_PRE_DIV2),
> > > > > +	DRAM_BYPASS_ROOT_CONFIG(MHZ(400), 1,
> > > > > CLK_ROOT_PRE_DIV2, 3,
> > > > > +				CLK_ROOT_PRE_DIV2),
> > > > > +};
> > > > > +
> > > > > +void dram_enable_bypass(ulong clk_val) {
> > > > > +	int i;
> > > > > +	struct dram_bypass_clk_setting *config;
> > > > > +
> > > > > +	for (i = 0; i < ARRAY_SIZE(imx8mm_dram_bypass_tbl);
> > > > > i++) {
> > > > > +		if (clk_val == imx8mm_dram_bypass_tbl[i].clk)
> > > > > +			break;
> > > > > +	}
> > > > > +
> > > > > +	if (i == ARRAY_SIZE(imx8mm_dram_bypass_tbl)) {
> > > > > +		printf("No matched freq table %lu\n",
> > > > > clk_val);
> > > > > +		return;
> > > > > +	}
> > > > > +
> > > > > +	config = &imx8mm_dram_bypass_tbl[i];
> > > > > +
> > > > > +	clock_set_target_val(DRAM_ALT_CLK_ROOT, CLK_ROOT_ON |
> > > > > +
> > > > > CLK_ROOT_SOURCE_SEL(config->alt_root_sel) |
> > > > > +
> > > > > CLK_ROOT_PRE_DIV(config->alt_pre_div));
> > > > > +	clock_set_target_val(DRAM_APB_CLK_ROOT, CLK_ROOT_ON |
> > > > > +
> > > > > CLK_ROOT_SOURCE_SEL(config->apb_root_sel) |
> > > > > +
> > > > > CLK_ROOT_PRE_DIV(config->apb_pre_div));
> > > > > +	clock_set_target_val(DRAM_SEL_CFG, CLK_ROOT_ON |
> > > > > +			     CLK_ROOT_SOURCE_SEL(1));
> > > > > +}
> > > > > +
> > > > > +void dram_disable_bypass(void)
> > > > > +{
> > > > > +	clock_set_target_val(DRAM_SEL_CFG, CLK_ROOT_ON |
> > > > > +			     CLK_ROOT_SOURCE_SEL(0));
> > > > > +	clock_set_target_val(DRAM_APB_CLK_ROOT, CLK_ROOT_ON |
> > > > > +			     CLK_ROOT_SOURCE_SEL(4) |
> > > > > +
> > > > > CLK_ROOT_PRE_DIV(CLK_ROOT_PRE_DIV5)); +}
> > > > > +#endif
> > > > > +
> > > > > diff --git a/arch/arm/mach-imx/imx8m/clock_imx8mq.c
> > > > > b/arch/arm/mach-imx/imx8m/clock_imx8mq.c index  
> > > > feecdb50f6..9cfac911e3  
> > > > > 100644 --- a/arch/arm/mach-imx/imx8m/clock_imx8mq.c
> > > > > +++ b/arch/arm/mach-imx/imx8m/clock_imx8mq.c
> > > > > @@ -282,7 +282,7 @@ static u32 get_root_src_clk(enum
> > > > > clk_root_src root_src) return 0;
> > > > >  }
> > > > >
> > > > > -static u32 get_root_clk(enum clk_root_index clock_id)
> > > > > +u32 get_root_clk(enum clk_root_index clock_id)
> > > > >  {
> > > > >  	enum clk_root_src root_src;
> > > > >  	u32 post_podf, pre_podf, root_src_clk; diff --git
> > > > > a/arch/arm/mach-imx/imx8m/clock_slice.c
> > > > > b/arch/arm/mach-imx/imx8m/clock_slice.c index
> > > > > 1a67c626f1..dc2a018e00 100644 ---
> > > > > a/arch/arm/mach-imx/imx8m/clock_slice.c +++
> > > > > b/arch/arm/mach-imx/imx8m/clock_slice.c @@ -13,6 +13,7 @@
> > > > >
> > > > >  static struct ccm_reg *ccm_reg = (struct ccm_reg  
> > *)CCM_BASE_ADDR;  
> > > > >
> > > > > +#ifdef CONFIG_IMX8MQ
> > > > >  static struct clk_root_map root_array[] = {
> > > > >  	{ARM_A53_CLK_ROOT, CORE_CLOCK_SLICE, 0,
> > > > >  	 {OSC_25M_CLK, ARM_PLL_CLK, SYSTEM_PLL2_500M_CLK,
> > > > > @@  
> > -474,6  
> > > > > +475,466 @@ static struct clk_root_map root_array[] = {
> > > > >  	 {DRAM_PLL1_CLK}
> > > > >  	},
> > > > >  };
> > > > > +#elif defined(CONFIG_IMX8MM)
> > > > > +static struct clk_root_map root_array[] = {
> > > > > +	{ARM_A53_CLK_ROOT, CORE_CLOCK_SLICE, 0,
> > > > > +	 {OSC_24M_CLK, ARM_PLL_CLK, SYSTEM_PLL2_500M_CLK,
> > > > > +	  SYSTEM_PLL2_1000M_CLK, SYSTEM_PLL1_800M_CLK,
> > > > > +	  SYSTEM_PLL1_400M_CLK, AUDIO_PLL1_CLK,  
> > SYSTEM_PLL3_CLK}  
> > > > > +	},
> > > > > +	{ARM_M4_CLK_ROOT, CORE_CLOCK_SLICE, 1,
> > > > > +	 {OSC_24M_CLK, SYSTEM_PLL2_200M_CLK,
> > > > > SYSTEM_PLL2_250M_CLK,
> > > > > +	  SYSTEM_PLL1_266M_CLK, SYSTEM_PLL1_800M_CLK,
> > > > > +	  AUDIO_PLL1_CLK, VIDEO_PLL_CLK, SYSTEM_PLL3_CLK}
> > > > > +	},
> > > > > +	{VPU_A53_CLK_ROOT, CORE_CLOCK_SLICE, 2,
> > > > > +	 {OSC_24M_CLK, ARM_PLL_CLK, SYSTEM_PLL2_500M_CLK,
> > > > > +	  SYSTEM_PLL2_1000M_CLK, SYSTEM_PLL1_800M_CLK,
> > > > > +	  SYSTEM_PLL1_400M_CLK, AUDIO_PLL1_CLK, VPU_PLL_CLK}
> > > > > +	},
> > > > > +	{GPU3D_CLK_ROOT, CORE_CLOCK_SLICE, 3,
> > > > > +	 {OSC_24M_CLK, GPU_PLL_CLK, SYSTEM_PLL1_800M_CLK,
> > > > > +	  SYSTEM_PLL3_CLK, SYSTEM_PLL2_1000M_CLK,
> > > > > +	  AUDIO_PLL1_CLK, VIDEO_PLL_CLK, AUDIO_PLL2_CLK}
> > > > > +	},
> > > > > +	{GPU2D_CLK_ROOT, CORE_CLOCK_SLICE, 4,
> > > > > +	 {OSC_24M_CLK, GPU_PLL_CLK, SYSTEM_PLL1_800M_CLK,
> > > > > +	  SYSTEM_PLL3_CLK, SYSTEM_PLL2_1000M_CLK,
> > > > > +	  AUDIO_PLL1_CLK, VIDEO_PLL_CLK, AUDIO_PLL2_CLK}
> > > > > +	},
> > > > > +	{MAIN_AXI_CLK_ROOT, BUS_CLOCK_SLICE, 0,
> > > > > +	 {OSC_24M_CLK, SYSTEM_PLL2_333M_CLK,
> > > > > SYSTEM_PLL1_800M_CLK,
> > > > > +	  SYSTEM_PLL2_250M_CLK, SYSTEM_PLL2_1000M_CLK,
> > > > > +	  AUDIO_PLL1_CLK, VIDEO_PLL_CLK,
> > > > > SYSTEM_PLL1_100M_CLK}
> > > > > +	},
> > > > > +	{ENET_AXI_CLK_ROOT, BUS_CLOCK_SLICE, 1,
> > > > > +	 {OSC_24M_CLK, SYSTEM_PLL1_266M_CLK,
> > > > > SYSTEM_PLL1_800M_CLK,
> > > > > +	  SYSTEM_PLL2_250M_CLK, SYSTEM_PLL2_200M_CLK,
> > > > > +	  AUDIO_PLL1_CLK, VIDEO_PLL_CLK, SYSTEM_PLL3_CLK}
> > > > > +	},
> > > > > +	{NAND_USDHC_BUS_CLK_ROOT, BUS_CLOCK_SLICE, 2,
> > > > > +	 {OSC_24M_CLK, SYSTEM_PLL1_266M_CLK,
> > > > > SYSTEM_PLL1_800M_CLK,
> > > > > +	  SYSTEM_PLL2_200M_CLK, SYSTEM_PLL1_133M_CLK,
> > > > > +	  SYSTEM_PLL3_CLK, SYSTEM_PLL2_250M_CLK,  
> > AUDIO_PLL1_CLK}  
> > > > > +	},
> > > > > +	{VPU_BUS_CLK_ROOT, BUS_CLOCK_SLICE, 3,
> > > > > +	 {OSC_24M_CLK, SYSTEM_PLL1_800M_CLK, VPU_PLL_CLK,
> > > > > +	  AUDIO_PLL2_CLK, SYSTEM_PLL3_CLK,  
> > SYSTEM_PLL2_1000M_CLK,  
> > > > > +	  SYSTEM_PLL2_200M_CLK, SYSTEM_PLL1_100M_CLK}
> > > > > +	},
> > > > > +	{DISPLAY_AXI_CLK_ROOT, BUS_CLOCK_SLICE, 4,
> > > > > +	 {OSC_24M_CLK, SYSTEM_PLL2_1000M_CLK,  
> > > > SYSTEM_PLL1_800M_CLK,  
> > > > > +	  SYSTEM_PLL3_CLK, SYSTEM_PLL1_40M_CLK,
> > > > > AUDIO_PLL2_CLK,
> > > > > +	  EXT_CLK_1, EXT_CLK_4}
> > > > > +	},
> > > > > +	{DISPLAY_APB_CLK_ROOT, BUS_CLOCK_SLICE, 5,
> > > > > +	 {OSC_24M_CLK, SYSTEM_PLL2_125M_CLK,
> > > > > SYSTEM_PLL1_800M_CLK,
> > > > > +	  SYSTEM_PLL3_CLK, SYSTEM_PLL1_40M_CLK,
> > > > > AUDIO_PLL2_CLK,
> > > > > +	  EXT_CLK_1, EXT_CLK_3}
> > > > > +	},
> > > > > +	{DISPLAY_RTRM_CLK_ROOT, BUS_CLOCK_SLICE, 6,
> > > > > +	 {OSC_24M_CLK, SYSTEM_PLL1_800M_CLK,
> > > > > SYSTEM_PLL2_200M_CLK,
> > > > > +	  SYSTEM_PLL2_1000M_CLK, AUDIO_PLL1_CLK,
> > > > > VIDEO_PLL_CLK,
> > > > > +	  EXT_CLK_2, EXT_CLK_3}
> > > > > +	},
> > > > > +	{USB_BUS_CLK_ROOT, BUS_CLOCK_SLICE, 7,
> > > > > +	 {OSC_24M_CLK, SYSTEM_PLL2_500M_CLK,
> > > > > SYSTEM_PLL1_800M_CLK,
> > > > > +	  SYSTEM_PLL2_100M_CLK, SYSTEM_PLL2_200M_CLK,
> > > > > +	  EXT_CLK_2, EXT_CLK_4, AUDIO_PLL2_CLK}
> > > > > +	},
> > > > > +	{GPU_AXI_CLK_ROOT, BUS_CLOCK_SLICE, 8,
> > > > > +	 {OSC_24M_CLK, SYSTEM_PLL1_800M_CLK, GPU_PLL_CLK,
> > > > > +	  SYSTEM_PLL3_CLK, SYSTEM_PLL2_1000M_CLK,
> > > > > +	  AUDIO_PLL1_CLK, VIDEO_PLL_CLK, AUDIO_PLL2_CLK}
> > > > > +	},
> > > > > +	{GPU_AHB_CLK_ROOT, BUS_CLOCK_SLICE, 9,
> > > > > +	 {OSC_24M_CLK, SYSTEM_PLL1_800M_CLK, GPU_PLL_CLK,
> > > > > +	  SYSTEM_PLL3_CLK, SYSTEM_PLL2_1000M_CLK,
> > > > > +	  AUDIO_PLL1_CLK, VIDEO_PLL_CLK, AUDIO_PLL2_CLK}
> > > > > +	},
> > > > > +	{NOC_CLK_ROOT, BUS_CLOCK_SLICE, 10,
> > > > > +	 {OSC_24M_CLK, SYSTEM_PLL1_800M_CLK, SYSTEM_PLL3_CLK,
> > > > > +	  SYSTEM_PLL2_1000M_CLK, SYSTEM_PLL2_500M_CLK,
> > > > > +	  AUDIO_PLL1_CLK, VIDEO_PLL_CLK, AUDIO_PLL2_CLK}
> > > > > +	},
> > > > > +	{NOC_APB_CLK_ROOT, BUS_CLOCK_SLICE, 11,
> > > > > +	 {OSC_24M_CLK, SYSTEM_PLL1_400M_CLK, SYSTEM_PLL3_CLK,
> > > > > +	  SYSTEM_PLL2_333M_CLK, SYSTEM_PLL2_200M_CLK,
> > > > > +	  SYSTEM_PLL1_800M_CLK, AUDIO_PLL1_CLK,
> > > > > VIDEO_PLL_CLK}
> > > > > +	},
> > > > > +	{AHB_CLK_ROOT, AHB_CLOCK_SLICE, 0,
> > > > > +	 {OSC_24M_CLK, SYSTEM_PLL1_133M_CLK,
> > > > > SYSTEM_PLL1_800M_CLK,
> > > > > +	  SYSTEM_PLL1_400M_CLK, SYSTEM_PLL2_125M_CLK,
> > > > > +	  SYSTEM_PLL3_CLK, AUDIO_PLL1_CLK, VIDEO_PLL_CLK}
> > > > > +	},
> > > > > +	{AUDIO_AHB_CLK_ROOT, AHB_CLOCK_SLICE, 1,
> > > > > +	 {OSC_24M_CLK, SYSTEM_PLL2_500M_CLK,
> > > > > SYSTEM_PLL1_800M_CLK,
> > > > > +	  SYSTEM_PLL2_1000M_CLK, SYSTEM_PLL2_166M_CLK,
> > > > > +	  SYSTEM_PLL3_CLK, AUDIO_PLL1_CLK, VIDEO_PLL_CLK}
> > > > > +	},
> > > > > +	{MIPI_DSI_ESC_RX_CLK_ROOT, AHB_CLOCK_SLICE, 2,
> > > > > +	 {OSC_24M_CLK, SYSTEM_PLL2_100M_CLK,  
> > SYSTEM_PLL1_80M_CLK,  
> > > > > +	  SYSTEM_PLL1_800M_CLK, SYSTEM_PLL2_1000M_CLK,
> > > > > +	  SYSTEM_PLL3_CLK, EXT_CLK_3, AUDIO_PLL2_CLK}
> > > > > +	},
> > > > > +	{DRAM_ALT_CLK_ROOT, IP_CLOCK_SLICE, 0,
> > > > > +	 {OSC_24M_CLK, SYSTEM_PLL1_800M_CLK,
> > > > > SYSTEM_PLL1_100M_CLK,
> > > > > +	  SYSTEM_PLL2_500M_CLK, SYSTEM_PLL2_1000M_CLK,
> > > > > +	  SYSTEM_PLL3_CLK, AUDIO_PLL1_CLK,  
> > SYSTEM_PLL1_266M_CLK}  
> > > > > +	},
> > > > > +	{DRAM_APB_CLK_ROOT, IP_CLOCK_SLICE, 1,
> > > > > +	 {OSC_24M_CLK, SYSTEM_PLL2_200M_CLK,  
> > SYSTEM_PLL1_40M_CLK,  
> > > > > +	  SYSTEM_PLL1_160M_CLK, SYSTEM_PLL1_800M_CLK,
> > > > > +	  SYSTEM_PLL3_CLK, SYSTEM_PLL2_250M_CLK,  
> > AUDIO_PLL2_CLK}  
> > > > > +	},
> > > > > +	{VPU_G1_CLK_ROOT, IP_CLOCK_SLICE, 2,
> > > > > +	 {OSC_24M_CLK, VPU_PLL_CLK, SYSTEM_PLL1_800M_CLK,
> > > > > +	  SYSTEM_PLL2_1000M_CLK, SYSTEM_PLL1_100M_CLK,
> > > > > +	  SYSTEM_PLL2_125M_CLK, SYSTEM_PLL3_CLK,  
> > AUDIO_PLL1_CLK}  
> > > > > +	},
> > > > > +	{VPU_G2_CLK_ROOT, IP_CLOCK_SLICE, 3,
> > > > > +	 {OSC_24M_CLK, VPU_PLL_CLK, SYSTEM_PLL1_800M_CLK,
> > > > > +	  SYSTEM_PLL2_1000M_CLK, SYSTEM_PLL1_100M_CLK,
> > > > > +	  SYSTEM_PLL2_125M_CLK, SYSTEM_PLL3_CLK,  
> > AUDIO_PLL1_CLK}  
> > > > > +	},
> > > > > +	{DISPLAY_DTRC_CLK_ROOT, IP_CLOCK_SLICE, 4,
> > > > > +	 {OSC_24M_CLK, VIDEO_PLL2_CLK, SYSTEM_PLL1_800M_CLK,
> > > > > +	  SYSTEM_PLL2_1000M_CLK, SYSTEM_PLL1_160M_CLK,
> > > > > +	  VIDEO_PLL_CLK, SYSTEM_PLL3_CLK, AUDIO_PLL2_CLK}
> > > > > +	},
> > > > > +	{DISPLAY_DC8000_CLK_ROOT, IP_CLOCK_SLICE, 5,
> > > > > +	 {OSC_24M_CLK, VIDEO_PLL2_CLK, SYSTEM_PLL1_800M_CLK,
> > > > > +	  SYSTEM_PLL2_1000M_CLK, SYSTEM_PLL1_160M_CLK,
> > > > > +	  VIDEO_PLL_CLK, SYSTEM_PLL3_CLK, AUDIO_PLL2_CLK}
> > > > > +	},
> > > > > +	{PCIE_CTRL_CLK_ROOT, IP_CLOCK_SLICE, 6,
> > > > > +	 {OSC_24M_CLK, SYSTEM_PLL2_250M_CLK,
> > > > > SYSTEM_PLL2_200M_CLK,
> > > > > +	  SYSTEM_PLL1_266M_CLK, SYSTEM_PLL1_800M_CLK,
> > > > > +	  SYSTEM_PLL2_500M_CLK, SYSTEM_PLL2_333M_CLK,
> > > > > SYSTEM_PLL3_CLK}
> > > > > +	},
> > > > > +	{PCIE_PHY_CLK_ROOT, IP_CLOCK_SLICE, 7,
> > > > > +	 {OSC_24M_CLK, SYSTEM_PLL2_100M_CLK,
> > > > > SYSTEM_PLL2_500M_CLK,
> > > > > +	  EXT_CLK_1, EXT_CLK_2, EXT_CLK_3, EXT_CLK_4,
> > > > > +	  SYSTEM_PLL1_400M_CLK}
> > > > > +	},
> > > > > +	{PCIE_AUX_CLK_ROOT, IP_CLOCK_SLICE, 8,
> > > > > +	 {OSC_24M_CLK, SYSTEM_PLL2_200M_CLK,  
> > SYSTEM_PLL2_50M_CLK,  
> > > > > +	  SYSTEM_PLL3_CLK, SYSTEM_PLL2_100M_CLK,  
> > > > SYSTEM_PLL1_80M_CLK,  
> > > > > +	  SYSTEM_PLL1_160M_CLK, SYSTEM_PLL1_200M_CLK}
> > > > > +	},
> > > > > +	{DC_PIXEL_CLK_ROOT, IP_CLOCK_SLICE, 9,
> > > > > +	 {OSC_24M_CLK, VIDEO_PLL_CLK, AUDIO_PLL2_CLK,
> > > > > +	  AUDIO_PLL1_CLK, SYSTEM_PLL1_800M_CLK,
> > > > > +	  SYSTEM_PLL2_1000M_CLK, SYSTEM_PLL3_CLK, EXT_CLK_4}
> > > > > +	},
> > > > > +	{LCDIF_PIXEL_CLK_ROOT, IP_CLOCK_SLICE, 10,
> > > > > +	 {OSC_24M_CLK, VIDEO_PLL_CLK, AUDIO_PLL2_CLK,
> > > > > +	  AUDIO_PLL1_CLK, SYSTEM_PLL1_800M_CLK,
> > > > > +	  SYSTEM_PLL2_1000M_CLK, SYSTEM_PLL3_CLK, EXT_CLK_4}
> > > > > +	},
> > > > > +	{SAI1_CLK_ROOT, IP_CLOCK_SLICE, 11,
> > > > > +	 {OSC_24M_CLK, AUDIO_PLL1_CLK, AUDIO_PLL2_CLK,
> > > > > +	  VIDEO_PLL_CLK, SYSTEM_PLL1_133M_CLK,
> > > > > +	  OSC_HDMI_CLK, EXT_CLK_1, EXT_CLK_2}
> > > > > +	},
> > > > > +	{SAI2_CLK_ROOT, IP_CLOCK_SLICE, 12,
> > > > > +	 {OSC_24M_CLK, AUDIO_PLL1_CLK, AUDIO_PLL2_CLK,
> > > > > +	  VIDEO_PLL_CLK, SYSTEM_PLL1_133M_CLK,
> > > > > +	  OSC_HDMI_CLK, EXT_CLK_2, EXT_CLK_3}
> > > > > +	},
> > > > > +	{SAI3_CLK_ROOT, IP_CLOCK_SLICE, 13,
> > > > > +	 {OSC_24M_CLK, AUDIO_PLL1_CLK, AUDIO_PLL2_CLK,
> > > > > +	  VIDEO_PLL_CLK, SYSTEM_PLL1_133M_CLK,
> > > > > +	  OSC_HDMI_CLK, EXT_CLK_3, EXT_CLK_4}
> > > > > +	},
> > > > > +	{SAI4_CLK_ROOT, IP_CLOCK_SLICE, 14,
> > > > > +	 {OSC_24M_CLK, AUDIO_PLL1_CLK, AUDIO_PLL2_CLK,
> > > > > +	  VIDEO_PLL_CLK, SYSTEM_PLL1_133M_CLK,
> > > > > +	  OSC_HDMI_CLK, EXT_CLK_1, EXT_CLK_2}
> > > > > +	},
> > > > > +	{SAI5_CLK_ROOT, IP_CLOCK_SLICE, 15,
> > > > > +	 {OSC_24M_CLK, AUDIO_PLL1_CLK, AUDIO_PLL2_CLK,
> > > > > +	  VIDEO_PLL_CLK, SYSTEM_PLL1_133M_CLK,
> > > > > +	  OSC_HDMI_CLK, EXT_CLK_2, EXT_CLK_3}
> > > > > +	},
> > > > > +	{SAI6_CLK_ROOT, IP_CLOCK_SLICE, 16,
> > > > > +	 {OSC_24M_CLK, AUDIO_PLL1_CLK, AUDIO_PLL2_CLK,
> > > > > +	  VIDEO_PLL_CLK, SYSTEM_PLL1_133M_CLK,
> > > > > +	  OSC_HDMI_CLK, EXT_CLK_3, EXT_CLK_4}
> > > > > +	},
> > > > > +	{SPDIF1_CLK_ROOT, IP_CLOCK_SLICE, 17,
> > > > > +	 {OSC_24M_CLK, AUDIO_PLL1_CLK, AUDIO_PLL2_CLK,
> > > > > +	  VIDEO_PLL_CLK, SYSTEM_PLL1_133M_CLK,
> > > > > +	  OSC_HDMI_CLK, EXT_CLK_2, EXT_CLK_3}
> > > > > +	},
> > > > > +	{SPDIF2_CLK_ROOT, IP_CLOCK_SLICE, 18,
> > > > > +	 {OSC_24M_CLK, AUDIO_PLL1_CLK, AUDIO_PLL2_CLK,
> > > > > +	  VIDEO_PLL_CLK, SYSTEM_PLL1_133M_CLK,
> > > > > +	  OSC_HDMI_CLK, EXT_CLK_3, EXT_CLK_4}
> > > > > +	},
> > > > > +	{ENET_REF_CLK_ROOT, IP_CLOCK_SLICE, 19,
> > > > > +	 {OSC_24M_CLK, SYSTEM_PLL2_125M_CLK,  
> > SYSTEM_PLL2_50M_CLK,  
> > > > > +	  SYSTEM_PLL2_100M_CLK, SYSTEM_PLL1_160M_CLK,
> > > > > +	  AUDIO_PLL1_CLK, VIDEO_PLL_CLK, EXT_CLK_4}
> > > > > +	},
> > > > > +	{ENET_TIMER_CLK_ROOT, IP_CLOCK_SLICE, 20,
> > > > > +	 {OSC_24M_CLK, SYSTEM_PLL2_100M_CLK, AUDIO_PLL1_CLK,
> > > > > +	  EXT_CLK_1, EXT_CLK_2, EXT_CLK_3, EXT_CLK_4,
> > > > > +	  VIDEO_PLL_CLK}
> > > > > +	},
> > > > > +	{ENET_PHY_REF_CLK_ROOT, IP_CLOCK_SLICE, 21,
> > > > > +	 {OSC_24M_CLK, SYSTEM_PLL2_50M_CLK,  
> > SYSTEM_PLL2_125M_CLK,  
> > > > > +	  SYSTEM_PLL2_200M_CLK, SYSTEM_PLL2_500M_CLK,
> > > > > +	  AUDIO_PLL1_CLK, VIDEO_PLL_CLK, AUDIO_PLL2_CLK}
> > > > > +	},
> > > > > +	{NAND_CLK_ROOT, IP_CLOCK_SLICE, 22,
> > > > > +	 {OSC_24M_CLK, SYSTEM_PLL2_500M_CLK, AUDIO_PLL1_CLK,
> > > > > +	  SYSTEM_PLL1_400M_CLK, AUDIO_PLL2_CLK,  
> > SYSTEM_PLL3_CLK,  
> > > > > +	  SYSTEM_PLL2_250M_CLK, VIDEO_PLL_CLK}
> > > > > +	},
> > > > > +	{QSPI_CLK_ROOT, IP_CLOCK_SLICE, 23,
> > > > > +	 {OSC_24M_CLK, SYSTEM_PLL1_400M_CLK,
> > > > > SYSTEM_PLL2_333M_CLK,
> > > > > +	  SYSTEM_PLL2_500M_CLK, AUDIO_PLL2_CLK,
> > > > > +	  SYSTEM_PLL1_266M_CLK, SYSTEM_PLL3_CLK,
> > > > > SYSTEM_PLL1_100M_CLK}
> > > > > +	},
> > > > > +	{USDHC1_CLK_ROOT, IP_CLOCK_SLICE, 24,
> > > > > +	 {OSC_24M_CLK, SYSTEM_PLL1_400M_CLK,
> > > > > SYSTEM_PLL1_800M_CLK,
> > > > > +	  SYSTEM_PLL2_500M_CLK, SYSTEM_PLL3_CLK,
> > > > > +	  SYSTEM_PLL1_266M_CLK, AUDIO_PLL2_CLK,  
> > > > SYSTEM_PLL1_100M_CLK}  
> > > > > +	},
> > > > > +	{USDHC2_CLK_ROOT, IP_CLOCK_SLICE, 25,
> > > > > +	 {OSC_24M_CLK, SYSTEM_PLL1_400M_CLK,
> > > > > SYSTEM_PLL1_800M_CLK,
> > > > > +	  SYSTEM_PLL2_500M_CLK, SYSTEM_PLL3_CLK,
> > > > > +	  SYSTEM_PLL1_266M_CLK, AUDIO_PLL2_CLK,  
> > > > SYSTEM_PLL1_100M_CLK}  
> > > > > +	},
> > > > > +	{I2C1_CLK_ROOT, IP_CLOCK_SLICE, 26,
> > > > > +	 {OSC_24M_CLK, SYSTEM_PLL1_160M_CLK,  
> > SYSTEM_PLL2_50M_CLK,  
> > > > > +	  SYSTEM_PLL3_CLK, AUDIO_PLL1_CLK, VIDEO_PLL_CLK,
> > > > > +	  AUDIO_PLL2_CLK, SYSTEM_PLL1_133M_CLK}
> > > > > +	},
> > > > > +	{I2C2_CLK_ROOT, IP_CLOCK_SLICE, 27,
> > > > > +	 {OSC_24M_CLK, SYSTEM_PLL1_160M_CLK,  
> > SYSTEM_PLL2_50M_CLK,  
> > > > > +	  SYSTEM_PLL3_CLK, AUDIO_PLL1_CLK, VIDEO_PLL_CLK,
> > > > > +	  AUDIO_PLL2_CLK, SYSTEM_PLL1_133M_CLK}
> > > > > +	},
> > > > > +	{I2C3_CLK_ROOT, IP_CLOCK_SLICE, 28,
> > > > > +	 {OSC_24M_CLK, SYSTEM_PLL1_160M_CLK,  
> > SYSTEM_PLL2_50M_CLK,  
> > > > > +	  SYSTEM_PLL3_CLK, AUDIO_PLL1_CLK, VIDEO_PLL_CLK,
> > > > > +	  AUDIO_PLL2_CLK, SYSTEM_PLL1_133M_CLK}
> > > > > +	},
> > > > > +	{I2C4_CLK_ROOT, IP_CLOCK_SLICE, 29,
> > > > > +	 {OSC_24M_CLK, SYSTEM_PLL1_160M_CLK,  
> > SYSTEM_PLL2_50M_CLK,  
> > > > > +	  SYSTEM_PLL3_CLK, AUDIO_PLL1_CLK, VIDEO_PLL_CLK,
> > > > > +	  AUDIO_PLL2_CLK, SYSTEM_PLL1_133M_CLK}
> > > > > +	},
> > > > > +	{UART1_CLK_ROOT, IP_CLOCK_SLICE, 30,
> > > > > +	 {OSC_24M_CLK, SYSTEM_PLL1_80M_CLK,  
> > SYSTEM_PLL2_200M_CLK,  
> > > > > +	  SYSTEM_PLL2_100M_CLK, SYSTEM_PLL3_CLK,
> > > > > +	  EXT_CLK_2, EXT_CLK_4, AUDIO_PLL2_CLK}
> > > > > +	},
> > > > > +	{UART2_CLK_ROOT, IP_CLOCK_SLICE, 31,
> > > > > +	 {OSC_24M_CLK, SYSTEM_PLL1_80M_CLK,  
> > SYSTEM_PLL2_200M_CLK,  
> > > > > +	  SYSTEM_PLL2_100M_CLK, SYSTEM_PLL3_CLK,
> > > > > +	  EXT_CLK_2, EXT_CLK_3, AUDIO_PLL2_CLK}
> > > > > +	},
> > > > > +	{UART3_CLK_ROOT, IP_CLOCK_SLICE, 32,
> > > > > +	 {OSC_24M_CLK, SYSTEM_PLL1_80M_CLK,  
> > SYSTEM_PLL2_200M_CLK,  
> > > > > +	  SYSTEM_PLL2_100M_CLK, SYSTEM_PLL3_CLK,
> > > > > +	  EXT_CLK_2, EXT_CLK_4, AUDIO_PLL2_CLK}
> > > > > +	},
> > > > > +	{UART4_CLK_ROOT, IP_CLOCK_SLICE, 33,
> > > > > +	 {OSC_24M_CLK, SYSTEM_PLL1_80M_CLK,  
> > SYSTEM_PLL2_200M_CLK,  
> > > > > +	  SYSTEM_PLL2_100M_CLK, SYSTEM_PLL3_CLK,
> > > > > +	  EXT_CLK_2, EXT_CLK_3, AUDIO_PLL2_CLK}
> > > > > +	},
> > > > > +	{USB_CORE_REF_CLK_ROOT, IP_CLOCK_SLICE, 34,
> > > > > +	 {OSC_24M_CLK, SYSTEM_PLL1_100M_CLK,  
> > SYSTEM_PLL1_40M_CLK,  
> > > > > +	  SYSTEM_PLL2_100M_CLK, SYSTEM_PLL2_200M_CLK,
> > > > > +	  EXT_CLK_2, EXT_CLK_3, AUDIO_PLL2_CLK}
> > > > > +	},
> > > > > +	{USB_PHY_REF_CLK_ROOT, IP_CLOCK_SLICE, 35,
> > > > > +	 {OSC_24M_CLK, SYSTEM_PLL1_100M_CLK,  
> > SYSTEM_PLL1_40M_CLK,  
> > > > > +	  SYSTEM_PLL2_100M_CLK, SYSTEM_PLL2_200M_CLK,
> > > > > +	  EXT_CLK_2, EXT_CLK_3, AUDIO_PLL2_CLK}
> > > > > +	},
> > > > > +	{GIC_CLK_ROOT, IP_CLOCK_SLICE, 36,
> > > > > +	 {OSC_24M_CLK, SYSTEM_PLL2_200M_CLK,  
> > SYSTEM_PLL1_40M_CLK,  
> > > > > +	  SYSTEM_PLL2_100M_CLK, SYSTEM_PLL1_800M_CLK,
> > > > > +	  EXT_CLK_2, EXT_CLK_4, AUDIO_PLL2_CLK}
> > > > > +	},
> > > > > +	{ECSPI1_CLK_ROOT, IP_CLOCK_SLICE, 37,
> > > > > +	 {OSC_24M_CLK, SYSTEM_PLL2_200M_CLK,  
> > SYSTEM_PLL1_40M_CLK,  
> > > > > +	  SYSTEM_PLL1_160M_CLK, SYSTEM_PLL1_800M_CLK,
> > > > > +	  SYSTEM_PLL3_CLK, SYSTEM_PLL2_250M_CLK,  
> > AUDIO_PLL2_CLK}  
> > > > > +	},
> > > > > +	{ECSPI2_CLK_ROOT, IP_CLOCK_SLICE, 38,
> > > > > +	 {OSC_24M_CLK, SYSTEM_PLL2_200M_CLK,  
> > SYSTEM_PLL1_40M_CLK,  
> > > > > +	  SYSTEM_PLL1_160M_CLK, SYSTEM_PLL1_800M_CLK,
> > > > > +	  SYSTEM_PLL3_CLK, SYSTEM_PLL2_250M_CLK,  
> > AUDIO_PLL2_CLK}  
> > > > > +	},
> > > > > +	{PWM1_CLK_ROOT, IP_CLOCK_SLICE, 39,
> > > > > +	 {OSC_24M_CLK, SYSTEM_PLL2_100M_CLK,
> > > > > SYSTEM_PLL1_160M_CLK,
> > > > > +	  SYSTEM_PLL1_40M_CLK, SYSTEM_PLL3_CLK, EXT_CLK_1,
> > > > > +	  SYSTEM_PLL1_80M_CLK, VIDEO_PLL_CLK}
> > > > > +	},
> > > > > +	{PWM2_CLK_ROOT, IP_CLOCK_SLICE, 40,
> > > > > +	 {OSC_24M_CLK, SYSTEM_PLL2_100M_CLK,
> > > > > SYSTEM_PLL1_160M_CLK,
> > > > > +	  SYSTEM_PLL1_40M_CLK, SYSTEM_PLL3_CLK, EXT_CLK_1,
> > > > > +	  SYSTEM_PLL1_80M_CLK, VIDEO_PLL_CLK}
> > > > > +	},
> > > > > +	{PWM3_CLK_ROOT, IP_CLOCK_SLICE, 41,
> > > > > +	 {OSC_24M_CLK, SYSTEM_PLL2_100M_CLK,
> > > > > SYSTEM_PLL1_160M_CLK,
> > > > > +	  SYSTEM_PLL1_40M_CLK, SYSTEM_PLL3_CLK, EXT_CLK_2,
> > > > > +	  SYSTEM_PLL1_80M_CLK, VIDEO_PLL_CLK}
> > > > > +	},
> > > > > +	{PWM4_CLK_ROOT, IP_CLOCK_SLICE, 42,
> > > > > +	 {OSC_24M_CLK, SYSTEM_PLL2_100M_CLK,
> > > > > SYSTEM_PLL1_160M_CLK,
> > > > > +	  SYSTEM_PLL1_40M_CLK, SYSTEM_PLL3_CLK, EXT_CLK_2,
> > > > > +	  SYSTEM_PLL1_80M_CLK, VIDEO_PLL_CLK}
> > > > > +	},
> > > > > +	{GPT1_CLK_ROOT, IP_CLOCK_SLICE, 43,
> > > > > +	 {OSC_24M_CLK, SYSTEM_PLL2_100M_CLK,
> > > > > SYSTEM_PLL1_400M_CLK,
> > > > > +	  SYSTEM_PLL1_40M_CLK, VIDEO_PLL_CLK,
> > > > > +	  SYSTEM_PLL1_80M_CLK, AUDIO_PLL1_CLK, EXT_CLK_1}
> > > > > +	},
> > > > > +	{GPT2_CLK_ROOT, IP_CLOCK_SLICE, 44,
> > > > > +	 {OSC_24M_CLK, SYSTEM_PLL2_100M_CLK,
> > > > > SYSTEM_PLL1_400M_CLK,
> > > > > +	  SYSTEM_PLL1_40M_CLK, VIDEO_PLL_CLK,
> > > > > +	  SYSTEM_PLL1_80M_CLK, AUDIO_PLL1_CLK, EXT_CLK_2}
> > > > > +	},
> > > > > +	{GPT3_CLK_ROOT, IP_CLOCK_SLICE, 45,
> > > > > +	 {OSC_24M_CLK, SYSTEM_PLL2_100M_CLK,
> > > > > SYSTEM_PLL1_400M_CLK,
> > > > > +	  SYSTEM_PLL1_40M_CLK, VIDEO_PLL_CLK,
> > > > > +	  SYSTEM_PLL1_80M_CLK, AUDIO_PLL1_CLK, EXT_CLK_3}
> > > > > +	},
> > > > > +	{GPT4_CLK_ROOT, IP_CLOCK_SLICE, 46,
> > > > > +	 {OSC_24M_CLK, SYSTEM_PLL2_100M_CLK,
> > > > > SYSTEM_PLL1_400M_CLK,
> > > > > +	  SYSTEM_PLL1_40M_CLK, VIDEO_PLL_CLK,
> > > > > +	  SYSTEM_PLL1_80M_CLK, AUDIO_PLL1_CLK, EXT_CLK_1}
> > > > > +	},
> > > > > +	{GPT5_CLK_ROOT, IP_CLOCK_SLICE, 47,
> > > > > +	 {OSC_24M_CLK, SYSTEM_PLL2_100M_CLK,
> > > > > SYSTEM_PLL1_400M_CLK,
> > > > > +	  SYSTEM_PLL1_40M_CLK, VIDEO_PLL_CLK,
> > > > > +	  SYSTEM_PLL1_80M_CLK, AUDIO_PLL1_CLK, EXT_CLK_2}
> > > > > +	},
> > > > > +	{GPT6_CLK_ROOT, IP_CLOCK_SLICE, 48,
> > > > > +	 {OSC_24M_CLK, SYSTEM_PLL2_100M_CLK,
> > > > > SYSTEM_PLL1_400M_CLK,
> > > > > +	  SYSTEM_PLL1_40M_CLK, VIDEO_PLL_CLK,
> > > > > +	  SYSTEM_PLL1_80M_CLK, AUDIO_PLL1_CLK, EXT_CLK_3}
> > > > > +	},
> > > > > +	{TRACE_CLK_ROOT, IP_CLOCK_SLICE, 49,
> > > > > +	 {OSC_24M_CLK, SYSTEM_PLL1_133M_CLK,
> > > > > SYSTEM_PLL1_160M_CLK,
> > > > > +	  VPU_PLL_CLK, SYSTEM_PLL2_125M_CLK,
> > > > > +	  SYSTEM_PLL3_CLK, EXT_CLK_1, EXT_CLK_3}
> > > > > +	},
> > > > > +	{WDOG_CLK_ROOT, IP_CLOCK_SLICE, 50,
> > > > > +	 {OSC_24M_CLK, SYSTEM_PLL1_133M_CLK,
> > > > > SYSTEM_PLL1_160M_CLK,
> > > > > +	  VPU_PLL_CLK, SYSTEM_PLL2_125M_CLK,
> > > > > +	  SYSTEM_PLL3_CLK, SYSTEM_PLL1_80M_CLK,  
> > > > SYSTEM_PLL2_166M_CLK}  
> > > > > +	},
> > > > > +	{WRCLK_CLK_ROOT, IP_CLOCK_SLICE, 51,
> > > > > +	 {OSC_24M_CLK, SYSTEM_PLL1_40M_CLK, VPU_PLL_CLK,
> > > > > +	  SYSTEM_PLL3_CLK, SYSTEM_PLL2_200M_CLK,
> > > > > +	  SYSTEM_PLL1_266M_CLK, SYSTEM_PLL2_500M_CLK,
> > > > > SYSTEM_PLL1_100M_CLK}
> > > > > +	},
> > > > > +	{IPP_DO_CLKO1, IP_CLOCK_SLICE, 52,
> > > > > +	 {OSC_24M_CLK, SYSTEM_PLL1_800M_CLK, OSC_HDMI_CLK,
> > > > > +	  SYSTEM_PLL1_200M_CLK, AUDIO_PLL2_CLK,
> > > > > +	  SYSTEM_PLL2_500M_CLK, VPU_PLL_CLK,  
> > SYSTEM_PLL1_80M_CLK}  
> > > > > +	},
> > > > > +	{IPP_DO_CLKO2, IP_CLOCK_SLICE, 53,
> > > > > +	 {OSC_24M_CLK, SYSTEM_PLL2_200M_CLK,
> > > > > SYSTEM_PLL1_400M_CLK,
> > > > > +	  SYSTEM_PLL2_166M_CLK, SYSTEM_PLL3_CLK,
> > > > > +	  AUDIO_PLL1_CLK, VIDEO_PLL_CLK, OSC_32K_CLK}
> > > > > +	},
> > > > > +	{MIPI_DSI_CORE_CLK_ROOT, IP_CLOCK_SLICE, 54,
> > > > > +	 {OSC_24M_CLK, SYSTEM_PLL1_266M_CLK,
> > > > > SYSTEM_PLL2_250M_CLK,
> > > > > +	  SYSTEM_PLL1_800M_CLK, SYSTEM_PLL2_1000M_CLK,
> > > > > +	  SYSTEM_PLL3_CLK, AUDIO_PLL2_CLK, VIDEO_PLL_CLK}
> > > > > +	},
> > > > > +	{MIPI_DSI_PHY_REF_CLK_ROOT, IP_CLOCK_SLICE, 55,
> > > > > +	 {OSC_24M_CLK, SYSTEM_PLL2_125M_CLK,
> > > > > SYSTEM_PLL2_100M_CLK,
> > > > > +	  SYSTEM_PLL1_800M_CLK, SYSTEM_PLL2_1000M_CLK,
> > > > > +	  EXT_CLK_2, AUDIO_PLL2_CLK, VIDEO_PLL_CLK}
> > > > > +	},
> > > > > +	{MIPI_DSI_DBI_CLK_ROOT, IP_CLOCK_SLICE, 56,
> > > > > +	 {OSC_24M_CLK, SYSTEM_PLL1_266M_CLK,
> > > > > SYSTEM_PLL2_100M_CLK,
> > > > > +	  SYSTEM_PLL1_800M_CLK, SYSTEM_PLL2_1000M_CLK,
> > > > > +	  SYSTEM_PLL3_CLK, AUDIO_PLL2_CLK, VIDEO_PLL_CLK}
> > > > > +	},
> > > > > +	{USDHC3_CLK_ROOT, IP_CLOCK_SLICE, 57,
> > > > > +	 {OSC_24M_CLK, SYSTEM_PLL1_400M_CLK,
> > > > > SYSTEM_PLL1_800M_CLK,
> > > > > +	  SYSTEM_PLL2_500M_CLK, SYSTEM_PLL3_CLK,
> > > > > +	  SYSTEM_PLL1_266M_CLK, AUDIO_PLL2_CLK,  
> > > > SYSTEM_PLL1_100M_CLK}  
> > > > > +	},
> > > > > +	{MIPI_CSI1_CORE_CLK_ROOT, IP_CLOCK_SLICE, 58,
> > > > > +	 {OSC_24M_CLK, SYSTEM_PLL1_266M_CLK,
> > > > > SYSTEM_PLL2_250M_CLK,
> > > > > +	  SYSTEM_PLL1_800M_CLK, SYSTEM_PLL2_1000M_CLK,
> > > > > +	  SYSTEM_PLL3_CLK, AUDIO_PLL2_CLK, VIDEO_PLL_CLK}
> > > > > +	},
> > > > > +	{MIPI_CSI1_PHY_REF_CLK_ROOT, IP_CLOCK_SLICE, 59,
> > > > > +	 {OSC_24M_CLK, SYSTEM_PLL2_333M_CLK,
> > > > > SYSTEM_PLL2_100M_CLK,
> > > > > +	  SYSTEM_PLL1_800M_CLK, SYSTEM_PLL2_1000M_CLK,
> > > > > +	  EXT_CLK_2, AUDIO_PLL2_CLK, VIDEO_PLL_CLK}
> > > > > +	},
> > > > > +	{MIPI_CSI1_ESC_CLK_ROOT, IP_CLOCK_SLICE, 60,
> > > > > +	 {OSC_24M_CLK, SYSTEM_PLL2_100M_CLK,  
> > SYSTEM_PLL1_80M_CLK,  
> > > > > +	  SYSTEM_PLL1_800M_CLK, SYSTEM_PLL2_1000M_CLK,
> > > > > +	  SYSTEM_PLL3_CLK, EXT_CLK_3, AUDIO_PLL2_CLK}
> > > > > +	},
> > > > > +	{MIPI_CSI2_CORE_CLK_ROOT, IP_CLOCK_SLICE, 61,
> > > > > +	 {OSC_24M_CLK, SYSTEM_PLL1_266M_CLK,
> > > > > SYSTEM_PLL2_250M_CLK,
> > > > > +	  SYSTEM_PLL1_800M_CLK, SYSTEM_PLL2_1000M_CLK,
> > > > > +	  SYSTEM_PLL3_CLK, AUDIO_PLL2_CLK, VIDEO_PLL_CLK}
> > > > > +	},
> > > > > +	{MIPI_CSI2_PHY_REF_CLK_ROOT, IP_CLOCK_SLICE, 62,
> > > > > +	 {OSC_24M_CLK, SYSTEM_PLL2_333M_CLK,
> > > > > SYSTEM_PLL2_100M_CLK,
> > > > > +	  SYSTEM_PLL1_800M_CLK, SYSTEM_PLL2_1000M_CLK,
> > > > > +	  EXT_CLK_2, AUDIO_PLL2_CLK, VIDEO_PLL_CLK}
> > > > > +	},
> > > > > +	{MIPI_CSI2_ESC_CLK_ROOT, IP_CLOCK_SLICE, 63,
> > > > > +	 {OSC_24M_CLK, SYSTEM_PLL2_100M_CLK,  
> > SYSTEM_PLL1_80M_CLK,  
> > > > > +	  SYSTEM_PLL1_800M_CLK, SYSTEM_PLL2_1000M_CLK,
> > > > > +	  SYSTEM_PLL3_CLK, EXT_CLK_3, AUDIO_PLL2_CLK}
> > > > > +	},
> > > > > +	{PCIE2_CTRL_CLK_ROOT, IP_CLOCK_SLICE, 64,
> > > > > +	 {OSC_24M_CLK, SYSTEM_PLL2_250M_CLK,
> > > > > SYSTEM_PLL2_200M_CLK,
> > > > > +	  SYSTEM_PLL1_266M_CLK, SYSTEM_PLL1_800M_CLK,
> > > > > +	  SYSTEM_PLL2_500M_CLK, SYSTEM_PLL2_333M_CLK,
> > > > > SYSTEM_PLL3_CLK}
> > > > > +	},
> > > > > +	{PCIE2_PHY_CLK_ROOT, IP_CLOCK_SLICE, 65,
> > > > > +	 {OSC_24M_CLK, SYSTEM_PLL2_100M_CLK,
> > > > > SYSTEM_PLL2_500M_CLK,
> > > > > +	  EXT_CLK_1, EXT_CLK_2, EXT_CLK_3,
> > > > > +	  EXT_CLK_4, SYSTEM_PLL1_400M_CLK}
> > > > > +	},
> > > > > +	{PCIE2_AUX_CLK_ROOT, IP_CLOCK_SLICE, 66,
> > > > > +	 {OSC_24M_CLK, SYSTEM_PLL2_200M_CLK,  
> > SYSTEM_PLL2_50M_CLK,  
> > > > > +	  SYSTEM_PLL3_CLK, SYSTEM_PLL2_100M_CLK,
> > > > > +	  SYSTEM_PLL1_80M_CLK, SYSTEM_PLL1_160M_CLK,
> > > > > SYSTEM_PLL1_200M_CLK}
> > > > > +	},
> > > > > +	{ECSPI3_CLK_ROOT, IP_CLOCK_SLICE, 67,
> > > > > +	 {OSC_24M_CLK, SYSTEM_PLL2_200M_CLK,  
> > SYSTEM_PLL1_40M_CLK,  
> > > > > +	  SYSTEM_PLL1_160M_CLK, SYSTEM_PLL1_800M_CLK,
> > > > > +	  SYSTEM_PLL3_CLK, SYSTEM_PLL2_250M_CLK,  
> > AUDIO_PLL2_CLK}  
> > > > > +	},
> > > > > +	{PDM_CLK_ROOT, IP_CLOCK_SLICE, 68,
> > > > > +	 {OSC_24M_CLK, SYSTEM_PLL2_100M_CLK, AUDIO_PLL1_CLK,
> > > > > +	  SYSTEM_PLL1_800M_CLK, SYSTEM_PLL2_1000M_CLK,
> > > > > +	  SYSTEM_PLL3_CLK, EXT_CLK_3, AUDIO_PLL2_CLK},
> > > > > +	},
> > > > > +	{VPU_H1_CLK_ROOT, IP_CLOCK_SLICE, 69,
> > > > > +	 {OSC_24M_CLK, VPU_PLL_CLK, SYSTEM_PLL1_800M_CLK,
> > > > > +	  SYSTEM_PLL2_1000M_CLK, AUDIO_PLL2_CLK,
> > > > > +	  SYSTEM_PLL2_125M_CLK, SYSTEM_PLL3_CLK,  
> > AUDIO_PLL1_CLK}  
> > > > > +	},
> > > > > +	{DRAM_SEL_CFG, DRAM_SEL_CLOCK_SLICE, 0,
> > > > > +	 {DRAM_PLL1_CLK}
> > > > > +	},
> > > > > +	{CORE_SEL_CFG, CORE_SEL_CLOCK_SLICE, 0,
> > > > > +	 {DRAM_PLL1_CLK}
> > > > > +	},
> > > > > +};
> > > > > +#endif
> > > > >
> > > > >  static int select(enum clk_root_index clock_id)  {  
> > > >
> > > >
> > > >
> > > >
> > > > Best regards,
> > > >
> > > > Lukasz Majewski
> > > >
> > > > --
> > > >
> > > > DENX Software Engineering GmbH,      Managing Director: Wolfgang
> > > > Denk HRB 165235 Munich, Office: Kirchenstr.5, D-82194
> > > > Groebenzell, Germany Phone: (+49)-8142-66989-59 Fax:
> > > > (+49)-8142-66989-80 Email: lukma at denx.de  
> > 
> > 
> > 
> > 
> > Best regards,
> > 
> > Lukasz Majewski
> > 
> > --
> > 
> > DENX Software Engineering GmbH,      Managing Director: Wolfgang
> > Denk HRB 165235 Munich, Office: Kirchenstr.5, D-82194 Groebenzell,
> > Germany Phone: (+49)-8142-66989-59 Fax: (+49)-8142-66989-80 Email:
> > lukma at denx.de  




Best regards,

Lukasz Majewski

--

DENX Software Engineering GmbH,      Managing Director: Wolfgang Denk
HRB 165235 Munich, Office: Kirchenstr.5, D-82194 Groebenzell, Germany
Phone: (+49)-8142-66989-59 Fax: (+49)-8142-66989-80 Email: lukma at denx.de
-------------- next part --------------
A non-text attachment was scrubbed...
Name: not available
Type: application/pgp-signature
Size: 488 bytes
Desc: OpenPGP digital signature
URL: <http://lists.denx.de/pipermail/u-boot/attachments/20190710/340522f2/attachment.sig>

^ permalink raw reply	[flat|nested] 75+ messages in thread

* [U-Boot] [PATCH V2 50/51] imx: add dtsi for i.MX8MN
  2019-07-10  8:44       ` Lukasz Majewski
@ 2019-07-10  8:50         ` Peng Fan
  0 siblings, 0 replies; 75+ messages in thread
From: Peng Fan @ 2019-07-10  8:50 UTC (permalink / raw)
  To: u-boot

> Subject: Re: [U-Boot] [PATCH V2 50/51] imx: add dtsi for i.MX8MN
> 
> Hi Peng,
> 
> > > Subject: Re: [U-Boot] [PATCH V2 50/51] imx: add dtsi for i.MX8MN
> > >
> > > Hi Peng,
> > >
> > > > Add dtsi for i.MX8MN
> > >
> > > Please add SHA ID for the exact commit from which you ported DTS
> > > files.
> >
> > The patchset has not been merged into Shawn's tree, I took
> > from Linux patchwork.
> 
> So maybe it is in linux-next?

It will first be merged in Shawn's tree, then it will show in Linux-next.
I will check Linux-next when I post v3.

Thanks,
Peng.
> 
> My point is that there are real bug introduced by DTS porting (as
> found yesterday for i.MX53). The SHA1 will provide the reference.
> 
> >
> > Regards,
> > Peng.
> >
> > >
> > > >
> > > > Signed-off-by: Peng Fan <peng.fan@nxp.com>
> > > > ---
> > > >  arch/arm/dts/imx8mn-pinfunc.h            | 646
> > > > ++++++++++++++++++++++++++++ arch/arm/dts/imx8mn.dtsi
> > > > | 712 +++++++++++++++++++++++++++++++
> > > > include/dt-bindings/clock/imx8mn-clock.h | 215 ++++++++++ 3 files
> > > > changed, 1573 insertions(+) create mode 100644
> > > > arch/arm/dts/imx8mn-pinfunc.h create mode 100644
> > > > arch/arm/dts/imx8mn.dtsi create mode 100644
> > > > include/dt-bindings/clock/imx8mn-clock.h
> > > >
> > > > diff --git a/arch/arm/dts/imx8mn-pinfunc.h
> > > > b/arch/arm/dts/imx8mn-pinfunc.h new file mode 100644
> > > > index 0000000000..3de8168cf8
> > > > --- /dev/null
> > > > +++ b/arch/arm/dts/imx8mn-pinfunc.h
> > > > @@ -0,0 +1,646 @@
> > > > +/* SPDX-License-Identifier: GPL-2.0+ */
> > > > +/*
> > > > + * Copyright 2019 NXP
> > > > + *
> > > > + */
> > > > +
> > > > +#ifndef __DTS_IMX8MN_PINFUNC_H
> > > > +#define __DTS_IMX8MN_PINFUNC_H
> > > > +
> > > > +/*
> > > > + * The pin function ID is a tuple of
> > > > + * <mux_reg conf_reg input_reg mux_mode input_val>
> > > > + */
> > > > +#define
> > > > MX8MN_IOMUXC_BOOT_MODE2_CCMSRCGPCMIX_BOOT_MODE2
> > > > 0x0020 0x025C 0x0000 0x0 0x0 +#define
> > > > MX8MN_IOMUXC_BOOT_MODE2_I2C1_SCL
> > > > 0x0020 0x025C 0x055C 0x1 0x3 +#define
> > > > MX8MN_IOMUXC_BOOT_MODE3_CCMSRCGPCMIX_BOOT_MODE3
> > > > 0x0024 0x0260 0x0000 0x0 0x0 +#define
> > > > MX8MN_IOMUXC_BOOT_MODE3_I2C1_SDA
> > > > 0x0024 0x0260 0x056C 0x1 0x3 +#define
> > > > MX8MN_IOMUXC_GPIO1_IO00_GPIO1_IO0
> > > > 0x0028 0x0290 0x0000 0x0 0x0 +#define
> > > >
> > >
> MX8MN_IOMUXC_GPIO1_IO00_CCMSRCGPCMIX_ENET_PHY_REF_CLK_RO
> O
> > > T
> > > > 0x0028 0x0290 0x0000 0x1 0x0 +#define
> > > > MX8MN_IOMUXC_GPIO1_IO00_ANAMIX_REF_CLK_32K
> > > > 0x0028 0x0290 0x0000 0x5 0x0 +#define
> > > > MX8MN_IOMUXC_GPIO1_IO00_CCMSRCGPCMIX_EXT_CLK1
> > > > 0x0028 0x0290 0x0000 0x6 0x0 +#define
> > > > MX8MN_IOMUXC_GPIO1_IO01_GPIO1_IO1
> > > > 0x002C 0x0294 0x0000 0x0 0x0 +#define
> > > > MX8MN_IOMUXC_GPIO1_IO01_PWM1_OUT
> > > > 0x002C 0x0294 0x0000 0x1 0x0 +#define
> > > > MX8MN_IOMUXC_GPIO1_IO01_ANAMIX_REF_CLK_24M
> > > > 0x002C 0x0294 0x0000 0x5 0x0 +#define
> > > > MX8MN_IOMUXC_GPIO1_IO01_CCMSRCGPCMIX_EXT_CLK2
> > > > 0x002C 0x0294 0x0000 0x6 0x0 +#define
> > > > MX8MN_IOMUXC_GPIO1_IO02_GPIO1_IO2
> > > > 0x0030 0x0298 0x0000 0x0 0x0 +#define
> > > > MX8MN_IOMUXC_GPIO1_IO02_WDOG1_WDOG_B
> > > > 0x0030 0x0298 0x0000 0x1 0x0 +#define
> > > > MX8MN_IOMUXC_GPIO1_IO02_WDOG1_WDOG_ANY
> > > > 0x0030 0x0298 0x0000 0x5 0x0 +#define
> > > > MX8MN_IOMUXC_GPIO1_IO03_GPIO1_IO3
> > > > 0x0034 0x029C 0x0000 0x0 0x0 +#define
> > > > MX8MN_IOMUXC_GPIO1_IO03_USDHC1_VSELECT
> > > > 0x0034 0x029C 0x0000 0x1 0x0 +#define
> > > > MX8MN_IOMUXC_GPIO1_IO03_SDMA1_EXT_EVENT0
> > > > 0x0034 0x029C 0x0000 0x5 0x0 +#define
> > > > MX8MN_IOMUXC_GPIO1_IO03_ANAMIX_XTAL_OK
> > > > 0x0034 0x029C 0x0000 0x6 0x0 +#define
> > > > MX8MN_IOMUXC_GPIO1_IO04_GPIO1_IO4
> > > > 0x0038 0x02A0 0x0000 0x0 0x0 +#define
> > > > MX8MN_IOMUXC_GPIO1_IO04_USDHC2_VSELECT
> > > > 0x0038 0x02A0 0x0000 0x1 0x0 +#define
> > > > MX8MN_IOMUXC_GPIO1_IO04_SDMA1_EXT_EVENT1
> > > > 0x0038 0x02A0 0x0000 0x5 0x0 +#define
> > > > MX8MN_IOMUXC_GPIO1_IO04_ANAMIX_XTAL_OK_LV
> > > > 0x0038 0x02A0 0x0000 0x6 0x0 +#define
> > > > MX8MN_IOMUXC_GPIO1_IO05_GPIO1_IO5
> > > > 0x003C 0x02A4 0x0000 0x0 0x0 +#define
> > > > MX8MN_IOMUXC_GPIO1_IO05_M4_NMI
> > > > 0x003C 0x02A4 0x0000 0x1 0x0 +#define
> > > > MX8MN_IOMUXC_GPIO1_IO05_CCMSRCGPCMIX_PMIC_READY
> > > > 0x003C 0x02A4 0x04BC 0x5 0x0 +#define
> > > > MX8MN_IOMUXC_GPIO1_IO05_CCMSRCGPCMIX_INT_BOOT
> > > > 0x003C 0x02A4 0x0000 0x6 0x0 +#define
> > > > MX8MN_IOMUXC_GPIO1_IO06_GPIO1_IO6
> > > > 0x0040 0x02A8 0x0000 0x0 0x0 +#define
> > > > MX8MN_IOMUXC_GPIO1_IO06_ENET1_MDC
> > > > 0x0040 0x02A8 0x0000 0x1 0x0 +#define
> > > > MX8MN_IOMUXC_GPIO1_IO06_USDHC1_CD_B
> > > > 0x0040 0x02A8 0x0000 0x5 0x0 +#define
> > > > MX8MN_IOMUXC_GPIO1_IO06_CCMSRCGPCMIX_EXT_CLK3
> > > > 0x0040 0x02A8 0x0000 0x6 0x0 +#define
> > > > MX8MN_IOMUXC_GPIO1_IO07_GPIO1_IO7
> > > > 0x0044 0x02AC 0x0000 0x0 0x0 +#define
> > > > MX8MN_IOMUXC_GPIO1_IO07_ENET1_MDIO
> > > > 0x0044 0x02AC 0x04C0 0x1 0x0 +#define
> > > > MX8MN_IOMUXC_GPIO1_IO07_USDHC1_WP
> > > > 0x0044 0x02AC 0x0000 0x5 0x0 +#define
> > > > MX8MN_IOMUXC_GPIO1_IO07_CCMSRCGPCMIX_EXT_CLK4
> > > > 0x0044 0x02AC 0x0000 0x6 0x0 +#define
> > > > MX8MN_IOMUXC_GPIO1_IO08_GPIO1_IO8
> > > > 0x0048 0x02B0 0x0000 0x0 0x0 +#define
> > > > MX8MN_IOMUXC_GPIO1_IO08_ENET1_1588_EVENT0_IN
> > > > 0x0048 0x02B0 0x0000 0x1 0x0 +#define
> > > > MX8MN_IOMUXC_GPIO1_IO08_PWM1_OUT
> > > > 0x0048 0x02B0 0x0000 0x2 0x0 +#define
> > > > MX8MN_IOMUXC_GPIO1_IO08_USDHC2_RESET_B
> > > > 0x0048 0x02B0 0x0000 0x5 0x0 +#define
> > > > MX8MN_IOMUXC_GPIO1_IO08_CCMSRCGPCMIX_WAIT
> > > > 0x0048 0x02B0 0x0000 0x6 0x0 +#define
> > > > MX8MN_IOMUXC_GPIO1_IO09_GPIO1_IO9
> > > > 0x004C 0x02B4 0x0000 0x0 0x0 +#define
> > > > MX8MN_IOMUXC_GPIO1_IO09_ENET1_1588_EVENT0_OUT
> > > > 0x004C 0x02B4 0x0000 0x1 0x0 +#define
> > > > MX8MN_IOMUXC_GPIO1_IO09_PWM2_OUT
> > > > 0x004C 0x02B4 0x0000 0x2 0x0 +#define
> > > > MX8MN_IOMUXC_GPIO1_IO09_USDHC3_RESET_B
> > > > 0x004C 0x02B4 0x0000 0x4 0x0 +#define
> > > > MX8MN_IOMUXC_GPIO1_IO09_SDMA2_EXT_EVENT0
> > > > 0x004C 0x02B4 0x0000 0x5 0x0 +#define
> > > > MX8MN_IOMUXC_GPIO1_IO09_CCMSRCGPCMIX_STOP
> > > > 0x004C 0x02B4 0x0000 0x6 0x0 +#define
> > > > MX8MN_IOMUXC_GPIO1_IO10_GPIO1_IO10
> > > > 0x0050 0x02B8 0x0000 0x0 0x0 +#define
> > > > MX8MN_IOMUXC_GPIO1_IO10_USB1_OTG_ID
> > > > 0x0050 0x02B8 0x0000 0x1 0x0 +#define
> > > > MX8MN_IOMUXC_GPIO1_IO10_PWM3_OUT
> > > > 0x0050 0x02B8 0x0000 0x2 0x0 +#define
> > > > MX8MN_IOMUXC_GPIO1_IO11_GPIO1_IO11
> > > > 0x0054 0x02BC 0x0000 0x0 0x0 +#define
> > > > MX8MN_IOMUXC_GPIO1_IO11_PWM2_OUT
> > > > 0x0054 0x02BC 0x0000 0x1 0x0 +#define
> > > > MX8MN_IOMUXC_GPIO1_IO11_USDHC3_VSELECT
> > > > 0x0054 0x02BC 0x0000 0x4 0x0 +#define
> > > > MX8MN_IOMUXC_GPIO1_IO11_CCMSRCGPCMIX_PMIC_READY
> > > > 0x0054 0x02BC 0x04BC 0x5 0x1 +#define
> > > > MX8MN_IOMUXC_GPIO1_IO11_CCMSRCGPCMIX_OUT0
> > > > 0x0054 0x02BC 0x0000 0x6 0x0 +#define
> > > > MX8MN_IOMUXC_GPIO1_IO12_GPIO1_IO12
> > > > 0x0058 0x02C0 0x0000 0x0 0x0 +#define
> > > > MX8MN_IOMUXC_GPIO1_IO12_USB1_OTG_PWR
> > > > 0x0058 0x02C0 0x0000 0x1 0x0 +#define
> > > > MX8MN_IOMUXC_GPIO1_IO12_SDMA2_EXT_EVENT1
> > > > 0x0058 0x02C0 0x0000 0x5 0x0 +#define
> > > > MX8MN_IOMUXC_GPIO1_IO12_CCMSRCGPCMIX_OUT1
> > > > 0x0058 0x02C0 0x0000 0x6 0x0 +#define
> > > > MX8MN_IOMUXC_GPIO1_IO13_GPIO1_IO13
> > > > 0x005C 0x02C4 0x0000 0x0 0x0 +#define
> > > > MX8MN_IOMUXC_GPIO1_IO13_USB1_OTG_OC
> > > > 0x005C 0x02C4 0x0000 0x1 0x0 +#define
> > > > MX8MN_IOMUXC_GPIO1_IO13_PWM2_OUT
> > > > 0x005C 0x02C4 0x0000 0x5 0x0 +#define
> > > > MX8MN_IOMUXC_GPIO1_IO13_CCMSRCGPCMIX_OUT2
> > > > 0x005C 0x02C4 0x0000 0x6 0x0 +#define
> > > > MX8MN_IOMUXC_GPIO1_IO14_GPIO1_IO14
> > > > 0x0060 0x02C8 0x0000 0x0 0x0 +#define
> > > > MX8MN_IOMUXC_GPIO1_IO14_USDHC3_CD_B
> > > > 0x0060 0x02C8 0x0598 0x4 0x2 +#define
> > > > MX8MN_IOMUXC_GPIO1_IO14_PWM3_OUT
> > > > 0x0060 0x02C8 0x0000 0x5 0x0 +#define
> > > > MX8MN_IOMUXC_GPIO1_IO14_CCMSRCGPCMIX_CLKO1
> > > > 0x0060 0x02C8 0x0000 0x6 0x0 +#define
> > > > MX8MN_IOMUXC_GPIO1_IO15_GPIO1_IO15
> > > > 0x0064 0x02CC 0x0000 0x0 0x0 +#define
> > > > MX8MN_IOMUXC_GPIO1_IO15_USDHC3_WP
> > > > 0x0064 0x02CC 0x05B8 0x4 0x2 +#define
> > > > MX8MN_IOMUXC_GPIO1_IO15_PWM4_OUT
> > > > 0x0064 0x02CC 0x0000 0x5 0x0 +#define
> > > > MX8MN_IOMUXC_GPIO1_IO15_CCMSRCGPCMIX_CLKO2
> > > > 0x0064 0x02CC 0x0000 0x6 0x0 +#define
> > > > MX8MN_IOMUXC_ENET_MDC_ENET1_MDC
> > > > 0x0068 0x02D0 0x0000 0x0 0x0 +#define
> > > > MX8MN_IOMUXC_ENET_MDC_SAI6_TX_DATA0
> > > > 0x0068 0x02D0 0x0000 0x2 0x0 +#define
> > > > MX8MN_IOMUXC_ENET_MDC_PDM_BIT_STREAM3
> > > > 0x0068 0x02D0 0x0540 0x3 0x1 +#define
> > > > MX8MN_IOMUXC_ENET_MDC_SPDIF1_OUT
> > > > 0x0068 0x02D0 0x0000 0x4 0x0 +#define
> > > > MX8MN_IOMUXC_ENET_MDC_GPIO1_IO16
> > > > 0x0068 0x02D0 0x0000 0x5 0x0 +#define
> > > > MX8MN_IOMUXC_ENET_MDC_USDHC3_STROBE
> > > > 0x0068 0x02D0 0x059C 0x6 0x1 +#define
> > > > MX8MN_IOMUXC_ENET_MDIO_ENET1_MDIO
> > > > 0x006C 0x02D4 0x04C0 0x0 0x1 +#define
> > > > MX8MN_IOMUXC_ENET_MDIO_SAI6_TX_SYNC
> > > > 0x006C 0x02D4 0x0000 0x2 0x0 +#define
> > > > MX8MN_IOMUXC_ENET_MDIO_PDM_BIT_STREAM2
> > > > 0x006C 0x02D4 0x053C 0x3 0x1 +#define
> > > > MX8MN_IOMUXC_ENET_MDIO_SPDIF1_IN
> > > > 0x006C 0x02D4 0x05CC 0x4 0x1 +#define
> > > > MX8MN_IOMUXC_ENET_MDIO_GPIO1_IO17
> > > > 0x006C 0x02D4 0x0000 0x5 0x0 +#define
> > > > MX8MN_IOMUXC_ENET_MDIO_USDHC3_DATA5
> > > > 0x006C 0x02D4 0x0550 0x6 0x1 +#define
> > > > MX8MN_IOMUXC_ENET_TD3_ENET1_RGMII_TD3
> > > > 0x0070 0x02D8 0x0000 0x0 0x0 +#define
> > > > MX8MN_IOMUXC_ENET_TD3_SAI6_TX_BCLK
> > > > 0x0070 0x02D8 0x0000 0x2 0x0 +#define
> > > > MX8MN_IOMUXC_ENET_TD3_PDM_BIT_STREAM1
> > > > 0x0070 0x02D8 0x0538 0x3 0x1 +#define
> > > > MX8MN_IOMUXC_ENET_TD3_SPDIF1_EXT_CLK
> > > > 0x0070 0x02D8 0x0568 0x4 0x1 +#define
> > > > MX8MN_IOMUXC_ENET_TD3_GPIO1_IO18
> > > > 0x0070 0x02D8 0x0000 0x5 0x0 +#define
> > > > MX8MN_IOMUXC_ENET_TD3_USDHC3_DATA6
> > > > 0x0070 0x02D8 0x0584 0x6 0x1 +#define
> > > > MX8MN_IOMUXC_ENET_TD2_ENET1_RGMII_TD2
> > > > 0x0074 0x02DC 0x0000 0x0 0x0 +#define
> > > > MX8MN_IOMUXC_ENET_TD2_ENET1_TX_CLK
> > > > 0x0074 0x02DC 0x05A4 0x1 0x0 +#define
> > > > MX8MN_IOMUXC_ENET_TD2_CCMSRCGPCMIX_ENET_REF_CLK_ROOT
> > > > 0x0074 0x02DC 0x05A4 0x1 0x0 +#define
> > > > MX8MN_IOMUXC_ENET_TD2_SAI6_RX_DATA0
> > > > 0x0074 0x02DC 0x0000 0x2 0x0 +#define
> > > > MX8MN_IOMUXC_ENET_TD2_PDM_BIT_STREAM3
> > > > 0x0074 0x02DC 0x0540 0x3 0x2 +#define
> > > > MX8MN_IOMUXC_ENET_TD2_GPIO1_IO19
> > > > 0x0074 0x02DC 0x0000 0x5 0x0 +#define
> > > > MX8MN_IOMUXC_ENET_TD2_USDHC3_DATA7
> > > > 0x0074 0x02DC 0x054C 0x6 0x1 +#define
> > > > MX8MN_IOMUXC_ENET_TD1_ENET1_RGMII_TD1
> > > > 0x0078 0x02E0 0x0000 0x0 0x0 +#define
> > > > MX8MN_IOMUXC_ENET_TD1_SAI6_RX_SYNC
> > > > 0x0078 0x02E0 0x0000 0x2 0x0 +#define
> > > > MX8MN_IOMUXC_ENET_TD1_PDM_BIT_STREAM2
> > > > 0x0078 0x02E0 0x053C 0x3 0x2 +#define
> > > > MX8MN_IOMUXC_ENET_TD1_GPIO1_IO20
> > > > 0x0078 0x02E0 0x0000 0x5 0x0 +#define
> > > > MX8MN_IOMUXC_ENET_TD1_USDHC3_CD_B
> > > > 0x0078 0x02E0 0x0598 0x6 0x3 +#define
> > > > MX8MN_IOMUXC_ENET_TD0_ENET1_RGMII_TD0
> > > > 0x007C 0x02E4 0x0000 0x0 0x0 +#define
> > > > MX8MN_IOMUXC_ENET_TD0_SAI6_RX_BCLK
> > > > 0x007C 0x02E4 0x0000 0x2 0x0 +#define
> > > > MX8MN_IOMUXC_ENET_TD0_PDM_BIT_STREAM1
> > > > 0x007C 0x02E4 0x0538 0x3 0x2 +#define
> > > > MX8MN_IOMUXC_ENET_TD0_GPIO1_IO21
> > > > 0x007C 0x02E4 0x0000 0x5 0x0 +#define
> > > > MX8MN_IOMUXC_ENET_TD0_USDHC3_WP
> > > > 0x007C 0x02E4 0x05B8 0x6 0x3 +#define
> > > > MX8MN_IOMUXC_ENET_TX_CTL_ENET1_RGMII_TX_CTL
> > > > 0x0080 0x02E8 0x0000 0x0 0x0 +#define
> > > > MX8MN_IOMUXC_ENET_TX_CTL_SAI6_MCLK
> > > > 0x0080 0x02E8 0x0000 0x2 0x0 +#define
> > > > MX8MN_IOMUXC_ENET_TX_CTL_GPIO1_IO22
> > > > 0x0080 0x02E8 0x0000 0x5 0x0 +#define
> > > > MX8MN_IOMUXC_ENET_TX_CTL_USDHC3_DATA0
> > > > 0x0080 0x02E8 0x05B4 0x6 0x1 +#define
> > > > MX8MN_IOMUXC_ENET_TXC_ENET1_RGMII_TXC
> > > > 0x0084 0x02EC 0x0000 0x0 0x0 +#define
> > > > MX8MN_IOMUXC_ENET_TXC_ENET1_TX_ER
> > > > 0x0084 0x02EC 0x0000 0x1 0x0 +#define
> > > > MX8MN_IOMUXC_ENET_TXC_SAI7_TX_DATA0
> > > > 0x0084 0x02EC 0x0000 0x2 0x0 +#define
> > > > MX8MN_IOMUXC_ENET_TXC_GPIO1_IO23
> > > > 0x0084 0x02EC 0x0000 0x5 0x0 +#define
> > > > MX8MN_IOMUXC_ENET_TXC_USDHC3_DATA1
> > > > 0x0084 0x02EC 0x05B0 0x6 0x1 +#define
> > > > MX8MN_IOMUXC_ENET_RX_CTL_ENET1_RGMII_RX_CTL
> > > > 0x0088 0x02F0 0x0574 0x0 0x0 +#define
> > > > MX8MN_IOMUXC_ENET_RX_CTL_SAI7_TX_SYNC
> > > > 0x0088 0x02F0 0x0000 0x2 0x0 +#define
> > > > MX8MN_IOMUXC_ENET_RX_CTL_PDM_BIT_STREAM3
> > > > 0x0088 0x02F0 0x0540 0x3 0x3 +#define
> > > > MX8MN_IOMUXC_ENET_RX_CTL_GPIO1_IO24
> > > > 0x0088 0x02F0 0x0000 0x5 0x0 +#define
> > > > MX8MN_IOMUXC_ENET_RX_CTL_USDHC3_DATA2
> > > > 0x0088 0x02F0 0x05E4 0x6 0x1 +#define
> > > > MX8MN_IOMUXC_ENET_RXC_ENET1_RGMII_RXC
> > > > 0x008C 0x02F4 0x0000 0x0 0x0 +#define
> > > > MX8MN_IOMUXC_ENET_RXC_ENET1_RX_ER
> > > > 0x008C 0x02F4 0x05C8 0x1 0x0 +#define
> > > > MX8MN_IOMUXC_ENET_RXC_SAI7_TX_BCLK
> > > > 0x008C 0x02F4 0x0000 0x2 0x0 +#define
> > > > MX8MN_IOMUXC_ENET_RXC_PDM_BIT_STREAM2
> > > > 0x008C 0x02F4 0x053C 0x3 0x3 +#define
> > > > MX8MN_IOMUXC_ENET_RXC_GPIO1_IO25
> > > > 0x008C 0x02F4 0x0000 0x5 0x0 +#define
> > > > MX8MN_IOMUXC_ENET_RXC_USDHC3_DATA3
> > > > 0x008C 0x02F4 0x05E0 0x6 0x1 +#define
> > > > MX8MN_IOMUXC_ENET_RD0_ENET1_RGMII_RD0
> > > > 0x0090 0x02F8 0x057C 0x0 0x0 +#define
> > > > MX8MN_IOMUXC_ENET_RD0_SAI7_RX_DATA0
> > > > 0x0090 0x02F8 0x0000 0x2 0x0 +#define
> > > > MX8MN_IOMUXC_ENET_RD0_PDM_BIT_STREAM1
> > > > 0x0090 0x02F8 0x0538 0x3 0x3 +#define
> > > > MX8MN_IOMUXC_ENET_RD0_GPIO1_IO26
> > > > 0x0090 0x02F8 0x0000 0x5 0x0 +#define
> > > > MX8MN_IOMUXC_ENET_RD0_USDHC3_DATA4
> > > > 0x0090 0x02F8 0x0558 0x6 0x1 +#define
> > > > MX8MN_IOMUXC_ENET_RD1_ENET1_RGMII_RD1
> > > > 0x0094 0x02FC 0x0554 0x0 0x0 +#define
> > > > MX8MN_IOMUXC_ENET_RD1_SAI7_RX_SYNC
> > > > 0x0094 0x02FC 0x0000 0x2 0x0 +#define
> > > > MX8MN_IOMUXC_ENET_RD1_PDM_BIT_STREAM0
> > > > 0x0094 0x02FC 0x0534 0x3 0x1 +#define
> > > > MX8MN_IOMUXC_ENET_RD1_GPIO1_IO27
> > > > 0x0094 0x02FC 0x0000 0x5 0x0 +#define
> > > > MX8MN_IOMUXC_ENET_RD1_USDHC3_RESET_B
> > > > 0x0094 0x02FC 0x0000 0x6 0x0 +#define
> > > > MX8MN_IOMUXC_ENET_RD2_ENET1_RGMII_RD2
> > > > 0x0098 0x0300 0x0000 0x0 0x0 +#define
> > > > MX8MN_IOMUXC_ENET_RD2_SAI7_RX_BCLK
> > > > 0x0098 0x0300 0x0000 0x2 0x0 +#define
> > > > MX8MN_IOMUXC_ENET_RD2_PDM_CLK
> > > > 0x0098 0x0300 0x0000 0x3 0x0 +#define
> > > > MX8MN_IOMUXC_ENET_RD2_GPIO1_IO28
> > > > 0x0098 0x0300 0x0000 0x5 0x0 +#define
> > > > MX8MN_IOMUXC_ENET_RD2_USDHC3_CLK
> > > > 0x0098 0x0300 0x05A0 0x6 0x1 +#define
> > > > MX8MN_IOMUXC_ENET_RD3_ENET1_RGMII_RD3
> > > > 0x009C 0x0304 0x0000 0x0 0x0 +#define
> > > > MX8MN_IOMUXC_ENET_RD3_SAI7_MCLK
> > > > 0x009C 0x0304 0x0000 0x2 0x0 +#define
> > > > MX8MN_IOMUXC_ENET_RD3_SPDIF1_IN
> > > > 0x009C 0x0304 0x05CC 0x3 0x5 +#define
> > > > MX8MN_IOMUXC_ENET_RD3_GPIO1_IO29
> > > > 0x009C 0x0304 0x0000 0x5 0x0 +#define
> > > > MX8MN_IOMUXC_ENET_RD3_USDHC3_CMD
> > > > 0x009C 0x0304 0x05DC 0x6 0x1 +#define
> > > > MX8MN_IOMUXC_SD1_CLK_USDHC1_CLK
> > > > 0x00A0 0x0308 0x0000 0x0 0x0 +#define
> > > > MX8MN_IOMUXC_SD1_CLK_ENET1_MDC
> > > > 0x00A0 0x0308 0x0000 0x1 0x0 +#define
> > > > MX8MN_IOMUXC_SD1_CLK_UART1_DCE_TX
> > > > 0x00A0 0x0308 0x0000 0x4 0x0 +#define
> > > > MX8MN_IOMUXC_SD1_CLK_UART1_DTE_RX
> > > > 0x00A0 0x0308 0x04F4 0x4 0x4 +#define
> > > > MX8MN_IOMUXC_SD1_CLK_GPIO2_IO0
> > > > 0x00A0 0x0308 0x0000 0x5 0x0 +#define
> > > > MX8MN_IOMUXC_SD1_CMD_USDHC1_CMD
> > > > 0x00A4 0x030C 0x0000 0x0 0x0 +#define
> > > > MX8MN_IOMUXC_SD1_CMD_ENET1_MDIO
> > > > 0x00A4 0x030C 0x04C0 0x1 0x3 +#define
> > > > MX8MN_IOMUXC_SD1_CMD_UART1_DCE_RX
> > > > 0x00A4 0x030C 0x04F4 0x4 0x5 +#define
> > > > MX8MN_IOMUXC_SD1_CMD_UART1_DTE_TX
> > > > 0x00A4 0x030C 0x0000 0x4 0x0 +#define
> > > > MX8MN_IOMUXC_SD1_CMD_GPIO2_IO1
> > > > 0x00A4 0x030C 0x0000 0x5 0x0 +#define
> > > > MX8MN_IOMUXC_SD1_DATA0_USDHC1_DATA0
> > > > 0x00A8 0x0310 0x0000 0x0 0x0 +#define
> > > > MX8MN_IOMUXC_SD1_DATA0_ENET1_RGMII_TD1
> > > > 0x00A8 0x0310 0x0000 0x1 0x0 +#define
> > > > MX8MN_IOMUXC_SD1_DATA0_UART1_DCE_RTS_B
> > > > 0x00A8 0x0310 0x04F0 0x4 0x4 +#define
> > > > MX8MN_IOMUXC_SD1_DATA0_UART1_DTE_CTS_B
> > > > 0x00A8 0x0310 0x0000 0x4 0x0 +#define
> > > > MX8MN_IOMUXC_SD1_DATA0_GPIO2_IO2
> > > > 0x00A8 0x0310 0x0000 0x5 0x0 +#define
> > > > MX8MN_IOMUXC_SD1_DATA1_USDHC1_DATA1
> > > > 0x00AC 0x0314 0x0000 0x0 0x0 +#define
> > > > MX8MN_IOMUXC_SD1_DATA1_ENET1_RGMII_TD0
> > > > 0x00AC 0x0314 0x0000 0x1 0x0 +#define
> > > > MX8MN_IOMUXC_SD1_DATA1_UART1_DCE_CTS_B
> > > > 0x00AC 0x0314 0x0000 0x4 0x0 +#define
> > > > MX8MN_IOMUXC_SD1_DATA1_UART1_DTE_RTS_B
> > > > 0x00AC 0x0314 0x04F0 0x4 0x5 +#define
> > > > MX8MN_IOMUXC_SD1_DATA1_GPIO2_IO3
> > > > 0x00AC 0x0314 0x0000 0x5 0x0 +#define
> > > > MX8MN_IOMUXC_SD1_DATA2_USDHC1_DATA2
> > > > 0x00B0 0x0318 0x0000 0x0 0x0 +#define
> > > > MX8MN_IOMUXC_SD1_DATA2_ENET1_RGMII_RD0
> > > > 0x00B0 0x0318 0x057C 0x1 0x1 +#define
> > > > MX8MN_IOMUXC_SD1_DATA2_UART2_DCE_TX
> > > > 0x00B0 0x0318 0x0000 0x4 0x0 +#define
> > > > MX8MN_IOMUXC_SD1_DATA2_UART2_DTE_RX
> > > > 0x00B0 0x0318 0x04FC 0x4 0x4 +#define
> > > > MX8MN_IOMUXC_SD1_DATA2_GPIO2_IO4
> > > > 0x00B0 0x0318 0x0000 0x5 0x0 +#define
> > > > MX8MN_IOMUXC_SD1_DATA3_USDHC1_DATA3
> > > > 0x00B4 0x031C 0x0000 0x0 0x0 +#define
> > > > MX8MN_IOMUXC_SD1_DATA3_ENET1_RGMII_RD1
> > > > 0x00B4 0x031C 0x0554 0x1 0x1 +#define
> > > > MX8MN_IOMUXC_SD1_DATA3_UART2_DCE_RX
> > > > 0x00B4 0x031C 0x04FC 0x4 0x5 +#define
> > > > MX8MN_IOMUXC_SD1_DATA3_UART2_DTE_TX
> > > > 0x00B4 0x031C 0x0000 0x4 0x0 +#define
> > > > MX8MN_IOMUXC_SD1_DATA3_GPIO2_IO5
> > > > 0x00B4 0x031C 0x0000 0x5 0x0 +#define
> > > > MX8MN_IOMUXC_SD1_DATA4_USDHC1_DATA4
> > > > 0x00B8 0x0320 0x0000 0x0 0x0 +#define
> > > > MX8MN_IOMUXC_SD1_DATA4_ENET1_RGMII_TX_CTL
> > > > 0x00B8 0x0320 0x0000 0x1 0x0 +#define
> > > > MX8MN_IOMUXC_SD1_DATA4_I2C1_SCL
> > > > 0x00B8 0x0320 0x055C 0x3 0x1 +#define
> > > > MX8MN_IOMUXC_SD1_DATA4_UART2_DCE_RTS_B
> > > > 0x00B8 0x0320 0x04F8 0x4 0x4 +#define
> > > > MX8MN_IOMUXC_SD1_DATA4_UART2_DTE_CTS_B
> > > > 0x00B8 0x0320 0x0000 0x4 0x0 +#define
> > > > MX8MN_IOMUXC_SD1_DATA4_GPIO2_IO6
> > > > 0x00B8 0x0320 0x0000 0x5 0x0 +#define
> > > > MX8MN_IOMUXC_SD1_DATA5_USDHC1_DATA5
> > > > 0x00BC 0x0324 0x0000 0x0 0x0 +#define
> > > > MX8MN_IOMUXC_SD1_DATA5_ENET1_TX_ER
> > > > 0x00BC 0x0324 0x0000 0x1 0x0 +#define
> > > > MX8MN_IOMUXC_SD1_DATA5_I2C1_SDA
> > > > 0x00BC 0x0324 0x056C 0x3 0x1 +#define
> > > > MX8MN_IOMUXC_SD1_DATA5_UART2_DCE_CTS_B
> > > > 0x00BC 0x0324 0x0000 0x4 0x0 +#define
> > > > MX8MN_IOMUXC_SD1_DATA5_UART2_DTE_RTS_B
> > > > 0x00BC 0x0324 0x04F8 0x4 0x5 +#define
> > > > MX8MN_IOMUXC_SD1_DATA5_GPIO2_IO7
> > > > 0x00BC 0x0324 0x0000 0x5 0x0 +#define
> > > > MX8MN_IOMUXC_SD1_DATA6_USDHC1_DATA6
> > > > 0x00C0 0x0328 0x0000 0x0 0x0 +#define
> > > > MX8MN_IOMUXC_SD1_DATA6_ENET1_RGMII_RX_CTL
> > > > 0x00C0 0x0328 0x0574 0x1 0x1 +#define
> > > > MX8MN_IOMUXC_SD1_DATA6_I2C2_SCL
> > > > 0x00C0 0x0328 0x05D0 0x3 0x1 +#define
> > > > MX8MN_IOMUXC_SD1_DATA6_UART3_DCE_TX
> > > > 0x00C0 0x0328 0x0000 0x4 0x0 +#define
> > > > MX8MN_IOMUXC_SD1_DATA6_UART3_DTE_RX
> > > > 0x00C0 0x0328 0x0504 0x4 0x4 +#define
> > > > MX8MN_IOMUXC_SD1_DATA6_GPIO2_IO8
> > > > 0x00C0 0x0328 0x0000 0x5 0x0 +#define
> > > > MX8MN_IOMUXC_SD1_DATA7_USDHC1_DATA7
> > > > 0x00C4 0x032C 0x0000 0x0 0x0 +#define
> > > > MX8MN_IOMUXC_SD1_DATA7_ENET1_RX_ER
> > > > 0x00C4 0x032C 0x05C8 0x1 0x1 +#define
> > > > MX8MN_IOMUXC_SD1_DATA7_I2C2_SDA
> > > > 0x00C4 0x032C 0x0560 0x3 0x1 +#define
> > > > MX8MN_IOMUXC_SD1_DATA7_UART3_DCE_RX
> > > > 0x00C4 0x032C 0x0504 0x4 0x5 +#define
> > > > MX8MN_IOMUXC_SD1_DATA7_UART3_DTE_TX
> > > > 0x00C4 0x032C 0x0000 0x4 0x0 +#define
> > > > MX8MN_IOMUXC_SD1_DATA7_GPIO2_IO9
> > > > 0x00C4 0x032C 0x0000 0x5 0x0 +#define
> > > > MX8MN_IOMUXC_SD1_RESET_B_USDHC1_RESET_B
> > > > 0x00C8 0x0330 0x0000 0x0 0x0 +#define
> > > > MX8MN_IOMUXC_SD1_RESET_B_ENET1_TX_CLK
> > > > 0x00C8 0x0330 0x05A4 0x1 0x1 +#define
> > > >
> MX8MN_IOMUXC_SD1_RESET_B_CCMSRCGPCMIX_ENET_REF_CLK_ROOT
> > > > 0x00C8 0x0330 0x05A4 0x1 0x0 +#define
> > > > MX8MN_IOMUXC_SD1_RESET_B_I2C3_SCL
> > > > 0x00C8 0x0330 0x0588 0x3 0x1 +#define
> > > > MX8MN_IOMUXC_SD1_RESET_B_UART3_DCE_RTS_B
> > > > 0x00C8 0x0330 0x0500 0x4 0x2 +#define
> > > > MX8MN_IOMUXC_SD1_RESET_B_UART3_DTE_CTS_B
> > > > 0x00C8 0x0330 0x0000 0x4 0x0 +#define
> > > > MX8MN_IOMUXC_SD1_RESET_B_GPIO2_IO10
> > > > 0x00C8 0x0330 0x0000 0x5 0x0 +#define
> > > > MX8MN_IOMUXC_SD1_STROBE_USDHC1_STROBE
> > > > 0x00CC 0x0334 0x0000 0x0 0x0 +#define
> > > > MX8MN_IOMUXC_SD1_STROBE_I2C3_SDA
> > > > 0x00CC 0x0334 0x05BC 0x3 0x1 +#define
> > > > MX8MN_IOMUXC_SD1_STROBE_UART3_DCE_CTS_B
> > > > 0x00CC 0x0334 0x0000 0x4 0x0 +#define
> > > > MX8MN_IOMUXC_SD1_STROBE_UART3_DTE_RTS_B
> > > > 0x00CC 0x0334 0x0500 0x4 0x3 +#define
> > > > MX8MN_IOMUXC_SD1_STROBE_GPIO2_IO11
> > > > 0x00CC 0x0334 0x0000 0x5 0x0 +#define
> > > > MX8MN_IOMUXC_SD2_CD_B_USDHC2_CD_B
> > > > 0x00D0 0x0338 0x0000 0x0 0x0 +#define
> > > > MX8MN_IOMUXC_SD2_CD_B_GPIO2_IO12
> > > > 0x00D0 0x0338 0x0000 0x5 0x0 +#define
> > > > MX8MN_IOMUXC_SD2_CD_B_CCMSRCGPCMIX_TESTER_ACK
> > > > 0x00D0 0x0338 0x0000 0x6 0x0 +#define
> > > > MX8MN_IOMUXC_SD2_CLK_USDHC2_CLK
> > > > 0x00D4 0x033C 0x0000 0x0 0x0 +#define
> > > > MX8MN_IOMUXC_SD2_CLK_SAI5_RX_SYNC
> > > > 0x00D4 0x033C 0x04E4 0x1 0x1 +#define
> > > > MX8MN_IOMUXC_SD2_CLK_ECSPI2_SCLK
> > > > 0x00D4 0x033C 0x0580 0x2 0x1 +#define
> > > > MX8MN_IOMUXC_SD2_CLK_UART4_DCE_RX
> > > > 0x00D4 0x033C 0x050C 0x3 0x4 +#define
> > > > MX8MN_IOMUXC_SD2_CLK_UART4_DTE_TX
> > > > 0x00D4 0x033C 0x0000 0x3 0x0 +#define
> > > > MX8MN_IOMUXC_SD2_CLK_SAI5_MCLK
> > > > 0x00D4 0x033C 0x0594 0x4 0x1 +#define
> > > > MX8MN_IOMUXC_SD2_CLK_GPIO2_IO13
> > > > 0x00D4 0x033C 0x0000 0x5 0x0 +#define
> > > > MX8MN_IOMUXC_SD2_CLK_CCMSRCGPCMIX_OBSERVE0
> > > > 0x00D4 0x033C 0x0000 0x6 0x0 +#define
> > > > MX8MN_IOMUXC_SD2_CMD_USDHC2_CMD
> > > > 0x00D8 0x0340 0x0000 0x0 0x0 +#define
> > > > MX8MN_IOMUXC_SD2_CMD_SAI5_RX_BCLK
> > > > 0x00D8 0x0340 0x04D0 0x1 0x1 +#define
> > > > MX8MN_IOMUXC_SD2_CMD_ECSPI2_MOSI
> > > > 0x00D8 0x0340 0x0590 0x2 0x1 +#define
> > > > MX8MN_IOMUXC_SD2_CMD_UART4_DCE_TX
> > > > 0x00D8 0x0340 0x0000 0x3 0x0 +#define
> > > > MX8MN_IOMUXC_SD2_CMD_UART4_DTE_RX
> > > > 0x00D8 0x0340 0x050C 0x3 0x5 +#define
> > > > MX8MN_IOMUXC_SD2_CMD_PDM_CLK
> > > > 0x00D8 0x0340 0x0000 0x4 0x0 +#define
> > > > MX8MN_IOMUXC_SD2_CMD_GPIO2_IO14
> > > > 0x00D8 0x0340 0x0000 0x5 0x0 +#define
> > > > MX8MN_IOMUXC_SD2_CMD_CCMSRCGPCMIX_OBSERVE1
> > > > 0x00D8 0x0340 0x0000 0x6 0x0 +#define
> > > > MX8MN_IOMUXC_SD2_DATA0_USDHC2_DATA0
> > > > 0x00DC 0x0344 0x0000 0x0 0x0 +#define
> > > > MX8MN_IOMUXC_SD2_DATA0_SAI5_RX_DATA0
> > > > 0x00DC 0x0344 0x04D4 0x1 0x1 +#define
> > > > MX8MN_IOMUXC_SD2_DATA0_I2C4_SDA
> > > > 0x00DC 0x0344 0x058C 0x2 0x1 +#define
> > > > MX8MN_IOMUXC_SD2_DATA0_UART2_DCE_RX
> > > > 0x00DC 0x0344 0x04FC 0x3 0x6 +#define
> > > > MX8MN_IOMUXC_SD2_DATA0_UART2_DTE_TX
> > > > 0x00DC 0x0344 0x0000 0x3 0x0 +#define
> > > > MX8MN_IOMUXC_SD2_DATA0_PDM_BIT_STREAM0
> > > > 0x00DC 0x0344 0x0534 0x4 0x2 +#define
> > > > MX8MN_IOMUXC_SD2_DATA0_GPIO2_IO15
> > > > 0x00DC 0x0344 0x0000 0x5 0x0 +#define
> > > > MX8MN_IOMUXC_SD2_DATA0_CCMSRCGPCMIX_OBSERVE2
> > > > 0x00DC 0x0344 0x0000 0x6 0x0 +#define
> > > > MX8MN_IOMUXC_SD2_DATA1_USDHC2_DATA1
> > > > 0x00E0 0x0348 0x0000 0x0 0x0 +#define
> > > > MX8MN_IOMUXC_SD2_DATA1_SAI5_TX_SYNC
> > > > 0x00E0 0x0348 0x04EC 0x1 0x1 +#define
> > > > MX8MN_IOMUXC_SD2_DATA1_I2C4_SCL
> > > > 0x00E0 0x0348 0x05D4 0x2 0x1 +#define
> > > > MX8MN_IOMUXC_SD2_DATA1_UART2_DCE_TX
> > > > 0x00E0 0x0348 0x0000 0x3 0x0 +#define
> > > > MX8MN_IOMUXC_SD2_DATA1_UART2_DTE_RX
> > > > 0x00E0 0x0348 0x04FC 0x3 0x7 +#define
> > > > MX8MN_IOMUXC_SD2_DATA1_PDM_BIT_STREAM1
> > > > 0x00E0 0x0348 0x0538 0x4 0x4 +#define
> > > > MX8MN_IOMUXC_SD2_DATA1_GPIO2_IO16
> > > > 0x00E0 0x0348 0x0000 0x5 0x0 +#define
> > > > MX8MN_IOMUXC_SD2_DATA1_CCMSRCGPCMIX_WAIT
> > > > 0x00E0 0x0348 0x0000 0x6 0x0 +#define
> > > > MX8MN_IOMUXC_SD2_DATA2_USDHC2_DATA2
> > > > 0x00E4 0x034C 0x0000 0x0 0x0 +#define
> > > > MX8MN_IOMUXC_SD2_DATA2_SAI5_TX_BCLK
> > > > 0x00E4 0x034C 0x04E8 0x1 0x1 +#define
> > > > MX8MN_IOMUXC_SD2_DATA2_ECSPI2_SS0
> > > > 0x00E4 0x034C 0x0570 0x2 0x2 +#define
> > > > MX8MN_IOMUXC_SD2_DATA2_SPDIF1_OUT
> > > > 0x00E4 0x034C 0x0000 0x3 0x0 +#define
> > > > MX8MN_IOMUXC_SD2_DATA2_PDM_BIT_STREAM2
> > > > 0x00E4 0x034C 0x053C 0x4 0x4 +#define
> > > > MX8MN_IOMUXC_SD2_DATA2_GPIO2_IO17
> > > > 0x00E4 0x034C 0x0000 0x5 0x0 +#define
> > > > MX8MN_IOMUXC_SD2_DATA2_CCMSRCGPCMIX_STOP
> > > > 0x00E4 0x034C 0x0000 0x6 0x0 +#define
> > > > MX8MN_IOMUXC_SD2_DATA3_USDHC2_DATA3
> > > > 0x00E8 0x0350 0x0000 0x0 0x0 +#define
> > > > MX8MN_IOMUXC_SD2_DATA3_SAI5_TX_DATA0
> > > > 0x00E8 0x0350 0x0000 0x1 0x0 +#define
> > > > MX8MN_IOMUXC_SD2_DATA3_ECSPI2_MISO
> > > > 0x00E8 0x0350 0x0578 0x2 0x1 +#define
> > > > MX8MN_IOMUXC_SD2_DATA3_SPDIF1_IN
> > > > 0x00E8 0x0350 0x05CC 0x3 0x2 +#define
> > > > MX8MN_IOMUXC_SD2_DATA3_PDM_BIT_STREAM3
> > > > 0x00E8 0x0350 0x0540 0x4 0x4 +#define
> > > > MX8MN_IOMUXC_SD2_DATA3_GPIO2_IO18
> > > > 0x00E8 0x0350 0x0000 0x5 0x0 +#define
> > > > MX8MN_IOMUXC_SD2_DATA3_CCMSRCGPCMIX_EARLY_RESET
> > > > 0x00E8 0x0350 0x0000 0x6 0x0 +#define
> > > > MX8MN_IOMUXC_SD2_RESET_B_USDHC2_RESET_B
> > > > 0x00EC 0x0354 0x0000 0x0 0x0 +#define
> > > > MX8MN_IOMUXC_SD2_RESET_B_GPIO2_IO19
> > > > 0x00EC 0x0354 0x0000 0x5 0x0 +#define
> > > > MX8MN_IOMUXC_SD2_RESET_B_CCMSRCGPCMIX_SYSTEM_RESET
> > > > 0x00EC 0x0354 0x0000 0x6 0x0 +#define
> > > > MX8MN_IOMUXC_SD2_WP_USDHC2_WP
> > > > 0x00F0 0x0358 0x0000 0x0 0x0 +#define
> > > > MX8MN_IOMUXC_SD2_WP_GPIO2_IO20
> > > > 0x00F0 0x0358 0x0000 0x5 0x0 +#define
> > > > MX8MN_IOMUXC_SD2_WP_CORESIGHT_EVENTI
> > > > 0x00F0 0x0358 0x0000 0x6 0x0 +#define
> > > > MX8MN_IOMUXC_NAND_ALE_RAWNAND_ALE
> > > > 0x00F4 0x035C 0x0000 0x0 0x0 +#define
> > > > MX8MN_IOMUXC_NAND_ALE_QSPI_A_SCLK
> > > > 0x00F4 0x035C 0x0000 0x1 0x0 +#define
> > > > MX8MN_IOMUXC_NAND_ALE_PDM_BIT_STREAM0
> > > > 0x00F4 0x035C 0x0534 0x3 0x3 +#define
> > > > MX8MN_IOMUXC_NAND_ALE_UART3_DCE_RX
> > > > 0x00F4 0x035C 0x0504 0x4 0x6 +#define
> > > > MX8MN_IOMUXC_NAND_ALE_UART3_DTE_TX
> > > > 0x00F4 0x035C 0x0000 0x4 0x0 +#define
> > > > MX8MN_IOMUXC_NAND_ALE_GPIO3_IO0
> > > > 0x00F4 0x035C 0x0000 0x5 0x0 +#define
> > > > MX8MN_IOMUXC_NAND_ALE_CORESIGHT_TRACE_CLK
> > > > 0x00F4 0x035C 0x0000 0x6 0x0 +#define
> > > > MX8MN_IOMUXC_NAND_CE0_B_RAWNAND_CE0_B
> > > > 0x00F8 0x0360 0x0000 0x0 0x0 +#define
> > > > MX8MN_IOMUXC_NAND_CE0_B_QSPI_A_SS0_B
> > > > 0x00F8 0x0360 0x0000 0x1 0x0 +#define
> > > > MX8MN_IOMUXC_NAND_CE0_B_PDM_BIT_STREAM1
> > > > 0x00F8 0x0360 0x0538 0x3 0x5 +#define
> > > > MX8MN_IOMUXC_NAND_CE0_B_UART3_DCE_TX
> > > > 0x00F8 0x0360 0x0000 0x4 0x0 +#define
> > > > MX8MN_IOMUXC_NAND_CE0_B_UART3_DTE_RX
> > > > 0x00F8 0x0360 0x0504 0x4 0x7 +#define
> > > > MX8MN_IOMUXC_NAND_CE0_B_GPIO3_IO1
> > > > 0x00F8 0x0360 0x0000 0x5 0x0 +#define
> > > > MX8MN_IOMUXC_NAND_CE0_B_CORESIGHT_TRACE_CTL
> > > > 0x00F8 0x0360 0x0000 0x6 0x0 +#define
> > > > MX8MN_IOMUXC_NAND_CE1_B_RAWNAND_CE1_B
> > > > 0x00FC 0x0364 0x0000 0x0 0x0 +#define
> > > > MX8MN_IOMUXC_NAND_CE1_B_QSPI_A_SS1_B
> > > > 0x00FC 0x0364 0x0000 0x1 0x0 +#define
> > > > MX8MN_IOMUXC_NAND_CE1_B_USDHC3_STROBE
> > > > 0x00FC 0x0364 0x059C 0x2 0x0 +#define
> > > > MX8MN_IOMUXC_NAND_CE1_B_PDM_BIT_STREAM0
> > > > 0x00FC 0x0364 0x0534 0x3 0x4 +#define
> > > > MX8MN_IOMUXC_NAND_CE1_B_I2C4_SCL
> > > > 0x00FC 0x0364 0x05D4 0x4 0x2 +#define
> > > > MX8MN_IOMUXC_NAND_CE1_B_GPIO3_IO2
> > > > 0x00FC 0x0364 0x0000 0x5 0x0 +#define
> > > > MX8MN_IOMUXC_NAND_CE1_B_CORESIGHT_TRACE0
> > > > 0x00FC 0x0364 0x0000 0x6 0x0 +#define
> > > > MX8MN_IOMUXC_NAND_CE2_B_RAWNAND_CE2_B
> > > > 0x0100 0x0368 0x0000 0x0 0x0 +#define
> > > > MX8MN_IOMUXC_NAND_CE2_B_QSPI_B_SS0_B
> > > > 0x0100 0x0368 0x0000 0x1 0x0 +#define
> > > > MX8MN_IOMUXC_NAND_CE2_B_USDHC3_DATA5
> > > > 0x0100 0x0368 0x0550 0x2 0x0 +#define
> > > > MX8MN_IOMUXC_NAND_CE2_B_PDM_BIT_STREAM1
> > > > 0x0100 0x0368 0x0538 0x3 0x6 +#define
> > > > MX8MN_IOMUXC_NAND_CE2_B_I2C4_SDA
> > > > 0x0100 0x0368 0x058C 0x4 0x2 +#define
> > > > MX8MN_IOMUXC_NAND_CE2_B_GPIO3_IO3
> > > > 0x0100 0x0368 0x0000 0x5 0x0 +#define
> > > > MX8MN_IOMUXC_NAND_CE2_B_CORESIGHT_TRACE1
> > > > 0x0100 0x0368 0x0000 0x6 0x0 +#define
> > > > MX8MN_IOMUXC_NAND_CE3_B_RAWNAND_CE3_B
> > > > 0x0104 0x036C 0x0000 0x0 0x0 +#define
> > > > MX8MN_IOMUXC_NAND_CE3_B_QSPI_B_SS1_B
> > > > 0x0104 0x036C 0x0000 0x1 0x0 +#define
> > > > MX8MN_IOMUXC_NAND_CE3_B_USDHC3_DATA6
> > > > 0x0104 0x036C 0x0584 0x2 0x0 +#define
> > > > MX8MN_IOMUXC_NAND_CE3_B_PDM_BIT_STREAM2
> > > > 0x0104 0x036C 0x053C 0x3 0x5 +#define
> > > > MX8MN_IOMUXC_NAND_CE3_B_I2C3_SDA
> > > > 0x0104 0x036C 0x05BC 0x4 0x2 +#define
> > > > MX8MN_IOMUXC_NAND_CE3_B_GPIO3_IO4
> > > > 0x0104 0x036C 0x0000 0x5 0x0 +#define
> > > > MX8MN_IOMUXC_NAND_CE3_B_CORESIGHT_TRACE2
> > > > 0x0104 0x036C 0x0000 0x6 0x0 +#define
> > > > MX8MN_IOMUXC_NAND_CLE_RAWNAND_CLE
> > > > 0x0108 0x0370 0x0000 0x0 0x0 +#define
> > > > MX8MN_IOMUXC_NAND_CLE_QSPI_B_SCLK
> > > > 0x0108 0x0370 0x0000 0x1 0x0 +#define
> > > > MX8MN_IOMUXC_NAND_CLE_USDHC3_DATA7
> > > > 0x0108 0x0370 0x054C 0x2 0x0 +#define
> > > > MX8MN_IOMUXC_NAND_CLE_GPIO3_IO5
> > > > 0x0108 0x0370 0x0000 0x5 0x0 +#define
> > > > MX8MN_IOMUXC_NAND_CLE_CORESIGHT_TRACE3
> > > > 0x0108 0x0370 0x0000 0x6 0x0 +#define
> > > > MX8MN_IOMUXC_NAND_DATA00_RAWNAND_DATA00
> > > > 0x010C 0x0374 0x0000 0x0 0x0 +#define
> > > > MX8MN_IOMUXC_NAND_DATA00_QSPI_A_DATA0
> > > > 0x010C 0x0374 0x0000 0x1 0x0 +#define
> > > > MX8MN_IOMUXC_NAND_DATA00_PDM_BIT_STREAM2
> > > > 0x010C 0x0374 0x053C 0x3 0x6 +#define
> > > > MX8MN_IOMUXC_NAND_DATA00_UART4_DCE_RX
> > > > 0x010C 0x0374 0x050C 0x4 0x6 +#define
> > > > MX8MN_IOMUXC_NAND_DATA00_UART4_DTE_TX
> > > > 0x010C 0x0374 0x0000 0x4 0x0 +#define
> > > > MX8MN_IOMUXC_NAND_DATA00_GPIO3_IO6
> > > > 0x010C 0x0374 0x0000 0x5 0x0 +#define
> > > > MX8MN_IOMUXC_NAND_DATA00_CORESIGHT_TRACE4
> > > > 0x010C 0x0374 0x0000 0x6 0x0 +#define
> > > > MX8MN_IOMUXC_NAND_DATA01_RAWNAND_DATA01
> > > > 0x0110 0x0378 0x0000 0x0 0x0 +#define
> > > > MX8MN_IOMUXC_NAND_DATA01_QSPI_A_DATA1
> > > > 0x0110 0x0378 0x0000 0x1 0x0 +#define
> > > > MX8MN_IOMUXC_NAND_DATA01_PDM_BIT_STREAM3
> > > > 0x0110 0x0378 0x0540 0x3 0x5 +#define
> > > > MX8MN_IOMUXC_NAND_DATA01_UART4_DCE_TX
> > > > 0x0110 0x0378 0x0000 0x4 0x0 +#define
> > > > MX8MN_IOMUXC_NAND_DATA01_UART4_DTE_RX
> > > > 0x0110 0x0378 0x050C 0x4 0x7 +#define
> > > > MX8MN_IOMUXC_NAND_DATA01_GPIO3_IO7
> > > > 0x0110 0x0378 0x0000 0x5 0x0 +#define
> > > > MX8MN_IOMUXC_NAND_DATA01_CORESIGHT_TRACE5
> > > > 0x0110 0x0378 0x0000 0x6 0x0 +#define
> > > > MX8MN_IOMUXC_NAND_DATA02_RAWNAND_DATA02
> > > > 0x0114 0x037C 0x0000 0x0 0x0 +#define
> > > > MX8MN_IOMUXC_NAND_DATA02_QSPI_A_DATA2
> > > > 0x0114 0x037C 0x0000 0x1 0x0 +#define
> > > > MX8MN_IOMUXC_NAND_DATA02_USDHC3_CD_B
> > > > 0x0114 0x037C 0x0598 0x2 0x0 +#define
> > > > MX8MN_IOMUXC_NAND_DATA02_I2C4_SDA
> > > > 0x0114 0x037C 0x058C 0x4 0x3 +#define
> > > > MX8MN_IOMUXC_NAND_DATA02_GPIO3_IO8
> > > > 0x0114 0x037C 0x0000 0x5 0x0 +#define
> > > > MX8MN_IOMUXC_NAND_DATA02_CORESIGHT_TRACE6
> > > > 0x0114 0x037C 0x0000 0x6 0x0 +#define
> > > > MX8MN_IOMUXC_NAND_DATA03_RAWNAND_DATA03
> > > > 0x0118 0x0380 0x0000 0x0 0x0 +#define
> > > > MX8MN_IOMUXC_NAND_DATA03_QSPI_A_DATA3
> > > > 0x0118 0x0380 0x0000 0x1 0x0 +#define
> > > > MX8MN_IOMUXC_NAND_DATA03_USDHC3_WP
> > > > 0x0118 0x0380 0x05B8 0x2 0x0 +#define
> > > > MX8MN_IOMUXC_NAND_DATA03_GPIO3_IO9
> > > > 0x0118 0x0380 0x0000 0x5 0x0 +#define
> > > > MX8MN_IOMUXC_NAND_DATA03_CORESIGHT_TRACE7
> > > > 0x0118 0x0380 0x0000 0x6 0x0 +#define
> > > > MX8MN_IOMUXC_NAND_DATA04_RAWNAND_DATA04
> > > > 0x011C 0x0384 0x0000 0x0 0x0 +#define
> > > > MX8MN_IOMUXC_NAND_DATA04_QSPI_B_DATA0
> > > > 0x011C 0x0384 0x0000 0x1 0x0 +#define
> > > > MX8MN_IOMUXC_NAND_DATA04_USDHC3_DATA0
> > > > 0x011C 0x0384 0x05B4 0x2 0x0 +#define
> > > > MX8MN_IOMUXC_NAND_DATA04_GPIO3_IO10
> > > > 0x011C 0x0384 0x0000 0x5 0x0 +#define
> > > > MX8MN_IOMUXC_NAND_DATA04_CORESIGHT_TRACE8
> > > > 0x011C 0x0384 0x0000 0x6 0x0 +#define
> > > > MX8MN_IOMUXC_NAND_DATA05_RAWNAND_DATA05
> > > > 0x0120 0x0388 0x0000 0x0 0x0 +#define
> > > > MX8MN_IOMUXC_NAND_DATA05_QSPI_B_DATA1
> > > > 0x0120 0x0388 0x0000 0x1 0x0 +#define
> > > > MX8MN_IOMUXC_NAND_DATA05_USDHC3_DATA1
> > > > 0x0120 0x0388 0x05B0 0x2 0x0 +#define
> > > > MX8MN_IOMUXC_NAND_DATA05_GPIO3_IO11
> > > > 0x0120 0x0388 0x0000 0x5 0x0 +#define
> > > > MX8MN_IOMUXC_NAND_DATA05_CORESIGHT_TRACE9
> > > > 0x0120 0x0388 0x0000 0x6 0x0 +#define
> > > > MX8MN_IOMUXC_NAND_DATA06_RAWNAND_DATA06
> > > > 0x0124 0x038C 0x0000 0x0 0x0 +#define
> > > > MX8MN_IOMUXC_NAND_DATA06_QSPI_B_DATA2
> > > > 0x0124 0x038C 0x0000 0x1 0x0 +#define
> > > > MX8MN_IOMUXC_NAND_DATA06_USDHC3_DATA2
> > > > 0x0124 0x038C 0x05E4 0x2 0x0 +#define
> > > > MX8MN_IOMUXC_NAND_DATA06_GPIO3_IO12
> > > > 0x0124 0x038C 0x0000 0x5 0x0 +#define
> > > > MX8MN_IOMUXC_NAND_DATA06_CORESIGHT_TRACE10
> > > > 0x0124 0x038C 0x0000 0x6 0x0 +#define
> > > > MX8MN_IOMUXC_NAND_DATA07_RAWNAND_DATA07
> > > > 0x0128 0x0390 0x0000 0x0 0x0 +#define
> > > > MX8MN_IOMUXC_NAND_DATA07_QSPI_B_DATA3
> > > > 0x0128 0x0390 0x0000 0x1 0x0 +#define
> > > > MX8MN_IOMUXC_NAND_DATA07_USDHC3_DATA3
> > > > 0x0128 0x0390 0x05E0 0x2 0x0 +#define
> > > > MX8MN_IOMUXC_NAND_DATA07_GPIO3_IO13
> > > > 0x0128 0x0390 0x0000 0x5 0x0 +#define
> > > > MX8MN_IOMUXC_NAND_DATA07_CORESIGHT_TRACE11
> > > > 0x0128 0x0390 0x0000 0x6 0x0 +#define
> > > > MX8MN_IOMUXC_NAND_DQS_RAWNAND_DQS
> > > > 0x012C 0x0394 0x0000 0x0 0x0 +#define
> > > > MX8MN_IOMUXC_NAND_DQS_QSPI_A_DQS
> > > > 0x012C 0x0394 0x0000 0x1 0x0 +#define
> > > > MX8MN_IOMUXC_NAND_DQS_PDM_CLK
> > > > 0x012C 0x0394 0x0000 0x3 0x0 +#define
> > > > MX8MN_IOMUXC_NAND_DQS_I2C3_SCL
> > > > 0x012C 0x0394 0x0588 0x4 0x2 +#define
> > > > MX8MN_IOMUXC_NAND_DQS_GPIO3_IO14
> > > > 0x012C 0x0394 0x0000 0x5 0x0 +#define
> > > > MX8MN_IOMUXC_NAND_DQS_CORESIGHT_TRACE12
> > > > 0x012C 0x0394 0x0000 0x6 0x0 +#define
> > > > MX8MN_IOMUXC_NAND_RE_B_RAWNAND_RE_B
> > > > 0x0130 0x0398 0x0000 0x0 0x0 +#define
> > > > MX8MN_IOMUXC_NAND_RE_B_QSPI_B_DQS
> > > > 0x0130 0x0398 0x0000 0x1 0x0 +#define
> > > > MX8MN_IOMUXC_NAND_RE_B_USDHC3_DATA4
> > > > 0x0130 0x0398 0x0558 0x2 0x0 +#define
> > > > MX8MN_IOMUXC_NAND_RE_B_PDM_BIT_STREAM1
> > > > 0x0130 0x0398 0x0538 0x3 0x7 +#define
> > > > MX8MN_IOMUXC_NAND_RE_B_GPIO3_IO15
> > > > 0x0130 0x0398 0x0000 0x5 0x0 +#define
> > > > MX8MN_IOMUXC_NAND_RE_B_CORESIGHT_TRACE13
> > > > 0x0130 0x0398 0x0000 0x6 0x0 +#define
> > > > MX8MN_IOMUXC_NAND_READY_B_RAWNAND_READY_B
> > > > 0x0134 0x039C 0x0000 0x0 0x0 +#define
> > > > MX8MN_IOMUXC_NAND_READY_B_USDHC3_RESET_B
> > > > 0x0134 0x039C 0x0000 0x2 0x0 +#define
> > > > MX8MN_IOMUXC_NAND_READY_B_PDM_BIT_STREAM3
> > > > 0x0134 0x039C 0x0540 0x3 0x6 +#define
> > > > MX8MN_IOMUXC_NAND_READY_B_I2C3_SCL
> > > > 0x0134 0x039C 0x0588 0x4 0x3 +#define
> > > > MX8MN_IOMUXC_NAND_READY_B_GPIO3_IO16
> > > > 0x0134 0x039C 0x0000 0x5 0x0 +#define
> > > > MX8MN_IOMUXC_NAND_READY_B_CORESIGHT_TRACE14
> > > > 0x0134 0x039C 0x0000 0x6 0x0 +#define
> > > > MX8MN_IOMUXC_NAND_WE_B_RAWNAND_WE_B
> > > > 0x0138 0x03A0 0x0000 0x0 0x0 +#define
> > > > MX8MN_IOMUXC_NAND_WE_B_USDHC3_CLK
> > > > 0x0138 0x03A0 0x05A0 0x2 0x0 +#define
> > > > MX8MN_IOMUXC_NAND_WE_B_I2C3_SDA
> > > > 0x0138 0x03A0 0x05BC 0x4 0x3 +#define
> > > > MX8MN_IOMUXC_NAND_WE_B_GPIO3_IO17
> > > > 0x0138 0x03A0 0x0000 0x5 0x0 +#define
> > > > MX8MN_IOMUXC_NAND_WE_B_CORESIGHT_TRACE15
> > > > 0x0138 0x03A0 0x0000 0x6 0x0 +#define
> > > > MX8MN_IOMUXC_NAND_WP_B_RAWNAND_WP_B
> > > > 0x013C 0x03A4 0x0000 0x0 0x0 +#define
> > > > MX8MN_IOMUXC_NAND_WP_B_USDHC3_CMD
> > > > 0x013C 0x03A4 0x05DC 0x2 0x0 +#define
> > > > MX8MN_IOMUXC_NAND_WP_B_I2C4_SDA
> > > > 0x013C 0x03A4 0x058C 0x4 0x4 +#define
> > > > MX8MN_IOMUXC_NAND_WP_B_GPIO3_IO18
> > > > 0x013C 0x03A4 0x0000 0x5 0x0 +#define
> > > > MX8MN_IOMUXC_NAND_WP_B_CORESIGHT_EVENTO
> > > > 0x013C 0x03A4 0x0000 0x6 0x0 +#define
> > > > MX8MN_IOMUXC_SAI5_RXFS_SAI5_RX_SYNC
> > > > 0x0140 0x03A8 0x04E4 0x0 0x0 +#define
> > > > MX8MN_IOMUXC_SAI5_RXFS_GPIO3_IO19
> > > > 0x0140 0x03A8 0x0000 0x5 0x0 +#define
> > > > MX8MN_IOMUXC_SAI5_RXC_SAI5_RX_BCLK
> > > > 0x0144 0x03AC 0x04D0 0x0 0x0 +#define
> > > > MX8MN_IOMUXC_SAI5_RXC_PDM_CLK
> > > > 0x0144 0x03AC 0x0000 0x4 0x0 +#define
> > > > MX8MN_IOMUXC_SAI5_RXC_GPIO3_IO20
> > > > 0x0144 0x03AC 0x0000 0x5 0x0 +#define
> > > > MX8MN_IOMUXC_SAI5_RXD0_SAI5_RX_DATA0
> > > > 0x0148 0x03B0 0x04D4 0x0 0x0 +#define
> > > > MX8MN_IOMUXC_SAI5_RXD0_PDM_BIT_STREAM0
> > > > 0x0148 0x03B0 0x0534 0x4 0x0 +#define
> > > > MX8MN_IOMUXC_SAI5_RXD0_GPIO3_IO21
> > > > 0x0148 0x03B0 0x0000 0x5 0x0 +#define
> > > > MX8MN_IOMUXC_SAI5_RXD1_SAI5_RX_DATA1
> > > > 0x014C 0x03B4 0x04D8 0x0 0x0 +#define
> > > > MX8MN_IOMUXC_SAI5_RXD1_SAI5_TX_SYNC
> > > > 0x014C 0x03B4 0x04EC 0x3 0x0 +#define
> > > > MX8MN_IOMUXC_SAI5_RXD1_PDM_BIT_STREAM1
> > > > 0x014C 0x03B4 0x0538 0x4 0x0 +#define
> > > > MX8MN_IOMUXC_SAI5_RXD1_GPIO3_IO22
> > > > 0x014C 0x03B4 0x0000 0x5 0x0 +#define
> > > > MX8MN_IOMUXC_SAI5_RXD2_SAI5_RX_DATA2
> > > > 0x0150 0x03B8 0x04DC 0x0 0x0 +#define
> > > > MX8MN_IOMUXC_SAI5_RXD2_SAI5_TX_BCLK
> > > > 0x0150 0x03B8 0x04E8 0x3 0x0 +#define
> > > > MX8MN_IOMUXC_SAI5_RXD2_PDM_BIT_STREAM2
> > > > 0x0150 0x03B8 0x053C 0x4 0x0 +#define
> > > > MX8MN_IOMUXC_SAI5_RXD2_GPIO3_IO23
> > > > 0x0150 0x03B8 0x0000 0x5 0x0 +#define
> > > > MX8MN_IOMUXC_SAI5_RXD3_SAI5_RX_DATA3
> > > > 0x0154 0x03BC 0x04E0 0x0 0x0 +#define
> > > > MX8MN_IOMUXC_SAI5_RXD3_SAI5_TX_DATA0
> > > > 0x0154 0x03BC 0x0000 0x3 0x0 +#define
> > > > MX8MN_IOMUXC_SAI5_RXD3_PDM_BIT_STREAM3
> > > > 0x0154 0x03BC 0x0540 0x4 0x0 +#define
> > > > MX8MN_IOMUXC_SAI5_RXD3_GPIO3_IO24
> > > > 0x0154 0x03BC 0x0000 0x5 0x0 +#define
> > > > MX8MN_IOMUXC_SAI5_MCLK_SAI5_MCLK
> > > > 0x0158 0x03C0 0x0594 0x0 0x0 +#define
> > > > MX8MN_IOMUXC_SAI5_MCLK_GPIO3_IO25
> > > > 0x0158 0x03C0 0x0000 0x5 0x0 +#define
> > > > MX8MN_IOMUXC_SAI2_RXFS_SAI2_RX_SYNC
> > > > 0x01B0 0x0418 0x0000 0x0 0x0 +#define
> > > > MX8MN_IOMUXC_SAI2_RXFS_SAI5_TX_SYNC
> > > > 0x01B0 0x0418 0x04EC 0x1 0x2 +#define
> > > > MX8MN_IOMUXC_SAI2_RXFS_SAI5_TX_DATA1
> > > > 0x01B0 0x0418 0x0000 0x2 0x0 +#define
> > > > MX8MN_IOMUXC_SAI2_RXFS_SAI2_RX_DATA1
> > > > 0x01B0 0x0418 0x05AC 0x3 0x0 +#define
> > > > MX8MN_IOMUXC_SAI2_RXFS_UART1_DCE_TX
> > > > 0x01B0 0x0418 0x0000 0x4 0x0 +#define
> > > > MX8MN_IOMUXC_SAI2_RXFS_UART1_DTE_RX
> > > > 0x01B0 0x0418 0x04F4 0x4 0x2 +#define
> > > > MX8MN_IOMUXC_SAI2_RXFS_GPIO4_IO21
> > > > 0x01B0 0x0418 0x0000 0x5 0x0 +#define
> > > > MX8MN_IOMUXC_SAI2_RXFS_PDM_BIT_STREAM2
> > > > 0x01B0 0x0418 0x053C 0x6 0x7 +#define
> > > > MX8MN_IOMUXC_SAI2_RXC_SAI2_RX_BCLK
> > > > 0x01B4 0x041C 0x0000 0x0 0x0 +#define
> > > > MX8MN_IOMUXC_SAI2_RXC_SAI5_TX_BCLK
> > > > 0x01B4 0x041C 0x04E8 0x1 0x2 +#define
> > > > MX8MN_IOMUXC_SAI2_RXC_UART1_DCE_RX
> > > > 0x01B4 0x041C 0x04F4 0x4 0x3 +#define
> > > > MX8MN_IOMUXC_SAI2_RXC_UART1_DTE_TX
> > > > 0x01B4 0x041C 0x0000 0x4 0x0 +#define
> > > > MX8MN_IOMUXC_SAI2_RXC_GPIO4_IO22
> > > > 0x01B4 0x041C 0x0000 0x5 0x0 +#define
> > > > MX8MN_IOMUXC_SAI2_RXC_PDM_BIT_STREAM1
> > > > 0x01B4 0x041C 0x0538 0x6 0x8 +#define
> > > > MX8MN_IOMUXC_SAI2_RXD0_SAI2_RX_DATA0
> > > > 0x01B8 0x0420 0x0000 0x0 0x0 +#define
> > > > MX8MN_IOMUXC_SAI2_RXD0_SAI5_TX_DATA0
> > > > 0x01B8 0x0420 0x0000 0x1 0x0 +#define
> > > > MX8MN_IOMUXC_SAI2_RXD0_SAI2_TX_DATA1
> > > > 0x01B8 0x0420 0x0000 0x3 0x0 +#define
> > > > MX8MN_IOMUXC_SAI2_RXD0_UART1_DCE_RTS_B
> > > > 0x01B8 0x0420 0x04F0 0x4 0x2 +#define
> > > > MX8MN_IOMUXC_SAI2_RXD0_UART1_DTE_CTS_B
> > > > 0x01B8 0x0420 0x0000 0x4 0x0 +#define
> > > > MX8MN_IOMUXC_SAI2_RXD0_GPIO4_IO23
> > > > 0x01B8 0x0420 0x0000 0x5 0x0 +#define
> > > > MX8MN_IOMUXC_SAI2_RXD0_PDM_BIT_STREAM3
> > > > 0x01B8 0x0420 0x0540 0x6 0x7 +#define
> > > > MX8MN_IOMUXC_SAI2_TXFS_SAI2_TX_SYNC
> > > > 0x01BC 0x0424 0x0000 0x0 0x0 +#define
> > > > MX8MN_IOMUXC_SAI2_TXFS_SAI5_TX_DATA1
> > > > 0x01BC 0x0424 0x0000 0x1 0x0 +#define
> > > > MX8MN_IOMUXC_SAI2_TXFS_SAI2_TX_DATA1
> > > > 0x01BC 0x0424 0x0000 0x3 0x0 +#define
> > > > MX8MN_IOMUXC_SAI2_TXFS_UART1_DCE_CTS_B
> > > > 0x01BC 0x0424 0x0000 0x4 0x0 +#define
> > > > MX8MN_IOMUXC_SAI2_TXFS_UART1_DTE_RTS_B
> > > > 0x01BC 0x0424 0x04F0 0x4 0x3 +#define
> > > > MX8MN_IOMUXC_SAI2_TXFS_GPIO4_IO24
> > > > 0x01BC 0x0424 0x0000 0x5 0x0 +#define
> > > > MX8MN_IOMUXC_SAI2_TXFS_PDM_BIT_STREAM2
> > > > 0x01BC 0x0424 0x053C 0x6 0x8 +#define
> > > > MX8MN_IOMUXC_SAI2_TXC_SAI2_TX_BCLK
> > > > 0x01C0 0x0428 0x0000 0x0 0x0 +#define
> > > > MX8MN_IOMUXC_SAI2_TXC_SAI5_TX_DATA2
> > > > 0x01C0 0x0428 0x0000 0x1 0x0 +#define
> > > > MX8MN_IOMUXC_SAI2_TXC_GPIO4_IO25
> > > > 0x01C0 0x0428 0x0000 0x5 0x0 +#define
> > > > MX8MN_IOMUXC_SAI2_TXC_PDM_BIT_STREAM1
> > > > 0x01C0 0x0428 0x0538 0x6 0x9 +#define
> > > > MX8MN_IOMUXC_SAI2_TXD0_SAI2_TX_DATA0
> > > > 0x01C4 0x042C 0x0000 0x0 0x0 +#define
> > > > MX8MN_IOMUXC_SAI2_TXD0_SAI5_TX_DATA3
> > > > 0x01C4 0x042C 0x0000 0x1 0x0 +#define
> > > > MX8MN_IOMUXC_SAI2_TXD0_GPIO4_IO26
> > > > 0x01C4 0x042C 0x0000 0x5 0x0 +#define
> > > > MX8MN_IOMUXC_SAI2_TXD0_CCMSRCGPCMIX_BOOT_MODE4
> > > > 0x01C4 0x042C 0x0540 0x6 0x8 +#define
> > > > MX8MN_IOMUXC_SAI2_MCLK_SAI2_MCLK
> > > > 0x01C8 0x0430 0x0000 0x0 0x0 +#define
> > > > MX8MN_IOMUXC_SAI2_MCLK_SAI5_MCLK
> > > > 0x01C8 0x0430 0x0594 0x1 0x2 +#define
> > > > MX8MN_IOMUXC_SAI2_MCLK_GPIO4_IO27
> > > > 0x01C8 0x0430 0x0000 0x5 0x0 +#define
> > > > MX8MN_IOMUXC_SAI2_MCLK_SAI3_MCLK
> > > > 0x01C8 0x0430 0x05C0 0x6 0x1 +#define
> > > > MX8MN_IOMUXC_SAI3_RXFS_SAI3_RX_SYNC
> > > > 0x01CC 0x0434 0x0000 0x0 0x0 +#define
> > > > MX8MN_IOMUXC_SAI3_RXFS_GPT1_CAPTURE1
> > > > 0x01CC 0x0434 0x05F0 0x1 0x0 +#define
> > > > MX8MN_IOMUXC_SAI3_RXFS_SAI5_RX_SYNC
> > > > 0x01CC 0x0434 0x04E4 0x2 0x2 +#define
> > > > MX8MN_IOMUXC_SAI3_RXFS_SAI3_RX_DATA1
> > > > 0x01CC 0x0434 0x0000 0x3 0x0 +#define
> > > > MX8MN_IOMUXC_SAI3_RXFS_SPDIF1_IN
> > > > 0x01CC 0x0434 0x05CC 0x4 0x3 +#define
> > > > MX8MN_IOMUXC_SAI3_RXFS_GPIO4_IO28
> > > > 0x01CC 0x0434 0x0000 0x5 0x0 +#define
> > > > MX8MN_IOMUXC_SAI3_RXFS_PDM_BIT_STREAM0
> > > > 0x01CC 0x0434 0x0534 0x6 0x5 +#define
> > > > MX8MN_IOMUXC_SAI3_RXC_SAI3_RX_BCLK
> > > > 0x01D0 0x0438 0x0000 0x0 0x0 +#define
> > > > MX8MN_IOMUXC_SAI3_RXC_GPT1_CLK
> > > > 0x01D0 0x0438 0x05E8 0x1 0x0 +#define
> > > > MX8MN_IOMUXC_SAI3_RXC_SAI5_RX_BCLK
> > > > 0x01D0 0x0438 0x04D0 0x2 0x2 +#define
> > > > MX8MN_IOMUXC_SAI3_RXC_SAI2_RX_DATA1
> > > > 0x01D0 0x0438 0x05AC 0x3 0x2 +#define
> > > > MX8MN_IOMUXC_SAI3_RXC_UART2_DCE_CTS_B
> > > > 0x01D0 0x0438 0x0000 0x4 0x0 +#define
> > > > MX8MN_IOMUXC_SAI3_RXC_UART2_DTE_RTS_B
> > > > 0x01D0 0x0438 0x04F8 0x4 0x2 +#define
> > > > MX8MN_IOMUXC_SAI3_RXC_GPIO4_IO29
> > > > 0x01D0 0x0438 0x0000 0x5 0x0 +#define
> > > > MX8MN_IOMUXC_SAI3_RXC_PDM_CLK
> > > > 0x01D0 0x0438 0x0000 0x6 0x0 +#define
> > > > MX8MN_IOMUXC_SAI3_RXD_SAI3_RX_DATA0
> > > > 0x01D4 0x043C 0x0000 0x0 0x0 +#define
> > > > MX8MN_IOMUXC_SAI3_RXD_GPT1_COMPARE1
> > > > 0x01D4 0x043C 0x0000 0x1 0x0 +#define
> > > > MX8MN_IOMUXC_SAI3_RXD_SAI5_RX_DATA0
> > > > 0x01D4 0x043C 0x04D4 0x2 0x2 +#define
> > > > MX8MN_IOMUXC_SAI3_RXD_SAI3_TX_DATA1
> > > > 0x01D4 0x043C 0x0000 0x3 0x0 +#define
> > > > MX8MN_IOMUXC_SAI3_RXD_UART2_DCE_RTS_B
> > > > 0x01D4 0x043C 0x04F8 0x4 0x3 +#define
> > > > MX8MN_IOMUXC_SAI3_RXD_UART2_DTE_CTS_B
> > > > 0x01D4 0x043C 0x0000 0x4 0x0 +#define
> > > > MX8MN_IOMUXC_SAI3_RXD_GPIO4_IO30
> > > > 0x01D4 0x043C 0x0000 0x5 0x0 +#define
> > > > MX8MN_IOMUXC_SAI3_RXD_PDM_BIT_STREAM1
> > > > 0x01D4 0x043C 0x0538 0x6 0x10 +#define
> > > > MX8MN_IOMUXC_SAI3_TXFS_SAI3_TX_SYNC
> > > > 0x01D8 0x0440 0x0000 0x0 0x0 +#define
> > > > MX8MN_IOMUXC_SAI3_TXFS_GPT1_CAPTURE2
> > > > 0x01D8 0x0440 0x05EC 0x1 0x0 +#define
> > > > MX8MN_IOMUXC_SAI3_TXFS_SAI5_RX_DATA1
> > > > 0x01D8 0x0440 0x04D8 0x2 0x1 +#define
> > > > MX8MN_IOMUXC_SAI3_TXFS_SAI3_TX_DATA1
> > > > 0x01D8 0x0440 0x0000 0x3 0x0 +#define
> > > > MX8MN_IOMUXC_SAI3_TXFS_UART2_DCE_RX
> > > > 0x01D8 0x0440 0x04FC 0x4 0x2 +#define
> > > > MX8MN_IOMUXC_SAI3_TXFS_UART2_DTE_TX
> > > > 0x01D8 0x0440 0x0000 0x4 0x0 +#define
> > > > MX8MN_IOMUXC_SAI3_TXFS_GPIO4_IO31
> > > > 0x01D8 0x0440 0x0000 0x5 0x0 +#define
> > > > MX8MN_IOMUXC_SAI3_TXFS_PDM_BIT_STREAM3
> > > > 0x01D8 0x0440 0x0540 0x6 0x9 +#define
> > > > MX8MN_IOMUXC_SAI3_TXC_SAI3_TX_BCLK
> > > > 0x01DC 0x0444 0x0000 0x0 0x0 +#define
> > > > MX8MN_IOMUXC_SAI3_TXC_GPT1_COMPARE2
> > > > 0x01DC 0x0444 0x0000 0x1 0x0 +#define
> > > > MX8MN_IOMUXC_SAI3_TXC_SAI5_RX_DATA2
> > > > 0x01DC 0x0444 0x04DC 0x2 0x1 +#define
> > > > MX8MN_IOMUXC_SAI3_TXC_SAI2_TX_DATA1
> > > > 0x01DC 0x0444 0x0000 0x3 0x0 +#define
> > > > MX8MN_IOMUXC_SAI3_TXC_UART2_DCE_TX
> > > > 0x01DC 0x0444 0x0000 0x4 0x0 +#define
> > > > MX8MN_IOMUXC_SAI3_TXC_UART2_DTE_RX
> > > > 0x01DC 0x0444 0x04FC 0x4 0x3 +#define
> > > > MX8MN_IOMUXC_SAI3_TXC_GPIO5_IO0
> > > > 0x01DC 0x0444 0x0000 0x5 0x0 +#define
> > > > MX8MN_IOMUXC_SAI3_TXC_PDM_BIT_STREAM2
> > > > 0x01DC 0x0444 0x053C 0x6 0x9 +#define
> > > > MX8MN_IOMUXC_SAI3_TXD_SAI3_TX_DATA0
> > > > 0x01E0 0x0448 0x0000 0x0 0x0 +#define
> > > > MX8MN_IOMUXC_SAI3_TXD_GPT1_COMPARE3
> > > > 0x01E0 0x0448 0x0000 0x1 0x0 +#define
> > > > MX8MN_IOMUXC_SAI3_TXD_SAI5_RX_DATA3
> > > > 0x01E0 0x0448 0x04E0 0x2 0x1 +#define
> > > > MX8MN_IOMUXC_SAI3_TXD_SPDIF1_EXT_CLK
> > > > 0x01E0 0x0448 0x0568 0x4 0x2 +#define
> > > > MX8MN_IOMUXC_SAI3_TXD_GPIO5_IO1
> > > > 0x01E0 0x0448 0x0000 0x5 0x0 +#define
> > > > MX8MN_IOMUXC_SAI3_TXD_CCMSRCGPCMIX_BOOT_MODE5
> > > > 0x01E0 0x0448 0x0000 0x6 0x0 +#define
> > > > MX8MN_IOMUXC_SAI3_MCLK_SAI3_MCLK
> > > > 0x01E4 0x044C 0x05C0 0x0 0x0 +#define
> > > > MX8MN_IOMUXC_SAI3_MCLK_PWM4_OUT
> > > > 0x01E4 0x044C 0x0000 0x1 0x0 +#define
> > > > MX8MN_IOMUXC_SAI3_MCLK_SAI5_MCLK
> > > > 0x01E4 0x044C 0x0594 0x2 0x3 +#define
> > > > MX8MN_IOMUXC_SAI3_MCLK_SPDIF1_OUT
> > > > 0x01E4 0x044C 0x0000 0x4 0x0 +#define
> > > > MX8MN_IOMUXC_SAI3_MCLK_GPIO5_IO2
> > > > 0x01E4 0x044C 0x0000 0x5 0x0 +#define
> > > > MX8MN_IOMUXC_SAI3_MCLK_SPDIF1_IN
> > > > 0x01E4 0x044C 0x05CC 0x6 0x4 +#define
> > > > MX8MN_IOMUXC_SPDIF_TX_SPDIF1_OUT
> > > > 0x01E8 0x0450 0x0000 0x0 0x0 +#define
> > > > MX8MN_IOMUXC_SPDIF_TX_PWM3_OUT
> > > > 0x01E8 0x0450 0x0000 0x1 0x0 +#define
> > > > MX8MN_IOMUXC_SPDIF_TX_GPIO5_IO3
> > > > 0x01E8 0x0450 0x0000 0x5 0x0 +#define
> > > > MX8MN_IOMUXC_SPDIF_RX_SPDIF1_IN
> > > > 0x01EC 0x0454 0x05CC 0x0 0x0 +#define
> > > > MX8MN_IOMUXC_SPDIF_RX_PWM2_OUT
> > > > 0x01EC 0x0454 0x0000 0x1 0x0 +#define
> > > > MX8MN_IOMUXC_SPDIF_RX_GPIO5_IO4
> > > > 0x01EC 0x0454 0x0000 0x5 0x0 +#define
> > > > MX8MN_IOMUXC_SPDIF_EXT_CLK_SPDIF1_EXT_CLK
> > > > 0x01F0 0x0458 0x0568 0x0 0x0 +#define
> > > > MX8MN_IOMUXC_SPDIF_EXT_CLK_PWM1_OUT
> > > > 0x01F0 0x0458 0x0000 0x1 0x0 +#define
> > > > MX8MN_IOMUXC_SPDIF_EXT_CLK_GPIO5_IO5
> > > > 0x01F0 0x0458 0x0000 0x5 0x0 +#define
> > > > MX8MN_IOMUXC_ECSPI1_SCLK_ECSPI1_SCLK
> > > > 0x01F4 0x045C 0x05D8 0x0 0x0 +#define
> > > > MX8MN_IOMUXC_ECSPI1_SCLK_UART3_DCE_RX
> > > > 0x01F4 0x045C 0x0504 0x1 0x0 +#define
> > > > MX8MN_IOMUXC_ECSPI1_SCLK_UART3_DTE_TX
> > > > 0x01F4 0x045C 0x0000 0x1 0x0 +#define
> > > > MX8MN_IOMUXC_ECSPI1_SCLK_I2C1_SCL
> > > > 0x01F4 0x045C 0x055C 0x2 0x2 +#define
> > > > MX8MN_IOMUXC_ECSPI1_SCLK_SAI5_RX_SYNC
> > > > 0x01F4 0x045C 0x04DC 0x3 0x2 +#define
> > > > MX8MN_IOMUXC_ECSPI1_SCLK_GPIO5_IO6
> > > > 0x01F4 0x045C 0x0000 0x5 0x0 +#define
> > > > MX8MN_IOMUXC_ECSPI1_MOSI_ECSPI1_MOSI
> > > > 0x01F8 0x0460 0x05A8 0x0 0x0 +#define
> > > > MX8MN_IOMUXC_ECSPI1_MOSI_UART3_DCE_TX
> > > > 0x01F8 0x0460 0x0000 0x1 0x0 +#define
> > > > MX8MN_IOMUXC_ECSPI1_MOSI_UART3_DTE_RX
> > > > 0x01F8 0x0460 0x0504 0x1 0x1 +#define
> > > > MX8MN_IOMUXC_ECSPI1_MOSI_I2C1_SDA
> > > > 0x01F8 0x0460 0x056C 0x2 0x2 +#define
> > > > MX8MN_IOMUXC_ECSPI1_MOSI_SAI5_RX_BCLK
> > > > 0x01F8 0x0460 0x04D0 0x3 0x3 +#define
> > > > MX8MN_IOMUXC_ECSPI1_MOSI_GPIO5_IO7
> > > > 0x01F8 0x0460 0x0000 0x5 0x0 +#define
> > > > MX8MN_IOMUXC_ECSPI1_MISO_ECSPI1_MISO
> > > > 0x01FC 0x0464 0x05C4 0x0 0x0 +#define
> > > > MX8MN_IOMUXC_ECSPI1_MISO_UART3_DCE_CTS_B
> > > > 0x01FC 0x0464 0x0000 0x1 0x0 +#define
> > > > MX8MN_IOMUXC_ECSPI1_MISO_UART3_DTE_RTS_B
> > > > 0x01FC 0x0464 0x0500 0x1 0x0 +#define
> > > > MX8MN_IOMUXC_ECSPI1_MISO_I2C2_SCL
> > > > 0x01FC 0x0464 0x05D0 0x2 0x2 +#define
> > > > MX8MN_IOMUXC_ECSPI1_MISO_SAI5_RX_DATA0
> > > > 0x01FC 0x0464 0x04D4 0x3 0x3 +#define
> > > > MX8MN_IOMUXC_ECSPI1_MISO_GPIO5_IO8
> > > > 0x01FC 0x0464 0x0000 0x5 0x0 +#define
> > > > MX8MN_IOMUXC_ECSPI1_SS0_ECSPI1_SS0
> > > > 0x0200 0x0468 0x0564 0x0 0x0 +#define
> > > > MX8MN_IOMUXC_ECSPI1_SS0_UART3_DCE_RTS_B
> > > > 0x0200 0x0468 0x0500 0x1 0x1 +#define
> > > > MX8MN_IOMUXC_ECSPI1_SS0_UART3_DTE_CTS_B
> > > > 0x0200 0x0468 0x0000 0x1 0x0 +#define
> > > > MX8MN_IOMUXC_ECSPI1_SS0_I2C2_SDA
> > > > 0x0200 0x0468 0x0560 0x2 0x2 +#define
> > > > MX8MN_IOMUXC_ECSPI1_SS0_SAI5_RX_DATA1
> > > > 0x0200 0x0468 0x04D8 0x3 0x2 +#define
> > > > MX8MN_IOMUXC_ECSPI1_SS0_SAI5_TX_SYNC
> > > > 0x0200 0x0468 0x04EC 0x4 0x3 +#define
> > > > MX8MN_IOMUXC_ECSPI1_SS0_GPIO5_IO9
> > > > 0x0200 0x0468 0x0000 0x5 0x0 +#define
> > > > MX8MN_IOMUXC_ECSPI2_SCLK_ECSPI2_SCLK
> > > > 0x0204 0x046C 0x0580 0x0 0x0 +#define
> > > > MX8MN_IOMUXC_ECSPI2_SCLK_UART4_DCE_RX
> > > > 0x0204 0x046C 0x050C 0x1 0x0 +#define
> > > > MX8MN_IOMUXC_ECSPI2_SCLK_UART4_DTE_TX
> > > > 0x0204 0x046C 0x0000 0x1 0x0 +#define
> > > > MX8MN_IOMUXC_ECSPI2_SCLK_I2C3_SCL
> > > > 0x0204 0x046C 0x0588 0x2 0x4 +#define
> > > > MX8MN_IOMUXC_ECSPI2_SCLK_SAI5_RX_DATA2
> > > > 0x0204 0x046C 0x0000 0x3 0x0 +#define
> > > > MX8MN_IOMUXC_ECSPI2_SCLK_SAI5_TX_BCLK
> > > > 0x0204 0x046C 0x04E8 0x4 0x3 +#define
> > > > MX8MN_IOMUXC_ECSPI2_SCLK_GPIO5_IO10
> > > > 0x0204 0x046C 0x0000 0x5 0x0 +#define
> > > > MX8MN_IOMUXC_ECSPI2_MOSI_ECSPI2_MOSI
> > > > 0x0208 0x0470 0x0590 0x0 0x0 +#define
> > > > MX8MN_IOMUXC_ECSPI2_MOSI_UART4_DCE_TX
> > > > 0x0208 0x0470 0x0000 0x1 0x0 +#define
> > > > MX8MN_IOMUXC_ECSPI2_MOSI_UART4_DTE_RX
> > > > 0x0208 0x0470 0x050C 0x1 0x1 +#define
> > > > MX8MN_IOMUXC_ECSPI2_MOSI_I2C3_SDA
> > > > 0x0208 0x0470 0x05BC 0x2 0x4 +#define
> > > > MX8MN_IOMUXC_ECSPI2_MOSI_SAI5_RX_DATA3
> > > > 0x0208 0x0470 0x04E0 0x3 0x2 +#define
> > > > MX8MN_IOMUXC_ECSPI2_MOSI_SAI5_TX_DATA0
> > > > 0x0208 0x0470 0x0000 0x4 0x0 +#define
> > > > MX8MN_IOMUXC_ECSPI2_MOSI_GPIO5_IO11
> > > > 0x0208 0x0470 0x0000 0x5 0x0 +#define
> > > > MX8MN_IOMUXC_ECSPI2_MISO_ECSPI2_MISO
> > > > 0x020C 0x0474 0x0578 0x0 0x0 +#define
> > > > MX8MN_IOMUXC_ECSPI2_MISO_UART4_DCE_CTS_B
> > > > 0x020C 0x0474 0x0000 0x1 0x0 +#define
> > > > MX8MN_IOMUXC_ECSPI2_MISO_UART4_DTE_RTS_B
> > > > 0x020C 0x0474 0x0508 0x1 0x0 +#define
> > > > MX8MN_IOMUXC_ECSPI2_MISO_I2C4_SCL
> > > > 0x020C 0x0474 0x05D4 0x2 0x3 +#define
> > > > MX8MN_IOMUXC_ECSPI2_MISO_SAI5_MCLK
> > > > 0x020C 0x0474 0x0594 0x3 0x4 +#define
> > > > MX8MN_IOMUXC_ECSPI2_MISO_GPIO5_IO12
> > > > 0x020C 0x0474 0x0000 0x5 0x0 +#define
> > > > MX8MN_IOMUXC_ECSPI2_SS0_ECSPI2_SS0
> > > > 0x0210 0x0478 0x0570 0x0 0x0 +#define
> > > > MX8MN_IOMUXC_ECSPI2_SS0_UART4_DCE_RTS_B
> > > > 0x0210 0x0478 0x0508 0x1 0x1 +#define
> > > > MX8MN_IOMUXC_ECSPI2_SS0_UART4_DTE_CTS_B
> > > > 0x0210 0x0478 0x0000 0x1 0x0 +#define
> > > > MX8MN_IOMUXC_ECSPI2_SS0_I2C4_SDA
> > > > 0x0210 0x0478 0x058C 0x2 0x5 +#define
> > > > MX8MN_IOMUXC_ECSPI2_SS0_GPIO5_IO13
> > > > 0x0210 0x0478 0x0000 0x5 0x0 +#define
> > > > MX8MN_IOMUXC_I2C1_SCL_I2C1_SCL
> > > > 0x0214 0x047C 0x055C 0x0 0x0 +#define
> > > > MX8MN_IOMUXC_I2C1_SCL_ENET1_MDC
> > > > 0x0214 0x047C 0x0000 0x1 0x0 +#define
> > > > MX8MN_IOMUXC_I2C1_SCL_ECSPI1_SCLK
> > > > 0x0214 0x047C 0x05D8 0x3 0x1 +#define
> > > > MX8MN_IOMUXC_I2C1_SCL_GPIO5_IO14
> > > > 0x0214 0x047C 0x0000 0x5 0x0 +#define
> > > > MX8MN_IOMUXC_I2C1_SDA_I2C1_SDA
> > > > 0x0218 0x0480 0x056C 0x0 0x0 +#define
> > > > MX8MN_IOMUXC_I2C1_SDA_ENET1_MDIO
> > > > 0x0218 0x0480 0x04C0 0x1 0x2 +#define
> > > > MX8MN_IOMUXC_I2C1_SDA_ECSPI1_MOSI
> > > > 0x0218 0x0480 0x05A8 0x3 0x1 +#define
> > > > MX8MN_IOMUXC_I2C1_SDA_GPIO5_IO15
> > > > 0x0218 0x0480 0x0000 0x5 0x0 +#define
> > > > MX8MN_IOMUXC_I2C2_SCL_I2C2_SCL
> > > > 0x021C 0x0484 0x05D0 0x0 0x0 +#define
> > > > MX8MN_IOMUXC_I2C2_SCL_ENET1_1588_EVENT1_IN
> > > > 0x021C 0x0484 0x0000 0x1 0x0 +#define
> > > > MX8MN_IOMUXC_I2C2_SCL_USDHC3_CD_B
> > > > 0x021C 0x0484 0x0598 0x2 0x1 +#define
> > > > MX8MN_IOMUXC_I2C2_SCL_ECSPI1_MISO
> > > > 0x021C 0x0484 0x05C4 0x3 0x1 +#define
> > > > MX8MN_IOMUXC_I2C2_SCL_GPIO5_IO16
> > > > 0x021C 0x0484 0x0000 0x5 0x0 +#define
> > > > MX8MN_IOMUXC_I2C2_SDA_I2C2_SDA
> > > > 0x0220 0x0488 0x0560 0x0 0x0 +#define
> > > > MX8MN_IOMUXC_I2C2_SDA_ENET1_1588_EVENT1_OUT
> > > > 0x0220 0x0488 0x0000 0x1 0x0 +#define
> > > > MX8MN_IOMUXC_I2C2_SDA_USDHC3_WP
> > > > 0x0220 0x0488 0x05B8 0x2 0x1 +#define
> > > > MX8MN_IOMUXC_I2C2_SDA_ECSPI1_SS0
> > > > 0x0220 0x0488 0x0564 0x3 0x1 +#define
> > > > MX8MN_IOMUXC_I2C2_SDA_GPIO5_IO17
> > > > 0x0220 0x0488 0x0000 0x5 0x0 +#define
> > > > MX8MN_IOMUXC_I2C3_SCL_I2C3_SCL
> > > > 0x0224 0x048C 0x0588 0x0 0x0 +#define
> > > > MX8MN_IOMUXC_I2C3_SCL_PWM4_OUT
> > > > 0x0224 0x048C 0x0000 0x1 0x0 +#define
> > > > MX8MN_IOMUXC_I2C3_SCL_GPT2_CLK
> > > > 0x0224 0x048C 0x0000 0x2 0x0 +#define
> > > > MX8MN_IOMUXC_I2C3_SCL_ECSPI2_SCLK
> > > > 0x0224 0x048C 0x0580 0x3 0x2 +#define
> > > > MX8MN_IOMUXC_I2C3_SCL_GPIO5_IO18
> > > > 0x0224 0x048C 0x0000 0x5 0x0 +#define
> > > > MX8MN_IOMUXC_I2C3_SDA_I2C3_SDA
> > > > 0x0228 0x0490 0x05BC 0x0 0x0 +#define
> > > > MX8MN_IOMUXC_I2C3_SDA_PWM3_OUT
> > > > 0x0228 0x0490 0x0000 0x1 0x0 +#define
> > > > MX8MN_IOMUXC_I2C3_SDA_GPT3_CLK
> > > > 0x0228 0x0490 0x0000 0x2 0x0 +#define
> > > > MX8MN_IOMUXC_I2C3_SDA_ECSPI2_MOSI
> > > > 0x0228 0x0490 0x0590 0x3 0x2 +#define
> > > > MX8MN_IOMUXC_I2C3_SDA_GPIO5_IO19
> > > > 0x0228 0x0490 0x0000 0x5 0x0 +#define
> > > > MX8MN_IOMUXC_I2C4_SCL_I2C4_SCL
> > > > 0x022C 0x0494 0x05D4 0x0 0x0 +#define
> > > > MX8MN_IOMUXC_I2C4_SCL_PWM2_OUT
> > > > 0x022C 0x0494 0x0000 0x1 0x0 +#define
> > > > MX8MN_IOMUXC_I2C4_SCL_ECSPI2_MISO
> > > > 0x022C 0x0494 0x0578 0x3 0x2 +#define
> > > > MX8MN_IOMUXC_I2C4_SCL_GPIO5_IO20
> > > > 0x022C 0x0494 0x0000 0x5 0x0 +#define
> > > > MX8MN_IOMUXC_I2C4_SDA_I2C4_SDA
> > > > 0x0230 0x0498 0x058C 0x0 0x0 +#define
> > > > MX8MN_IOMUXC_I2C4_SDA_PWM1_OUT
> > > > 0x0230 0x0498 0x0000 0x1 0x0 +#define
> > > > MX8MN_IOMUXC_I2C4_SDA_ECSPI2_SS0
> > > > 0x0230 0x0498 0x0570 0x3 0x1 +#define
> > > > MX8MN_IOMUXC_I2C4_SDA_GPIO5_IO21
> > > > 0x0230 0x0498 0x0000 0x5 0x0 +#define
> > > > MX8MN_IOMUXC_UART1_RXD_UART1_DCE_RX
> > > > 0x0234 0x049C 0x04F4 0x0 0x0 +#define
> > > > MX8MN_IOMUXC_UART1_RXD_UART1_DTE_TX
> > > > 0x0234 0x049C 0x0000 0x0 0x0 +#define
> > > > MX8MN_IOMUXC_UART1_RXD_ECSPI3_SCLK
> > > > 0x0234 0x049C 0x0000 0x1 0x0 +#define
> > > > MX8MN_IOMUXC_UART1_RXD_GPIO5_IO22
> > > > 0x0234 0x049C 0x0000 0x5 0x0 +#define
> > > > MX8MN_IOMUXC_UART1_TXD_UART1_DCE_TX
> > > > 0x0238 0x04A0 0x0000 0x0 0x0 +#define
> > > > MX8MN_IOMUXC_UART1_TXD_UART1_DTE_RX
> > > > 0x0238 0x04A0 0x04F4 0x0 0x1 +#define
> > > > MX8MN_IOMUXC_UART1_TXD_ECSPI3_MOSI
> > > > 0x0238 0x04A0 0x0000 0x1 0x0 +#define
> > > > MX8MN_IOMUXC_UART1_TXD_GPIO5_IO23
> > > > 0x0238 0x04A0 0x0000 0x5 0x0 +#define
> > > > MX8MN_IOMUXC_UART2_RXD_UART2_DCE_RX
> > > > 0x023C 0x04A4 0x04FC 0x0 0x0 +#define
> > > > MX8MN_IOMUXC_UART2_RXD_UART2_DTE_TX
> > > > 0x023C 0x04A4 0x0000 0x0 0x0 +#define
> > > > MX8MN_IOMUXC_UART2_RXD_ECSPI3_MISO
> > > > 0x023C 0x04A4 0x0000 0x1 0x0 +#define
> > > > MX8MN_IOMUXC_UART2_RXD_GPT1_COMPARE3
> > > > 0x023C 0x04A4 0x0000 0x3 0x0 +#define
> > > > MX8MN_IOMUXC_UART2_RXD_GPIO5_IO24
> > > > 0x023C 0x04A4 0x0000 0x5 0x0 +#define
> > > > MX8MN_IOMUXC_UART2_TXD_UART2_DCE_TX
> > > > 0x0240 0x04A8 0x0000 0x0 0x0 +#define
> > > > MX8MN_IOMUXC_UART2_TXD_UART2_DTE_RX
> > > > 0x0240 0x04A8 0x04FC 0x0 0x1 +#define
> > > > MX8MN_IOMUXC_UART2_TXD_ECSPI3_SS0
> > > > 0x0240 0x04A8 0x0000 0x1 0x0 +#define
> > > > MX8MN_IOMUXC_UART2_TXD_GPT1_COMPARE2
> > > > 0x0240 0x04A8 0x0000 0x3 0x0 +#define
> > > > MX8MN_IOMUXC_UART2_TXD_GPIO5_IO25
> > > > 0x0240 0x04A8 0x0000 0x5 0x0 +#define
> > > > MX8MN_IOMUXC_UART3_RXD_UART3_DCE_RX
> > > > 0x0244 0x04AC 0x0504 0x0 0x2 +#define
> > > > MX8MN_IOMUXC_UART3_RXD_UART3_DTE_TX
> > > > 0x0244 0x04AC 0x0000 0x0 0x0 +#define
> > > > MX8MN_IOMUXC_UART3_RXD_UART1_DCE_CTS_B
> > > > 0x0244 0x04AC 0x0000 0x1 0x0 +#define
> > > > MX8MN_IOMUXC_UART3_RXD_UART1_DTE_RTS_B
> > > > 0x0244 0x04AC 0x04F0 0x1 0x0 +#define
> > > > MX8MN_IOMUXC_UART3_RXD_USDHC3_RESET_B
> > > > 0x0244 0x04AC 0x0000 0x2 0x0 +#define
> > > > MX8MN_IOMUXC_UART3_RXD_GPT1_CAPTURE2
> > > > 0x0244 0x04AC 0x05EC 0x3 0x1 +#define
> > > > MX8MN_IOMUXC_UART3_RXD_GPIO5_IO26
> > > > 0x0244 0x04AC 0x0000 0x5 0x0 +#define
> > > > MX8MN_IOMUXC_UART3_TXD_UART3_DCE_TX
> > > > 0x0248 0x04B0 0x0000 0x0 0x0 +#define
> > > > MX8MN_IOMUXC_UART3_TXD_UART3_DTE_RX
> > > > 0x0248 0x04B0 0x0504 0x0 0x3 +#define
> > > > MX8MN_IOMUXC_UART3_TXD_UART1_DCE_RTS_B
> > > > 0x0248 0x04B0 0x04F0 0x1 0x1 +#define
> > > > MX8MN_IOMUXC_UART3_TXD_UART1_DTE_CTS_B
> > > > 0x0248 0x04B0 0x0000 0x1 0x0 +#define
> > > > MX8MN_IOMUXC_UART3_TXD_USDHC3_VSELECT
> > > > 0x0248 0x04B0 0x0000 0x2 0x0 +#define
> > > > MX8MN_IOMUXC_UART3_TXD_GPT1_CLK
> > > > 0x0248 0x04B0 0x05E8 0x3 0x1 +#define
> > > > MX8MN_IOMUXC_UART3_TXD_GPIO5_IO27
> > > > 0x0248 0x04B0 0x0000 0x5 0x0 +#define
> > > > MX8MN_IOMUXC_UART4_RXD_UART4_DCE_RX
> > > > 0x024C 0x04B4 0x050C 0x0 0x2 +#define
> > > > MX8MN_IOMUXC_UART4_RXD_UART4_DTE_TX
> > > > 0x024C 0x04B4 0x0000 0x0 0x0 +#define
> > > > MX8MN_IOMUXC_UART4_RXD_UART2_DCE_CTS_B
> > > > 0x024C 0x04B4 0x0000 0x1 0x0 +#define
> > > > MX8MN_IOMUXC_UART4_RXD_UART2_DTE_RTS_B
> > > > 0x024C 0x04B4 0x04F8 0x1 0x0 +#define
> > > > MX8MN_IOMUXC_UART4_RXD_GPT1_COMPARE1
> > > > 0x024C 0x04B4 0x0000 0x3 0x0 +#define
> > > > MX8MN_IOMUXC_UART4_RXD_GPIO5_IO28
> > > > 0x024C 0x04B4 0x0000 0x5 0x0 +#define
> > > > MX8MN_IOMUXC_UART4_TXD_UART4_DCE_TX
> > > > 0x0250 0x04B8 0x0000 0x0 0x0 +#define
> > > > MX8MN_IOMUXC_UART4_TXD_UART4_DTE_RX
> > > > 0x0250 0x04B8 0x050C 0x0 0x3 +#define
> > > > MX8MN_IOMUXC_UART4_TXD_UART2_DCE_RTS_B
> > > > 0x0250 0x04B8 0x04F8 0x1 0x1 +#define
> > > > MX8MN_IOMUXC_UART4_TXD_UART2_DTE_CTS_B
> > > > 0x0250 0x04B8 0x0000 0x1 0x0 +#define
> > > > MX8MN_IOMUXC_UART4_TXD_GPT1_CAPTURE1
> > > > 0x0250 0x04B8 0x05F0 0x3 0x1 +#define
> > > > MX8MN_IOMUXC_UART4_TXD_GPIO5_IO29
> > > > 0x0250 0x04B8 0x0000 0x5 0x0 + +#endif /*
> __DTS_IMX8MN_PINFUNC_H
> > > */
> > > > diff --git a/arch/arm/dts/imx8mn.dtsi b/arch/arm/dts/imx8mn.dtsi
> > > > new file mode 100644 index 0000000000..f5eff35986 --- /dev/null
> > > > +++ b/arch/arm/dts/imx8mn.dtsi @@ -0,0 +1,712 @@ +//
> > > > SPDX-License-Identifier: (GPL-2.0+ OR MIT) +/*
> > > > + * Copyright 2019 NXP
> > > > + */
> > > > +
> > > > +#include <dt-bindings/clock/imx8mn-clock.h>
> > > > +#include <dt-bindings/gpio/gpio.h>
> > > > +#include <dt-bindings/input/input.h>
> > > > +#include <dt-bindings/interrupt-controller/arm-gic.h>
> > > > +
> > > > +#include "imx8mn-pinfunc.h"
> > > > +
> > > > +/ {
> > > > +	compatible = "fsl,imx8mn";
> > > > +	interrupt-parent = <&gic>;
> > > > +	#address-cells = <2>;
> > > > +	#size-cells = <2>;
> > > > +
> > > > +	aliases {
> > > > +		ethernet0 = &fec1;
> > > > +		gpio0 = &gpio1;
> > > > +		gpio1 = &gpio2;
> > > > +		gpio2 = &gpio3;
> > > > +		gpio3 = &gpio4;
> > > > +		gpio4 = &gpio5;
> > > > +		i2c0 = &i2c1;
> > > > +		i2c1 = &i2c2;
> > > > +		i2c2 = &i2c3;
> > > > +		i2c3 = &i2c4;
> > > > +		mmc0 = &usdhc1;
> > > > +		mmc1 = &usdhc2;
> > > > +		mmc2 = &usdhc3;
> > > > +		serial0 = &uart1;
> > > > +		serial1 = &uart2;
> > > > +		serial2 = &uart3;
> > > > +		serial3 = &uart4;
> > > > +		spi0 = &ecspi1;
> > > > +		spi1 = &ecspi2;
> > > > +		spi2 = &ecspi3;
> > > > +	};
> > > > +
> > > > +	cpus {
> > > > +		#address-cells = <1>;
> > > > +		#size-cells = <0>;
> > > > +
> > > > +		A53_0: cpu at 0 {
> > > > +			device_type = "cpu";
> > > > +			compatible = "arm,cortex-a53";
> > > > +			reg = <0x0>;
> > > > +			clock-latency = <61036>;
> > > > +			clocks = <&clk IMX8MN_CLK_ARM>;
> > > > +			enable-method = "psci";
> > > > +			next-level-cache = <&A53_L2>;
> > > > +		};
> > > > +
> > > > +		A53_1: cpu at 1 {
> > > > +			device_type = "cpu";
> > > > +			compatible = "arm,cortex-a53";
> > > > +			reg = <0x1>;
> > > > +			clock-latency = <61036>;
> > > > +			clocks = <&clk IMX8MN_CLK_ARM>;
> > > > +			enable-method = "psci";
> > > > +			next-level-cache = <&A53_L2>;
> > > > +		};
> > > > +
> > > > +		A53_2: cpu at 2 {
> > > > +			device_type = "cpu";
> > > > +			compatible = "arm,cortex-a53";
> > > > +			reg = <0x2>;
> > > > +			clock-latency = <61036>;
> > > > +			clocks = <&clk IMX8MN_CLK_ARM>;
> > > > +			enable-method = "psci";
> > > > +			next-level-cache = <&A53_L2>;
> > > > +		};
> > > > +
> > > > +		A53_3: cpu at 3 {
> > > > +			device_type = "cpu";
> > > > +			compatible = "arm,cortex-a53";
> > > > +			reg = <0x3>;
> > > > +			clock-latency = <61036>;
> > > > +			clocks = <&clk IMX8MN_CLK_ARM>;
> > > > +			enable-method = "psci";
> > > > +			next-level-cache = <&A53_L2>;
> > > > +		};
> > > > +
> > > > +		A53_L2: l2-cache0 {
> > > > +			compatible = "cache";
> > > > +		};
> > > > +	};
> > > > +
> > > > +	memory at 40000000 {
> > > > +		device_type = "memory";
> > > > +		reg = <0x0 0x40000000 0 0x80000000>;
> > > > +	};
> > > > +
> > > > +	osc_32k: clock-osc-32k {
> > > > +		compatible = "fixed-clock";
> > > > +		#clock-cells = <0>;
> > > > +		clock-frequency = <32768>;
> > > > +		clock-output-names = "osc_32k";
> > > > +	};
> > > > +
> > > > +	osc_24m: clock-osc-24m {
> > > > +		compatible = "fixed-clock";
> > > > +		#clock-cells = <0>;
> > > > +		clock-frequency = <24000000>;
> > > > +		clock-output-names = "osc_24m";
> > > > +	};
> > > > +
> > > > +	clk_ext1: clock-ext1 {
> > > > +		compatible = "fixed-clock";
> > > > +		#clock-cells = <0>;
> > > > +		clock-frequency = <133000000>;
> > > > +		clock-output-names = "clk_ext1";
> > > > +	};
> > > > +
> > > > +	clk_ext2: clock-ext2 {
> > > > +		compatible = "fixed-clock";
> > > > +		#clock-cells = <0>;
> > > > +		clock-frequency = <133000000>;
> > > > +		clock-output-names = "clk_ext2";
> > > > +	};
> > > > +
> > > > +	clk_ext3: clock-ext3 {
> > > > +		compatible = "fixed-clock";
> > > > +		#clock-cells = <0>;
> > > > +		clock-frequency = <133000000>;
> > > > +		clock-output-names = "clk_ext3";
> > > > +	};
> > > > +
> > > > +	clk_ext4: clock-ext4 {
> > > > +		compatible = "fixed-clock";
> > > > +		#clock-cells = <0>;
> > > > +		clock-frequency= <133000000>;
> > > > +		clock-output-names = "clk_ext4";
> > > > +	};
> > > > +
> > > > +	psci {
> > > > +		compatible = "arm,psci-1.0";
> > > > +		method = "smc";
> > > > +	};
> > > > +
> > > > +	timer {
> > > > +		compatible = "arm,armv8-timer";
> > > > +		interrupts = <GIC_PPI 13 (GIC_CPU_MASK_SIMPLE(6)
> > > > | IRQ_TYPE_LEVEL_LOW)>,
> > > > +			     <GIC_PPI 14 (GIC_CPU_MASK_SIMPLE(6)
> > > > | IRQ_TYPE_LEVEL_LOW)>,
> > > > +			     <GIC_PPI 11 (GIC_CPU_MASK_SIMPLE(6)
> > > > | IRQ_TYPE_LEVEL_LOW)>,
> > > > +			     <GIC_PPI 10 (GIC_CPU_MASK_SIMPLE(6)
> > > > | IRQ_TYPE_LEVEL_LOW)>;
> > > > +		clock-frequency = <8000000>;
> > > > +		arm,no-tick-in-suspend;
> > > > +	};
> > > > +
> > > > +	soc at 0 {
> > > > +		compatible = "simple-bus";
> > > > +		#address-cells = <1>;
> > > > +		#size-cells = <1>;
> > > > +		ranges = <0x0 0x0 0x0 0x3e000000>;
> > > > +
> > > > +		aips1: bus at 30000000 {
> > > > +			compatible = "fsl,aips-bus",
> > > > "simple-bus";
> > > > +			reg = <0x30000000 0x400000>;
> > > > +			#address-cells = <1>;
> > > > +			#size-cells = <1>;
> > > > +			ranges;
> > > > +
> > > > +			gpio1: gpio at 30200000 {
> > > > +				compatible = "fsl,imx8mn-gpio",
> > > > "fsl,imx35-gpio";
> > > > +				reg = <0x30200000 0x10000>;
> > > > +				interrupts = <GIC_SPI 64
> > > > IRQ_TYPE_LEVEL_HIGH>,
> > > > +					     <GIC_SPI 65
> > > > IRQ_TYPE_LEVEL_HIGH>;
> > > > +				clocks = <&clk
> > > > IMX8MN_CLK_GPIO1_ROOT>;
> > > > +				gpio-controller;
> > > > +				#gpio-cells = <2>;
> > > > +				interrupt-controller;
> > > > +				#interrupt-cells = <2>;
> > > > +			};
> > > > +
> > > > +			gpio2: gpio at 30210000 {
> > > > +				compatible = "fsl,imx8mn-gpio",
> > > > "fsl,imx35-gpio";
> > > > +				reg = <0x30210000 0x10000>;
> > > > +				interrupts = <GIC_SPI 66
> > > > IRQ_TYPE_LEVEL_HIGH>,
> > > > +					     <GIC_SPI 67
> > > > IRQ_TYPE_LEVEL_HIGH>;
> > > > +				clocks = <&clk
> > > > IMX8MN_CLK_GPIO2_ROOT>;
> > > > +				gpio-controller;
> > > > +				#gpio-cells = <2>;
> > > > +				interrupt-controller;
> > > > +				#interrupt-cells = <2>;
> > > > +			};
> > > > +
> > > > +			gpio3: gpio at 30220000 {
> > > > +				compatible = "fsl,imx8mn-gpio",
> > > > "fsl,imx35-gpio";
> > > > +				reg = <0x30220000 0x10000>;
> > > > +				interrupts = <GIC_SPI 68
> > > > IRQ_TYPE_LEVEL_HIGH>,
> > > > +					     <GIC_SPI 69
> > > > IRQ_TYPE_LEVEL_HIGH>;
> > > > +				clocks = <&clk
> > > > IMX8MN_CLK_GPIO3_ROOT>;
> > > > +				gpio-controller;
> > > > +				#gpio-cells = <2>;
> > > > +				interrupt-controller;
> > > > +				#interrupt-cells = <2>;
> > > > +			};
> > > > +
> > > > +			gpio4: gpio at 30230000 {
> > > > +				compatible = "fsl,imx8mn-gpio",
> > > > "fsl,imx35-gpio";
> > > > +				reg = <0x30230000 0x10000>;
> > > > +				interrupts = <GIC_SPI 70
> > > > IRQ_TYPE_LEVEL_HIGH>,
> > > > +					     <GIC_SPI 71
> > > > IRQ_TYPE_LEVEL_HIGH>;
> > > > +				clocks = <&clk
> > > > IMX8MN_CLK_GPIO4_ROOT>;
> > > > +				gpio-controller;
> > > > +				#gpio-cells = <2>;
> > > > +				interrupt-controller;
> > > > +				#interrupt-cells = <2>;
> > > > +			};
> > > > +
> > > > +			gpio5: gpio at 30240000 {
> > > > +				compatible = "fsl,imx8mn-gpio",
> > > > "fsl,imx35-gpio";
> > > > +				reg = <0x30240000 0x10000>;
> > > > +				interrupts = <GIC_SPI 72
> > > > IRQ_TYPE_LEVEL_HIGH>,
> > > > +					     <GIC_SPI 73
> > > > IRQ_TYPE_LEVEL_HIGH>;
> > > > +				clocks = <&clk
> > > > IMX8MN_CLK_GPIO5_ROOT>;
> > > > +				gpio-controller;
> > > > +				#gpio-cells = <2>;
> > > > +				interrupt-controller;
> > > > +				#interrupt-cells = <2>;
> > > > +			};
> > > > +
> > > > +			wdog1: watchdog at 30280000 {
> > > > +				compatible = "fsl,imx8mn-wdt",
> > > > "fsl,imx21-wdt";
> > > > +				reg = <0x30280000 0x10000>;
> > > > +				interrupts = <GIC_SPI 78
> > > > IRQ_TYPE_LEVEL_HIGH>;
> > > > +				clocks = <&clk
> > > > IMX8MN_CLK_WDOG1_ROOT>;
> > > > +				status = "disabled";
> > > > +			};
> > > > +
> > > > +			wdog2: watchdog at 30290000 {
> > > > +				compatible = "fsl,imx8mn-wdt",
> > > > "fsl,imx21-wdt";
> > > > +				reg = <0x30290000 0x10000>;
> > > > +				interrupts = <GIC_SPI 79
> > > > IRQ_TYPE_LEVEL_HIGH>;
> > > > +				clocks = <&clk
> > > > IMX8MN_CLK_WDOG2_ROOT>;
> > > > +				status = "disabled";
> > > > +			};
> > > > +
> > > > +			wdog3: watchdog at 302a0000 {
> > > > +				compatible = "fsl,imx8mn-wdt",
> > > > "fsl,imx21-wdt";
> > > > +				reg = <0x302a0000 0x10000>;
> > > > +				interrupts = <GIC_SPI 10
> > > > IRQ_TYPE_LEVEL_HIGH>;
> > > > +				clocks = <&clk
> > > > IMX8MN_CLK_WDOG3_ROOT>;
> > > > +				status = "disabled";
> > > > +			};
> > > > +
> > > > +			sdma3: dma-controller at 302b0000 {
> > > > +				compatible = "fsl,imx8mn-sdma",
> > > > "fsl,imx7d-sdma";
> > > > +				reg = <0x302b0000 0x10000>;
> > > > +				interrupts = <GIC_SPI 34
> > > > IRQ_TYPE_LEVEL_HIGH>;
> > > > +				clocks = <&clk
> > > > IMX8MN_CLK_SDMA3_ROOT>,
> > > > +				 <&clk IMX8MN_CLK_SDMA3_ROOT>;
> > > > +				clock-names = "ipg", "ahb";
> > > > +				#dma-cells = <3>;
> > > > +				fsl,sdma-ram-script-name =
> > > > "imx/sdma/sdma-imx7d.bin";
> > > > +			};
> > > > +
> > > > +			sdma2: dma-controller at 302c0000 {
> > > > +				compatible = "fsl,imx8mn-sdma",
> > > > "fsl,imx7d-sdma";
> > > > +				reg = <0x302c0000 0x10000>;
> > > > +				interrupts = <GIC_SPI 103
> > > > IRQ_TYPE_LEVEL_HIGH>;
> > > > +				clocks = <&clk
> > > > IMX8MN_CLK_SDMA2_ROOT>,
> > > > +					 <&clk
> > > > IMX8MN_CLK_SDMA2_ROOT>;
> > > > +				clock-names = "ipg", "ahb";
> > > > +				#dma-cells = <3>;
> > > > +				fsl,sdma-ram-script-name =
> > > > "imx/sdma/sdma-imx7d.bin";
> > > > +			};
> > > > +
> > > > +			iomuxc: pinctrl at 30330000 {
> > > > +				compatible = "fsl,imx8mn-iomuxc";
> > > > +				reg = <0x30330000 0x10000>;
> > > > +			};
> > > > +
> > > > +			gpr: iomuxc-gpr at 30340000 {
> > > > +				compatible =
> > > > "fsl,imx8mn-iomuxc-gpr", "syscon";
> > > > +				reg = <0x30340000 0x10000>;
> > > > +			};
> > > > +
> > > > +			ocotp: ocotp-ctrl at 30350000 {
> > > > +				compatible = "fsl,imx8mn-ocotp",
> > > > "fsl,imx7d-ocotp", "syscon";
> > > > +				reg = <0x30350000 0x10000>;
> > > > +				clocks = <&clk
> > > > IMX8MN_CLK_OCOTP_ROOT>;
> > > > +			};
> > > > +
> > > > +			anatop: anatop at 30360000 {
> > > > +				compatible = "fsl,imx8mn-anatop",
> > > > "fsl,imx8mm-anatop",
> > > > +					     "syscon",
> > > > "simple-bus";
> > > > +				reg = <0x30360000 0x10000>;
> > > > +			};
> > > > +
> > > > +			snvs: snvs at 30370000 {
> > > > +				compatible =
> > > > "fsl,sec-v4.0-mon","syscon", "simple-mfd";
> > > > +				reg = <0x30370000 0x10000>;
> > > > +
> > > > +				snvs_rtc: snvs-rtc-lp {
> > > > +					compatible =
> > > > "fsl,sec-v4.0-mon-rtc-lp";
> > > > +					regmap = <&snvs>;
> > > > +					offset = <0x34>;
> > > > +					interrupts = <GIC_SPI
> > > > 19 IRQ_TYPE_LEVEL_HIGH>,
> > > > +						     <GIC_SPI
> > > > 20 IRQ_TYPE_LEVEL_HIGH>;
> > > > +					clock-names = "snvs-rtc";
> > > > +				};
> > > > +
> > > > +				snvs_pwrkey: snvs-powerkey {
> > > > +					compatible =
> > > > "fsl,sec-v4.0-pwrkey";
> > > > +					regmap = <&snvs>;
> > > > +					interrupts = <GIC_SPI 4
> > > > IRQ_TYPE_LEVEL_HIGH>;
> > > > +					linux,keycode =
> > > > <KEY_POWER>;
> > > > +					wakeup-source;
> > > > +					status = "disabled";
> > > > +				};
> > > > +			};
> > > > +
> > > > +			clk: clock-controller at 30380000 {
> > > > +				compatible = "fsl,imx8mn-ccm";
> > > > +				reg = <0x30380000 0x10000>;
> > > > +				#clock-cells = <1>;
> > > > +				clocks = <&osc_32k>, <&osc_24m>,
> > > > <&clk_ext1>, <&clk_ext2>,
> > > > +					 <&clk_ext3>,
> > > > <&clk_ext4>;
> > > > +				clock-names = "osc_32k",
> > > > "osc_24m", "clk_ext1", "clk_ext2",
> > > > +					      "clk_ext3",
> > > > "clk_ext4";
> > > > +			};
> > > > +
> > > > +			src: reset-controller at 30390000 {
> > > > +				compatible = "fsl,imx8mn-src",
> > > > "syscon";
> > > > +				reg = <0x30390000 0x10000>;
> > > > +				interrupts = <GIC_SPI 89
> > > > IRQ_TYPE_LEVEL_HIGH>;
> > > > +				#reset-cells = <1>;
> > > > +			};
> > > > +		};
> > > > +
> > > > +		aips2: bus at 30400000 {
> > > > +			compatible = "fsl,aips-bus",
> > > > "simple-bus";
> > > > +			reg = <0x30400000 0x400000>;
> > > > +			#address-cells = <1>;
> > > > +			#size-cells = <1>;
> > > > +			ranges;
> > > > +
> > > > +			pwm1: pwm at 30660000 {
> > > > +				compatible = "fsl,imx8mn-pwm",
> > > > "fsl,imx27-pwm";
> > > > +				reg = <0x30660000 0x10000>;
> > > > +				interrupts = <GIC_SPI 81
> > > > IRQ_TYPE_LEVEL_HIGH>;
> > > > +				clocks = <&clk
> > > > IMX8MN_CLK_PWM1_ROOT>,
> > > > +					<&clk
> > > > IMX8MN_CLK_PWM1_ROOT>;
> > > > +				clock-names = "ipg", "per";
> > > > +				#pwm-cells = <2>;
> > > > +				status = "disabled";
> > > > +			};
> > > > +
> > > > +			pwm2: pwm at 30670000 {
> > > > +				compatible = "fsl,imx8mn-pwm",
> > > > "fsl,imx27-pwm";
> > > > +				reg = <0x30670000 0x10000>;
> > > > +				interrupts = <GIC_SPI 82
> > > > IRQ_TYPE_LEVEL_HIGH>;
> > > > +				clocks = <&clk
> > > > IMX8MN_CLK_PWM2_ROOT>,
> > > > +					 <&clk
> > > > IMX8MN_CLK_PWM2_ROOT>;
> > > > +				clock-names = "ipg", "per";
> > > > +				#pwm-cells = <2>;
> > > > +				status = "disabled";
> > > > +			};
> > > > +
> > > > +			pwm3: pwm at 30680000 {
> > > > +				compatible = "fsl,imx8mn-pwm",
> > > > "fsl,imx27-pwm";
> > > > +				reg = <0x30680000 0x10000>;
> > > > +				interrupts = <GIC_SPI 83
> > > > IRQ_TYPE_LEVEL_HIGH>;
> > > > +				clocks = <&clk
> > > > IMX8MN_CLK_PWM3_ROOT>,
> > > > +					 <&clk
> > > > IMX8MN_CLK_PWM3_ROOT>;
> > > > +				clock-names = "ipg", "per";
> > > > +				#pwm-cells = <2>;
> > > > +				status = "disabled";
> > > > +			};
> > > > +
> > > > +			pwm4: pwm at 30690000 {
> > > > +				compatible = "fsl,imx8mn-pwm",
> > > > "fsl,imx27-pwm";
> > > > +				reg = <0x30690000 0x10000>;
> > > > +				interrupts = <GIC_SPI 84
> > > > IRQ_TYPE_LEVEL_HIGH>;
> > > > +				clocks = <&clk
> > > > IMX8MN_CLK_PWM4_ROOT>,
> > > > +					 <&clk
> > > > IMX8MN_CLK_PWM4_ROOT>;
> > > > +				clock-names = "ipg", "per";
> > > > +				#pwm-cells = <2>;
> > > > +				status = "disabled";
> > > > +			};
> > > > +		};
> > > > +
> > > > +		aips3: bus at 30800000 {
> > > > +			compatible = "fsl,aips-bus",
> > > > "simple-bus";
> > > > +			reg = <0x30800000 0x400000>;
> > > > +			#address-cells = <1>;
> > > > +			#size-cells = <1>;
> > > > +			ranges;
> > > > +
> > > > +			ecspi1: spi at 30820000 {
> > > > +				compatible = "fsl,imx8mn-ecspi",
> > > > "fsl,imx51-ecspi";
> > > > +				#address-cells = <1>;
> > > > +				#size-cells = <0>;
> > > > +				reg = <0x30820000 0x10000>;
> > > > +				interrupts = <GIC_SPI 31
> > > > IRQ_TYPE_LEVEL_HIGH>;
> > > > +				clocks = <&clk
> > > > IMX8MN_CLK_ECSPI1_ROOT>,
> > > > +					 <&clk
> > > > IMX8MN_CLK_ECSPI1_ROOT>;
> > > > +				clock-names = "ipg", "per";
> > > > +				dmas = <&sdma1 0 7 1>, <&sdma1 1
> > > > 7
> > > > 2>;
> > > > +				dma-names = "rx", "tx";
> > > > +				status = "disabled";
> > > > +			};
> > > > +
> > > > +			ecspi2: spi at 30830000 {
> > > > +				compatible = "fsl,imx8mn-ecspi",
> > > > "fsl,imx51-ecspi";
> > > > +				#address-cells = <1>;
> > > > +				#size-cells = <0>;
> > > > +				reg = <0x30830000 0x10000>;
> > > > +				interrupts = <GIC_SPI 32
> > > > IRQ_TYPE_LEVEL_HIGH>;
> > > > +				clocks = <&clk
> > > > IMX8MN_CLK_ECSPI2_ROOT>,
> > > > +					 <&clk
> > > > IMX8MN_CLK_ECSPI2_ROOT>;
> > > > +				clock-names = "ipg", "per";
> > > > +				dmas = <&sdma1 2 7 1>, <&sdma1 3
> > > > 7
> > > > 2>;
> > > > +				dma-names = "rx", "tx";
> > > > +				status = "disabled";
> > > > +			};
> > > > +
> > > > +			ecspi3: spi at 30840000 {
> > > > +				compatible = "fsl,imx8mn-ecspi",
> > > > "fsl,imx51-ecspi";
> > > > +				#address-cells = <1>;
> > > > +				#size-cells = <0>;
> > > > +				reg = <0x30840000 0x10000>;
> > > > +				interrupts = <GIC_SPI 33
> > > > IRQ_TYPE_LEVEL_HIGH>;
> > > > +				clocks = <&clk
> > > > IMX8MN_CLK_ECSPI3_ROOT>,
> > > > +					 <&clk
> > > > IMX8MN_CLK_ECSPI3_ROOT>;
> > > > +				clock-names = "ipg", "per";
> > > > +				dmas = <&sdma1 4 7 1>, <&sdma1 5
> > > > 7
> > > > 2>;
> > > > +				dma-names = "rx", "tx";
> > > > +				status = "disabled";
> > > > +			};
> > > > +
> > > > +			uart1: serial at 30860000 {
> > > > +				compatible = "fsl,imx8mn-uart",
> > > > "fsl,imx6q-uart";
> > > > +				reg = <0x30860000 0x10000>;
> > > > +				interrupts = <GIC_SPI 26
> > > > IRQ_TYPE_LEVEL_HIGH>;
> > > > +				clocks = <&clk
> > > > IMX8MN_CLK_UART1_ROOT>,
> > > > +					 <&clk
> > > > IMX8MN_CLK_UART1_ROOT>;
> > > > +				clock-names = "ipg", "per";
> > > > +				dmas = <&sdma1 22 4 0>, <&sdma1
> > > > 23 4
> > > > 0>;
> > > > +				dma-names = "rx", "tx";
> > > > +				status = "disabled";
> > > > +			};
> > > > +
> > > > +			uart3: serial at 30880000 {
> > > > +				compatible = "fsl,imx8mn-uart",
> > > > "fsl,imx6q-uart";
> > > > +				reg = <0x30880000 0x10000>;
> > > > +				interrupts = <GIC_SPI 28
> > > > IRQ_TYPE_LEVEL_HIGH>;
> > > > +				clocks = <&clk
> > > > IMX8MN_CLK_UART3_ROOT>,
> > > > +					 <&clk
> > > > IMX8MN_CLK_UART3_ROOT>;
> > > > +				clock-names = "ipg", "per";
> > > > +				dmas = <&sdma1 26 4 0>, <&sdma1
> > > > 27 4
> > > > 0>;
> > > > +				dma-names = "rx", "tx";
> > > > +				status = "disabled";
> > > > +			};
> > > > +
> > > > +			uart2: serial at 30890000 {
> > > > +				compatible = "fsl,imx8mn-uart",
> > > > "fsl,imx6q-uart";
> > > > +				reg = <0x30890000 0x10000>;
> > > > +				interrupts = <GIC_SPI 27
> > > > IRQ_TYPE_LEVEL_HIGH>;
> > > > +				clocks = <&clk
> > > > IMX8MN_CLK_UART2_ROOT>,
> > > > +					 <&clk
> > > > IMX8MN_CLK_UART2_ROOT>;
> > > > +				clock-names = "ipg", "per";
> > > > +				status = "disabled";
> > > > +			};
> > > > +
> > > > +			i2c1: i2c at 30a20000 {
> > > > +				compatible = "fsl,imx8mn-i2c",
> > > > "fsl,imx21-i2c";
> > > > +				#address-cells = <1>;
> > > > +				#size-cells = <0>;
> > > > +				reg = <0x30a20000 0x10000>;
> > > > +				interrupts = <GIC_SPI 35
> > > > IRQ_TYPE_LEVEL_HIGH>;
> > > > +				clocks = <&clk
> > > > IMX8MN_CLK_I2C1_ROOT>;
> > > > +				status = "disabled";
> > > > +			};
> > > > +
> > > > +			i2c2: i2c at 30a30000 {
> > > > +				compatible = "fsl,imx8mn-i2c",
> > > > "fsl,imx21-i2c";
> > > > +				#address-cells = <1>;
> > > > +				#size-cells = <0>;
> > > > +				reg = <0x30a30000 0x10000>;
> > > > +				interrupts = <GIC_SPI 36
> > > > IRQ_TYPE_LEVEL_HIGH>;
> > > > +				clocks = <&clk
> > > > IMX8MN_CLK_I2C2_ROOT>;
> > > > +				status = "disabled";
> > > > +			};
> > > > +
> > > > +			i2c3: i2c at 30a40000 {
> > > > +				#address-cells = <1>;
> > > > +				#size-cells = <0>;
> > > > +				compatible = "fsl,imx8mn-i2c",
> > > > "fsl,imx21-i2c";
> > > > +				reg = <0x30a40000 0x10000>;
> > > > +				interrupts = <GIC_SPI 37
> > > > IRQ_TYPE_LEVEL_HIGH>;
> > > > +				clocks = <&clk
> > > > IMX8MN_CLK_I2C3_ROOT>;
> > > > +				status = "disabled";
> > > > +			};
> > > > +
> > > > +			i2c4: i2c at 30a50000 {
> > > > +				compatible = "fsl,imx8mn-i2c",
> > > > "fsl,imx21-i2c";
> > > > +				#address-cells = <1>;
> > > > +				#size-cells = <0>;
> > > > +				reg = <0x30a50000 0x10000>;
> > > > +				interrupts = <GIC_SPI 38
> > > > IRQ_TYPE_LEVEL_HIGH>;
> > > > +				clocks = <&clk
> > > > IMX8MN_CLK_I2C4_ROOT>;
> > > > +				status = "disabled";
> > > > +			};
> > > > +
> > > > +			uart4: serial at 30a60000 {
> > > > +				compatible = "fsl,imx8mn-uart",
> > > > "fsl,imx6q-uart";
> > > > +				reg = <0x30a60000 0x10000>;
> > > > +				interrupts = <GIC_SPI 29
> > > > IRQ_TYPE_LEVEL_HIGH>;
> > > > +				clocks = <&clk
> > > > IMX8MN_CLK_UART4_ROOT>,
> > > > +					 <&clk
> > > > IMX8MN_CLK_UART4_ROOT>;
> > > > +				clock-names = "ipg", "per";
> > > > +				dmas = <&sdma1 28 4 0>, <&sdma1
> > > > 29 4
> > > > 0>;
> > > > +				dma-names = "rx", "tx";
> > > > +				status = "disabled";
> > > > +			};
> > > > +
> > > > +			usdhc1: mmc at 30b40000 {
> > > > +				compatible = "fsl,imx8mn-usdhc",
> > > > "fsl,imx7d-usdhc";
> > > > +				reg = <0x30b40000 0x10000>;
> > > > +				interrupts = <GIC_SPI 22
> > > > IRQ_TYPE_LEVEL_HIGH>;
> > > > +				clocks = <&clk IMX8MN_CLK_DUMMY>,
> > > > +					 <&clk
> > > > IMX8MN_CLK_NAND_USDHC_BUS>,
> > > > +					 <&clk
> > > > IMX8MN_CLK_USDHC1_ROOT>;
> > > > +				clock-names = "ipg", "ahb",
> > > > "per";
> > > > +				assigned-clocks = <&clk
> > > > IMX8MN_CLK_USDHC1>;
> > > > +				assigned-clock-rates =
> > > > <400000000>;
> > > > +				fsl,tuning-start-tap = <20>;
> > > > +				fsl,tuning-step= <2>;
> > > > +				bus-width = <4>;
> > > > +				status = "disabled";
> > > > +			};
> > > > +
> > > > +			usdhc2: mmc at 30b50000 {
> > > > +				compatible = "fsl,imx8mn-usdhc",
> > > > "fsl,imx7d-usdhc";
> > > > +				reg = <0x30b50000 0x10000>;
> > > > +				interrupts = <GIC_SPI 23
> > > > IRQ_TYPE_LEVEL_HIGH>;
> > > > +				clocks = <&clk IMX8MN_CLK_DUMMY>,
> > > > +					 <&clk
> > > > IMX8MN_CLK_NAND_USDHC_BUS>,
> > > > +					 <&clk
> > > > IMX8MN_CLK_USDHC2_ROOT>;
> > > > +				clock-names = "ipg", "ahb",
> > > > "per";
> > > > +				fsl,tuning-start-tap = <20>;
> > > > +				fsl,tuning-step= <2>;
> > > > +				bus-width = <4>;
> > > > +				status = "disabled";
> > > > +			};
> > > > +
> > > > +			usdhc3: mmc at 30b60000 {
> > > > +				compatible = "fsl,imx8mn-usdhc",
> > > > "fsl,imx7d-usdhc";
> > > > +				reg = <0x30b60000 0x10000>;
> > > > +				interrupts = <GIC_SPI 24
> > > > IRQ_TYPE_LEVEL_HIGH>;
> > > > +				clocks = <&clk IMX8MN_CLK_DUMMY>,
> > > > +					 <&clk
> > > > IMX8MN_CLK_NAND_USDHC_BUS>,
> > > > +					 <&clk
> > > > IMX8MN_CLK_USDHC3_ROOT>;
> > > > +				clock-names = "ipg", "ahb",
> > > > "per";
> > > > +				assigned-clocks = <&clk
> > > > IMX8MN_CLK_USDHC3_ROOT>;
> > > > +				assigned-clock-rates =
> > > > <400000000>;
> > > > +				fsl,tuning-start-tap = <20>;
> > > > +				fsl,tuning-step= <2>;
> > > > +				bus-width = <4>;
> > > > +				status = "disabled";
> > > > +			};
> > > > +
> > > > +			sdma1: dma-controller at 30bd0000 {
> > > > +				compatible = "fsl,imx8mn-sdma",
> > > > "fsl,imx7d-sdma";
> > > > +				reg = <0x30bd0000 0x10000>;
> > > > +				interrupts = <GIC_SPI 2
> > > > IRQ_TYPE_LEVEL_HIGH>;
> > > > +				clocks = <&clk
> > > > IMX8MN_CLK_SDMA1_ROOT>,
> > > > +					 <&clk
> > > > IMX8MN_CLK_SDMA1_ROOT>;
> > > > +				clock-names = "ipg", "ahb";
> > > > +				#dma-cells = <3>;
> > > > +				fsl,sdma-ram-script-name =
> > > > "imx/sdma/sdma-imx7d.bin";
> > > > +			};
> > > > +
> > > > +			fec1: ethernet at 30be0000 {
> > > > +				compatible = "fsl,imx8mn-fec",
> > > > "fsl,imx6sx-fec";
> > > > +				reg = <0x30be0000 0x10000>;
> > > > +				interrupts = <GIC_SPI 118
> > > > IRQ_TYPE_LEVEL_HIGH>,
> > > > +					     <GIC_SPI 119
> > > > IRQ_TYPE_LEVEL_HIGH>,
> > > > +					     <GIC_SPI 120
> > > > IRQ_TYPE_LEVEL_HIGH>;
> > > > +				clocks = <&clk
> > > > IMX8MN_CLK_ENET1_ROOT>,
> > > > +					 <&clk
> > > > IMX8MN_CLK_ENET1_ROOT>,
> > > > +					 <&clk
> > > > IMX8MN_CLK_ENET_TIMER>,
> > > > +					 <&clk
> > > > IMX8MN_CLK_ENET_REF>,
> > > > +					 <&clk
> > > > IMX8MN_CLK_ENET_PHY_REF>;
> > > > +				clock-names = "ipg", "ahb",
> > > > "ptp",
> > > > +					      "enet_clk_ref",
> > > > "enet_out";
> > > > +				assigned-clocks = <&clk
> > > > IMX8MN_CLK_ENET_AXI>,
> > > > +						  <&clk
> > > > IMX8MN_CLK_ENET_TIMER>,
> > > > +						  <&clk
> > > > IMX8MN_CLK_ENET_REF>,
> > > > +						  <&clk
> > > > IMX8MN_CLK_ENET_TIMER>;
> > > > +				assigned-clock-parents = <&clk
> > > > IMX8MN_SYS_PLL1_266M>,
> > > > +							 <&clk
> > > > IMX8MN_SYS_PLL2_100M>,
> > > > +							 <&clk
> > > > IMX8MN_SYS_PLL2_125M>;
> > > > +				assigned-clock-rates = <0>, <0>,
> > > > <125000000>, <100000000>;
> > > > +				fsl,num-tx-queues = <3>;
> > > > +				fsl,num-rx-queues = <3>;
> > > > +				status = "disabled";
> > > > +			};
> > > > +
> > > > +		};
> > > > +
> > > > +		aips4: bus at 32c00000 {
> > > > +			compatible = "fsl,aips-bus",
> > > > "simple-bus";
> > > > +			reg = <0x32c00000 0x400000>;
> > > > +			#address-cells = <1>;
> > > > +			#size-cells = <1>;
> > > > +			ranges;
> > > > +
> > > > +			usbotg1: usb at 32e40000 {
> > > > +				compatible = "fsl,imx8mn-usb",
> > > > "fsl,imx7d-usb";
> > > > +				reg = <0x32e40000 0x200>;
> > > > +				interrupts = <GIC_SPI 40
> > > > IRQ_TYPE_LEVEL_HIGH>;
> > > > +				clocks = <&clk
> > > > IMX8MN_CLK_USB1_CTRL_ROOT>;
> > > > +				clock-names =
> > > > "usb1_ctrl_root_clk";
> > > > +				assigned-clocks = <&clk
> > > > IMX8MN_CLK_USB_BUS>,
> > > > +						  <&clk
> > > > IMX8MN_CLK_USB_CORE_REF>;
> > > > +				assigned-clock-parents = <&clk
> > > > IMX8MN_SYS_PLL2_500M>,
> > > > +							 <&clk
> > > > IMX8MN_SYS_PLL1_100M>;
> > > > +				fsl,usbphy = <&usbphynop1>;
> > > > +				fsl,usbmisc = <&usbmisc1 0>;
> > > > +				status = "disabled";
> > > > +			};
> > > > +
> > > > +			usbmisc1: usbmisc at 32e40200 {
> > > > +				compatible =
> > > > "fsl,imx8mn-usbmisc", "fsl,imx7d-usbmisc";
> > > > +				#index-cells = <1>;
> > > > +				reg = <0x32e40200 0x200>;
> > > > +			};
> > > > +
> > > > +			usbotg2: usb at 32e50000 {
> > > > +				compatible = "fsl,imx8mn-usb",
> > > > "fsl,imx7d-usb";
> > > > +				reg = <0x32e50000 0x200>;
> > > > +				interrupts = <GIC_SPI 41
> > > > IRQ_TYPE_LEVEL_HIGH>;
> > > > +				clocks = <&clk
> > > > IMX8MN_CLK_USB1_CTRL_ROOT>;
> > > > +				clock-names =
> > > > "usb1_ctrl_root_clk";
> > > > +				assigned-clocks = <&clk
> > > > IMX8MN_CLK_USB_BUS>,
> > > > +						  <&clk
> > > > IMX8MN_CLK_USB_CORE_REF>;
> > > > +				assigned-clock-parents = <&clk
> > > > IMX8MN_SYS_PLL2_500M>,
> > > > +							 <&clk
> > > > IMX8MN_SYS_PLL1_100M>;
> > > > +				fsl,usbphy = <&usbphynop2>;
> > > > +				fsl,usbmisc = <&usbmisc2 0>;
> > > > +				status = "disabled";
> > > > +			};
> > > > +
> > > > +			usbmisc2: usbmisc at 32e50200 {
> > > > +				compatible =
> > > > "fsl,imx8mn-usbmisc", "fsl,imx7d-usbmisc";
> > > > +				#index-cells = <1>;
> > > > +				reg = <0x32e50200 0x200>;
> > > > +			};
> > > > +
> > > > +		};
> > > > +
> > > > +		dma_apbh: dma-controller at 33000000 {
> > > > +			compatible = "fsl,imx7d-dma-apbh",
> > > > "fsl,imx28-dma-apbh";
> > > > +			reg = <0x33000000 0x2000>;
> > > > +			interrupts = <GIC_SPI 12
> > > > IRQ_TYPE_LEVEL_HIGH>,
> > > > +				     <GIC_SPI 12
> > > > IRQ_TYPE_LEVEL_HIGH>,
> > > > +				     <GIC_SPI 12
> > > > IRQ_TYPE_LEVEL_HIGH>,
> > > > +				     <GIC_SPI 12
> > > > IRQ_TYPE_LEVEL_HIGH>;
> > > > +			interrupt-names = "gpmi0", "gpmi1",
> > > > "gpmi2", "gpmi3";
> > > > +			#dma-cells = <1>;
> > > > +			dma-channels = <4>;
> > > > +			clocks = <&clk
> > > > IMX8MN_CLK_NAND_USDHC_BUS_RAWNAND_CLK>;
> > > > +		};
> > > > +
> > > > +		gpmi: nand-controller at 33002000 {
> > > > +			compatible = "fsl,imx8mn-gpmi-nand",
> > > > "fsl,imx7d-gpmi-nand";
> > > > +			#address-cells = <1>;
> > > > +			#size-cells = <1>;
> > > > +			reg = <0x33002000 0x2000>, <0x33004000
> > > > 0x4000>;
> > > > +			reg-names = "gpmi-nand", "bch";
> > > > +			interrupts = <GIC_SPI 14
> > > > IRQ_TYPE_LEVEL_HIGH>;
> > > > +			interrupt-names = "bch";
> > > > +			clocks = <&clk IMX8MN_CLK_NAND_ROOT>,
> > > > +				 <&clk
> > > > IMX8MN_CLK_NAND_USDHC_BUS_RAWNAND_CLK>;
> > > > +			clock-names = "gpmi_io", "gpmi_bch_apb";
> > > > +			dmas = <&dma_apbh 0>;
> > > > +			dma-names = "rx-tx";
> > > > +			status = "disabled";
> > > > +		};
> > > > +
> > > > +		gic: interrupt-controller at 38800000 {
> > > > +			compatible = "arm,gic-v3";
> > > > +			reg = <0x38800000 0x10000>,
> > > > +			      <0x38880000 0xc0000>;
> > > > +			#interrupt-cells = <3>;
> > > > +			interrupt-controller;
> > > > +			interrupts = <GIC_PPI 9
> > > > IRQ_TYPE_LEVEL_HIGH>;
> > > > +		};
> > > > +	};
> > > > +
> > > > +	usbphynop1: usbphynop1 {
> > > > +		compatible = "usb-nop-xceiv";
> > > > +		clocks = <&clk IMX8MN_CLK_USB_PHY_REF>;
> > > > +		assigned-clocks = <&clk IMX8MN_CLK_USB_PHY_REF>;
> > > > +		assigned-clock-parents = <&clk
> > > > IMX8MN_SYS_PLL1_100M>;
> > > > +		clock-names = "main_clk";
> > > > +	};
> > > > +
> > > > +	usbphynop2: usbphynop2 {
> > > > +		compatible = "usb-nop-xceiv";
> > > > +		clocks = <&clk IMX8MN_CLK_USB_PHY_REF>;
> > > > +		assigned-clocks = <&clk IMX8MN_CLK_USB_PHY_REF>;
> > > > +		assigned-clock-parents = <&clk
> > > > IMX8MN_SYS_PLL1_100M>;
> > > > +		clock-names = "main_clk";
> > > > +	};
> > > > +};
> > > > diff --git a/include/dt-bindings/clock/imx8mn-clock.h
> > > > b/include/dt-bindings/clock/imx8mn-clock.h new file mode 100644
> > > > index 0000000000..5255b1c242
> > > > --- /dev/null
> > > > +++ b/include/dt-bindings/clock/imx8mn-clock.h
> > > > @@ -0,0 +1,215 @@
> > > > +/* SPDX-License-Identifier: GPL-2.0 */
> > > > +/*
> > > > + * Copyright 2018-2019 NXP
> > > > + */
> > > > +
> > > > +#ifndef __DT_BINDINGS_CLOCK_IMX8MN_H
> > > > +#define __DT_BINDINGS_CLOCK_IMX8MN_H
> > > > +
> > > > +#define IMX8MN_CLK_DUMMY			0
> > > > +#define IMX8MN_CLK_32K				1
> > > > +#define IMX8MN_CLK_24M				2
> > > > +#define IMX8MN_OSC_HDMI_CLK			3
> > > > +#define IMX8MN_CLK_EXT1				4
> > > > +#define IMX8MN_CLK_EXT2				5
> > > > +#define IMX8MN_CLK_EXT3				6
> > > > +#define IMX8MN_CLK_EXT4				7
> > > > +#define IMX8MN_AUDIO_PLL1_REF_SEL		8
> > > > +#define IMX8MN_AUDIO_PLL2_REF_SEL		9
> > > > +#define IMX8MN_VIDEO_PLL1_REF_SEL		10
> > > > +#define IMX8MN_DRAM_PLL_REF_SEL			11
> > > > +#define IMX8MN_GPU_PLL_REF_SEL			12
> > > > +#define IMX8MN_VPU_PLL_REF_SEL			13
> > > > +#define IMX8MN_ARM_PLL_REF_SEL			14
> > > > +#define IMX8MN_SYS_PLL1_REF_SEL			15
> > > > +#define IMX8MN_SYS_PLL2_REF_SEL			16
> > > > +#define IMX8MN_SYS_PLL3_REF_SEL			17
> > > > +#define IMX8MN_AUDIO_PLL1			18
> > > > +#define IMX8MN_AUDIO_PLL2			19
> > > > +#define IMX8MN_VIDEO_PLL1			20
> > > > +#define IMX8MN_DRAM_PLL				21
> > > > +#define IMX8MN_GPU_PLL				22
> > > > +#define IMX8MN_VPU_PLL				23
> > > > +#define IMX8MN_ARM_PLL				24
> > > > +#define IMX8MN_SYS_PLL1				25
> > > > +#define IMX8MN_SYS_PLL2				26
> > > > +#define IMX8MN_SYS_PLL3				27
> > > > +#define IMX8MN_AUDIO_PLL1_BYPASS		28
> > > > +#define IMX8MN_AUDIO_PLL2_BYPASS		29
> > > > +#define IMX8MN_VIDEO_PLL1_BYPASS		30
> > > > +#define IMX8MN_DRAM_PLL_BYPASS			31
> > > > +#define IMX8MN_GPU_PLL_BYPASS			32
> > > > +#define IMX8MN_VPU_PLL_BYPASS			33
> > > > +#define IMX8MN_ARM_PLL_BYPASS			34
> > > > +#define IMX8MN_SYS_PLL1_BYPASS			35
> > > > +#define IMX8MN_SYS_PLL2_BYPASS			36
> > > > +#define IMX8MN_SYS_PLL3_BYPASS			37
> > > > +#define IMX8MN_AUDIO_PLL1_OUT			38
> > > > +#define IMX8MN_AUDIO_PLL2_OUT			39
> > > > +#define IMX8MN_VIDEO_PLL1_OUT			40
> > > > +#define IMX8MN_DRAM_PLL_OUT			41
> > > > +#define IMX8MN_GPU_PLL_OUT			42
> > > > +#define IMX8MN_VPU_PLL_OUT			43
> > > > +#define IMX8MN_ARM_PLL_OUT			44
> > > > +#define IMX8MN_SYS_PLL1_OUT			45
> > > > +#define IMX8MN_SYS_PLL2_OUT			46
> > > > +#define IMX8MN_SYS_PLL3_OUT			47
> > > > +#define IMX8MN_SYS_PLL1_40M			48
> > > > +#define IMX8MN_SYS_PLL1_80M			49
> > > > +#define IMX8MN_SYS_PLL1_100M			50
> > > > +#define IMX8MN_SYS_PLL1_133M			51
> > > > +#define IMX8MN_SYS_PLL1_160M			52
> > > > +#define IMX8MN_SYS_PLL1_200M			53
> > > > +#define IMX8MN_SYS_PLL1_266M			54
> > > > +#define IMX8MN_SYS_PLL1_400M			55
> > > > +#define IMX8MN_SYS_PLL1_800M			56
> > > > +#define IMX8MN_SYS_PLL2_50M			57
> > > > +#define IMX8MN_SYS_PLL2_100M			58
> > > > +#define IMX8MN_SYS_PLL2_125M			59
> > > > +#define IMX8MN_SYS_PLL2_166M			60
> > > > +#define IMX8MN_SYS_PLL2_200M			61
> > > > +#define IMX8MN_SYS_PLL2_250M			62
> > > > +#define IMX8MN_SYS_PLL2_333M			63
> > > > +#define IMX8MN_SYS_PLL2_500M			64
> > > > +#define IMX8MN_SYS_PLL2_1000M			65
> > > > +
> > > > +/* CORE CLOCK ROOT */
> > > > +#define IMX8MN_CLK_A53_SRC			66
> > > > +#define IMX8MN_CLK_GPU_CORE_SRC			67
> > > > +#define IMX8MN_CLK_GPU_SHADER_SRC		68
> > > > +#define IMX8MN_CLK_A53_CG			69
> > > > +#define IMX8MN_CLK_GPU_CORE_CG			70
> > > > +#define IMX8MN_CLK_GPU_SHADER_CG		71
> > > > +#define IMX8MN_CLK_A53_DIV			72
> > > > +#define IMX8MN_CLK_GPU_CORE_DIV			73
> > > > +#define IMX8MN_CLK_GPU_SHADER_DIV		74
> > > > +
> > > > +/* BUS CLOCK ROOT */
> > > > +#define IMX8MN_CLK_MAIN_AXI			75
> > > > +#define IMX8MN_CLK_ENET_AXI			76
> > > > +#define IMX8MN_CLK_NAND_USDHC_BUS		77
> > > > +#define IMX8MN_CLK_DISP_AXI			78
> > > > +#define IMX8MN_CLK_DISP_APB			79
> > > > +#define IMX8MN_CLK_USB_BUS			80
> > > > +#define IMX8MN_CLK_GPU_AXI			81
> > > > +#define IMX8MN_CLK_GPU_AHB			82
> > > > +#define IMX8MN_CLK_NOC				83
> > > > +#define IMX8MN_CLK_AHB				84
> > > > +#define IMX8MN_CLK_AUDIO_AHB			85
> > > > +
> > > > +/* IPG CLOCK ROOT */
> > > > +#define IMX8MN_CLK_IPG_ROOT			86
> > > > +#define IMX8MN_CLK_IPG_AUDIO_ROOT		87
> > > > +
> > > > +/* IP */
> > > > +#define IMX8MN_CLK_DRAM_CORE			88
> > > > +#define IMX8MN_CLK_DRAM_ALT			89
> > > > +#define IMX8MN_CLK_DRAM_APB			90
> > > > +#define IMX8MN_CLK_DRAM_ALT_ROOT		91
> > > > +#define IMX8MN_CLK_DISP_PIXEL			92
> > > > +#define IMX8MN_CLK_SAI2				93
> > > > +#define IMX8MN_CLK_SAI3				94
> > > > +#define IMX8MN_CLK_SAI5				95
> > > > +#define IMX8MN_CLK_SAI6				96
> > > > +#define IMX8MN_CLK_SPDIF1			97
> > > > +#define IMX8MN_CLK_ENET_REF			98
> > > > +#define IMX8MN_CLK_ENET_TIMER			99
> > > > +#define IMX8MN_CLK_ENET_PHY_REF			100
> > > > +#define IMX8MN_CLK_NAND				101
> > > > +#define IMX8MN_CLK_QSPI				102
> > > > +#define IMX8MN_CLK_USDHC1			103
> > > > +#define IMX8MN_CLK_USDHC2			104
> > > > +#define IMX8MN_CLK_I2C1				105
> > > > +#define IMX8MN_CLK_I2C2				106
> > > > +#define IMX8MN_CLK_I2C3				107
> > > > +#define IMX8MN_CLK_I2C4				118
> > > > +#define IMX8MN_CLK_UART1			119
> > > > +#define IMX8MN_CLK_UART2			110
> > > > +#define IMX8MN_CLK_UART3			111
> > > > +#define IMX8MN_CLK_UART4			112
> > > > +#define IMX8MN_CLK_USB_CORE_REF			113
> > > > +#define IMX8MN_CLK_USB_PHY_REF			114
> > > > +#define IMX8MN_CLK_ECSPI1			115
> > > > +#define IMX8MN_CLK_ECSPI2			116
> > > > +#define IMX8MN_CLK_PWM1				117
> > > > +#define IMX8MN_CLK_PWM2				118
> > > > +#define IMX8MN_CLK_PWM3				119
> > > > +#define IMX8MN_CLK_PWM4				120
> > > > +#define IMX8MN_CLK_WDOG				121
> > > > +#define IMX8MN_CLK_WRCLK			122
> > > > +#define IMX8MN_CLK_CLKO1			123
> > > > +#define IMX8MN_CLK_CLKO2			124
> > > > +#define IMX8MN_CLK_DSI_CORE			125
> > > > +#define IMX8MN_CLK_DSI_PHY_REF			126
> > > > +#define IMX8MN_CLK_DSI_DBI			127
> > > > +#define IMX8MN_CLK_USDHC3			128
> > > > +#define IMX8MN_CLK_CAMERA_PIXEL			129
> > > > +#define IMX8MN_CLK_CSI1_PHY_REF			130
> > > > +#define IMX8MN_CLK_CSI2_PHY_REF			131
> > > > +#define IMX8MN_CLK_CSI2_ESC			132
> > > > +#define IMX8MN_CLK_ECSPI3			133
> > > > +#define IMX8MN_CLK_PDM				134
> > > > +#define IMX8MN_CLK_SAI7				135
> > > > +
> > > > +#define IMX8MN_CLK_ECSPI1_ROOT			136
> > > > +#define IMX8MN_CLK_ECSPI2_ROOT			137
> > > > +#define IMX8MN_CLK_ECSPI3_ROOT			138
> > > > +#define IMX8MN_CLK_ENET1_ROOT			139
> > > > +#define IMX8MN_CLK_GPIO1_ROOT			140
> > > > +#define IMX8MN_CLK_GPIO2_ROOT			141
> > > > +#define IMX8MN_CLK_GPIO3_ROOT			142
> > > > +#define IMX8MN_CLK_GPIO4_ROOT			143
> > > > +#define IMX8MN_CLK_GPIO5_ROOT			144
> > > > +#define IMX8MN_CLK_I2C1_ROOT			145
> > > > +#define IMX8MN_CLK_I2C2_ROOT			146
> > > > +#define IMX8MN_CLK_I2C3_ROOT			147
> > > > +#define IMX8MN_CLK_I2C4_ROOT			148
> > > > +#define IMX8MN_CLK_MU_ROOT			149
> > > > +#define IMX8MN_CLK_OCOTP_ROOT			150
> > > > +#define IMX8MN_CLK_PWM1_ROOT			151
> > > > +#define IMX8MN_CLK_PWM2_ROOT			152
> > > > +#define IMX8MN_CLK_PWM3_ROOT			153
> > > > +#define IMX8MN_CLK_PWM4_ROOT			154
> > > > +#define IMX8MN_CLK_QSPI_ROOT			155
> > > > +#define IMX8MN_CLK_NAND_ROOT			156
> > > > +#define IMX8MN_CLK_SAI2_ROOT			157
> > > > +#define IMX8MN_CLK_SAI2_IPG			158
> > > > +#define IMX8MN_CLK_SAI3_ROOT			159
> > > > +#define IMX8MN_CLK_SAI3_IPG			160
> > > > +#define IMX8MN_CLK_SAI5_ROOT			161
> > > > +#define IMX8MN_CLK_SAI5_IPG			162
> > > > +#define IMX8MN_CLK_SAI6_ROOT			163
> > > > +#define IMX8MN_CLK_SAI6_IPG			164
> > > > +#define IMX8MN_CLK_SAI7_ROOT			165
> > > > +#define IMX8MN_CLK_SAI7_IPG			166
> > > > +#define IMX8MN_CLK_SDMA1_ROOT			167
> > > > +#define IMX8MN_CLK_SDMA2_ROOT			168
> > > > +#define IMX8MN_CLK_UART1_ROOT			169
> > > > +#define IMX8MN_CLK_UART2_ROOT			170
> > > > +#define IMX8MN_CLK_UART3_ROOT			171
> > > > +#define IMX8MN_CLK_UART4_ROOT			172
> > > > +#define IMX8MN_CLK_USB1_CTRL_ROOT		173
> > > > +#define IMX8MN_CLK_USDHC1_ROOT			174
> > > > +#define IMX8MN_CLK_USDHC2_ROOT			175
> > > > +#define IMX8MN_CLK_WDOG1_ROOT			176
> > > > +#define IMX8MN_CLK_WDOG2_ROOT			177
> > > > +#define IMX8MN_CLK_WDOG3_ROOT			178
> > > > +#define IMX8MN_CLK_GPU_BUS_ROOT			179
> > > > +#define IMX8MN_CLK_ASRC_ROOT			180
> > > > +#define IMX8MN_CLK_GPU3D_ROOT			181
> > > > +#define IMX8MN_CLK_PDM_ROOT			182
> > > > +#define IMX8MN_CLK_PDM_IPG			183
> > > > +#define IMX8MN_CLK_DISP_AXI_ROOT		184
> > > > +#define IMX8MN_CLK_DISP_APB_ROOT		185
> > > > +#define IMX8MN_CLK_DISP_PIXEL_ROOT		186
> > > > +#define IMX8MN_CLK_CAMERA_PIXEL_ROOT		187
> > > > +#define IMX8MN_CLK_USDHC3_ROOT			188
> > > > +#define IMX8MN_CLK_SDMA3_ROOT			189
> > > > +#define IMX8MN_CLK_TMU_ROOT			190
> > > > +#define IMX8MN_CLK_ARM				191
> > > > +#define IMX8MN_CLK_NAND_USDHC_BUS_RAWNAND_CLK	192
> > > > +#define IMX8MN_CLK_GPU_CORE_ROOT		193
> > > > +
> > > > +#define IMX8MN_CLK_END				194
> > > > +
> > > > +#endif
> > >
> > >
> > >
> > >
> > > Best regards,
> > >
> > > Lukasz Majewski
> > >
> > > --
> > >
> > > DENX Software Engineering GmbH,      Managing Director: Wolfgang
> > > Denk HRB 165235 Munich, Office: Kirchenstr.5, D-82194 Groebenzell,
> > > Germany Phone: (+49)-8142-66989-59 Fax: (+49)-8142-66989-80 Email:
> > > lukma at denx.de
> 
> 
> 
> 
> Best regards,
> 
> Lukasz Majewski
> 
> --
> 
> DENX Software Engineering GmbH,      Managing Director: Wolfgang Denk
> HRB 165235 Munich, Office: Kirchenstr.5, D-82194 Groebenzell, Germany
> Phone: (+49)-8142-66989-59 Fax: (+49)-8142-66989-80 Email:
> lukma at denx.de

^ permalink raw reply	[flat|nested] 75+ messages in thread

* [U-Boot] [PATCH V2 51/51] imx: add i.MX8MN DDR4 board support
  2019-07-10  8:34   ` Lukasz Majewski
@ 2019-07-10 10:05     ` Peng Fan
  2019-07-10 12:18       ` Lukasz Majewski
  0 siblings, 1 reply; 75+ messages in thread
From: Peng Fan @ 2019-07-10 10:05 UTC (permalink / raw)
  To: u-boot

> Subject: Re: [U-Boot] [PATCH V2 51/51] imx: add i.MX8MN DDR4 board
> support
> 
[...]
> > +
> > MX8MM_IOMUXC_NAND_CE1_B_USDHC3_STROBE		0x190
> 
> Those changes looks identical. Why do you need to change those lines?
> (Wrong formatting) ?

Wrongly added. Drop in V3.

> 
> >  		>;
> > +};
[...]
> 
> > diff --git a/arch/arm/dts/imx8mn-ddr4-evk.dts
> > b/arch/arm/dts/imx8mn-ddr4-evk.dts new file mode 100644
> > index 0000000000..9b2c1727a8
> > --- /dev/null
> > +++ b/arch/arm/dts/imx8mn-ddr4-evk.dts
> 
> DTS files shall be added in a separate commit, to avoid one very large
> one when you add the board.

Fix in V3.

> 
> > @@ -0,0 +1,221 @@
> > +	{ 0x3d400498, 0x03ff0000 },
> > +	{ 0x3d40049c, 0x01000e00 },
> > +	{ 0x3d4004a0, 0x03ff0000 },
> > +};
> 
> Isn't there auto training code for i.MX8 as it is for i.MX6Q?
> 
> For example:
> https://gitlab.denx.de/u-boot/u-boot/blob/master/arch/arm/mach-imx/mx6
> /ddr.c
> https://gitlab.denx.de/u-boot/u-boot/blob/master/arch/arm/mach-imx/ddr
> mc-vf610-calibration.c

The DDR FW will do auto training. The DDR controller is
complicated and different from i.MX6.


> 
> 
> > +
> > +/* PHY Initialize Configuration */
> > +struct dram_cfg_param ddr_ddrphy_cfg[] = {
> > +};
[....]
> > +
> 
> The list of binary data is quite impressive for i.MX8

There are many many many registers in the DDRC in i.MX8M needs
to configured.

> 
> > +struct dram_fsp_msg ddr_dram_fsp_msg[] = {
[..]
> > +{
> > +	struct wdog_regs *wdog = (struct wdog_regs *)WDOG1_BASE_ADDR;
> > +
> > +	imx_iomux_v3_setup_multiple_pads(wdog_pads,
> 
> Shouldn't those pins be configured via DTS/DM? As fair as I see this is
> the imx8mn_evk.c file (which seems not to be the SPL).

DM WDOG is not enabled here. Just use reset_cpu to do external reset

> 
> > ARRAY_SIZE(wdog_pads)); +
> > +	set_wdog_reset(wdog);
> > +
> > +	imx_iomux_v3_setup_multiple_pads(uart_pads,
> > ARRAY_SIZE(uart_pads)); +
> > +	init_uart_clk(1);
> 
> This also seems like not DM/DTS code.

We not enable DM UART.

> 
> > +
> > +	return 0;
> > +}
> > +
> > +#ifdef CONFIG_BOARD_POSTCLK_INIT
> > +int board_postclk_init(void)
> > +{
> > +	/* TODO */
> > +	return 0;
> > +}
> > +#endif
> > +
> > +int dram_init(void)
> > +{
> > +	/* rom_pointer[1] contains the size of TEE occupies */
> > +	if (rom_pointer[1])
> > +		gd->ram_size = PHYS_SDRAM_SIZE - rom_pointer[1];
> > +	else
> > +		gd->ram_size = PHYS_SDRAM_SIZE;
> > +
> > +	return 0;
> > +}
> > +
> > +#ifdef CONFIG_OF_BOARD_SETUP
> > +int ft_board_setup(void *blob, bd_t *bd)
> > +{
> > +	return 0;
> > +}
> > +#endif
> > +
> > +int board_init(void)
> > +{
> > +	return 0;
> > +}
> > +
> > +int board_mmc_get_env_dev(int devno)
> > +{
> > +	return devno - 1;
> > +}
> 
> Shouldn't the number of mmc device be get via alias defined in DTS (or
> assigned automatically)?
> 
> What is the purpose of this function?

mmc_get_env_dev will call this function. devno is the controller index
inside SoC, however not every controller is enabled in a board.

> 
> > +
> > +int board_late_init(void)
> > +{
> > +#ifdef CONFIG_ENV_VARS_UBOOT_RUNTIME_CONFIG
> > +	env_set("board_name", "DDR4 EVK");
> > +	env_set("board_rev", "iMX8MN");
> > +#endif
> > +	return 0;
> > +}
> > diff --git a/board/freescale/imx8mn_evk/spl.c
> > b/board/freescale/imx8mn_evk/spl.c new file mode 100644
> > index 0000000000..aa5f37fde0
> > --- /dev/null
> > +++ b/board/freescale/imx8mn_evk/spl.c
> > @@ -0,0 +1,90 @@
> > +// SPDX-License-Identifier: GPL-2.0+
> > +/*
> > + * Copyright 2019 NXP
> > + */
> > +
> > +#include <common.h>
> > +#include <spl.h>
> > +#include <asm/io.h>
> > +#include <errno.h>
> > +#include <asm/arch/imx8mn_pins.h>
> > +#include <asm/arch/sys_proto.h>
> > +#include <asm/arch/clock.h>
> > +#include <asm/gpio.h>
> > +#include <asm/arch/ddr.h>
> > +#include <asm/mach-imx/boot_mode.h>
> > +#include <asm/mach-imx/gpio.h>
> > +#include <asm/mach-imx/iomux-v3.h>
> > +#include <asm/mach-imx/mxc_i2c.h>
> > +
> > +#include <dm/uclass.h>
> > +#include <dm/device.h>
> > +#include <dm/uclass-internal.h>
> > +#include <dm/device-internal.h>
> > +
> > +DECLARE_GLOBAL_DATA_PTR;
> > +
> > +int spl_board_boot_device(enum boot_device boot_dev_spl)
> > +{
> > +	return BOOT_DEVICE_BOOTROM;
> > +}
> > +
> > +void spl_dram_init(void)
> > +{
> > +	ddr_init(&dram_timing);
> > +}
> > +
> > +void spl_board_init(void)
> > +{
> > +	struct udevice *dev;
> > +
> > +	puts("Normal Boot\n");
> > +
> > +	uclass_find_first_device(UCLASS_CLK, &dev);
> > +
> > +	for (; dev; uclass_find_next_device(&dev)) {
> > +		if (device_probe(dev))
> > +			continue;
> 
> Is this correct that in the SPL you call probe on all UCLASS_CLK
> devices registered for i.MX8?

Any issue you forseen?

> 
> > +	}
> > +}
> > +
> > +#ifdef CONFIG_SPL_LOAD_FIT
> > +int board_fit_config_name_match(const char *name)
> > +{
> > +	/* Just empty function now - can't decide what to choose */
> > +	debug("%s: %s\n", __func__, name);
> > +
> > +	return 0;
> > +}
> > +#endif
> > +
> > +void board_init_f(ulong dummy)
> > +{
> > +	int ret;
> > +
> > +	arch_cpu_init();
> > +
> > +	init_uart_clk(1);
> > +
> > +	board_early_init_f();
> > +
> > +	timer_init();
> > +
> > +	preloader_console_init();
> > +
> > +	/* Clear the BSS. */
> > +	memset(__bss_start, 0, __bss_end - __bss_start);
> > +
> > +	ret = spl_init();
> > +	if (ret) {
> > +		debug("spl_init() failed: %d\n", ret);
> > +		hang();
> > +	}
> > +
> > +	enable_tzc380();
> > +
> > +	/* DDR initialization */
> > +	spl_dram_init();
> > +
> > +	board_init_r(NULL, 0);
> > +}
> > diff --git a/configs/imx8mn_ddr4_evk_defconfig
> > b/configs/imx8mn_ddr4_evk_defconfig new file mode 100644
> > index 0000000000..01e10fc427
> > --- /dev/null
> > +++ b/configs/imx8mn_ddr4_evk_defconfig
> > @@ -0,0 +1,53 @@
> > +CONFIG_ARM=y
> > +CONFIG_ARCH_IMX8M=y
> > +CONFIG_SYS_TEXT_BASE=0x40200000
> > +CONFIG_SPL_GPIO_SUPPORT=y
> > +CONFIG_SPL_LIBCOMMON_SUPPORT=y
> > +CONFIG_SPL_LIBGENERIC_SUPPORT=y
> > +CONFIG_SYS_MALLOC_F_LEN=0x6000
> > +CONFIG_TARGET_IMX8MN_EVK=y
> > +CONFIG_SPL_SERIAL_SUPPORT=y
> > +CONFIG_SPL=y
> > +CONFIG_IMX_ROMAPI_LOADADDR=0x48000000
> > +CONFIG_FIT=y
> > +CONFIG_FIT_EXTERNAL_OFFSET=0x3000
> > +CONFIG_SPL_LOAD_FIT=y
> > +CONFIG_SPL_FIT_GENERATOR="arch/arm/mach-imx/mkimage_fit_atf.sh"
> >
> +CONFIG_SYS_EXTRA_OPTIONS="IMX_CONFIG=arch/arm/mach-imx/imx8m
> /imximage-8mn-ddr4.cfg"
> > +CONFIG_DEFAULT_FDT_FILE="fsl-imx8mn-ddr4-evk.dtb"
> > +CONFIG_SPL_TEXT_BASE=0x912000
> > +CONFIG_SPL_BOARD_INIT=y
> > +CONFIG_SPL_BOOTROM_SUPPORT=y
> > +CONFIG_SPL_SEPARATE_BSS=y
> > +CONFIG_SPL_I2C_SUPPORT=y
> > +CONFIG_HUSH_PARSER=y
> > +CONFIG_CMD_CLK=y
> > +CONFIG_CMD_GPIO=y
> > +CONFIG_CMD_I2C=y
> > +CONFIG_CMD_CACHE=y
> > +CONFIG_CMD_REGULATOR=y
> > +CONFIG_CMD_EXT2=y
> > +CONFIG_CMD_EXT4=y
> > +CONFIG_CMD_EXT4_WRITE=y
> > +CONFIG_CMD_FAT=y
> > +CONFIG_OF_CONTROL=y
> > +CONFIG_SPL_OF_CONTROL=y
> > +CONFIG_DEFAULT_DEVICE_TREE="imx8mm-evk"
> > +CONFIG_SPL_DM=y
> > +CONFIG_SPL_CLK=y
> > +CONFIG_CLK_IMX8MN=y
> > +CONFIG_DM_GPIO=y
> > +CONFIG_MXC_GPIO=y
> > +CONFIG_DM_I2C=y
> > +CONFIG_SYS_I2C_MXC=y
> > +CONFIG_DM_MMC=y
> > +CONFIG_PHYLIB=y
> > +CONFIG_DM_ETH=y
> > +CONFIG_PINCTRL=y
> > +CONFIG_SPL_PINCTRL=y
> > +CONFIG_PINCTRL_IMX8M=y
> > +CONFIG_DM_REGULATOR=y
> > +CONFIG_DM_REGULATOR_FIXED=y
> > +CONFIG_DM_REGULATOR_GPIO=y
> > +CONFIG_MXC_UART=y
> > +CONFIG_DM_THERMAL=y
> 
> You could also from the beginning enable CONFIG_WDT and
> CONFIG_SYSRESET
> (as i.MX6 already uses it).

I'll try.

> 
> > diff --git a/include/configs/imx8mn_evk.h
> > b/include/configs/imx8mn_evk.h new file mode 100644
> > index 0000000000..6ec8a2e362
> > --- /dev/null
> > +++ b/include/configs/imx8mn_evk.h
> > @@ -0,0 +1,198 @@
> > +/* SPDX-License-Identifier: GPL-2.0+ */
> > +/*
> > + * Copyright 2018 NXP
> > + */
> > +
> > +#ifndef __IMX8MN_EVK_H
> > +#define __IMX8MN_EVK_H
> > +
> > +#include <linux/sizes.h>
> > +#include <asm/arch/imx-regs.h>
> > +
> > +#ifdef CONFIG_SECURE_BOOT
> > +#define CONFIG_CSF_SIZE			0x2000 /* 8K region */
> > +#endif
> > +
> > +#define CONFIG_SPL_MAX_SIZE		(148 * 1024)
> > +#define CONFIG_SYS_MONITOR_LEN		(512 * 1024)
> > +#define CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_USE_SECTOR
> > +#define CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_SECTOR	0x300
> > +#define CONFIG_SYS_MMCSD_FS_BOOT_PARTITION	1
> > +#define CONFIG_SYS_UBOOT_BASE	\
> > +	(QSPI0_AMBA_BASE +
> CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_SECTOR *
> > 512) +
> > +#ifdef CONFIG_SPL_BUILD
> > +/*#define CONFIG_ENABLE_DDR_TRAINING_DEBUG*/
> > +#define CONFIG_SPL_WATCHDOG_SUPPORT
> > +#define CONFIG_SPL_DRIVERS_MISC_SUPPORT
> > +#define CONFIG_SPL_POWER_SUPPORT
> > +#define
> > CONFIG_SPL_LDSCRIPT		"arch/arm/cpu/armv8/u-boot-spl.lds"
> > +#define CONFIG_SPL_STACK		0x95fff0 +#define
> > CONFIG_SPL_BSS_START_ADDR	0x00950000 +#define
> > CONFIG_SPL_BSS_MAX_SIZE		0x2000	/* 8 KB */
> 
> Please fix globally -> replace 0x2000 -> SZ_8K from
> include/linux/sizes.h

Fix in V3.

> 
> > +#define CONFIG_SYS_SPL_MALLOC_START	0x42200000 +#define
> > CONFIG_SYS_SPL_MALLOC_SIZE	0x80000	/* 64 KB */ +#define
> > CONFIG_SYS_ICACHE_OFF +#define CONFIG_SYS_DCACHE_OFF
> > +
> > +/* malloc f used before GD_FLG_FULL_MALLOC_INIT set */
> > +#define CONFIG_MALLOC_F_ADDR		0x00940000
> > +
> > +/* For RAW image gives a error info not panic */
> > +#define CONFIG_SPL_ABORT_ON_RAW_IMAGE
> > +
> > +#undef CONFIG_DM_MMC
> > +#undef CONFIG_DM_PMIC
> > +#undef CONFIG_DM_PMIC_PFUZE100
> > +
> > +#define CONFIG_ENV_VARS_UBOOT_RUNTIME_CONFIG
> > +
> > +#endif
> > +
> > +#define CONFIG_REMAKE_ELF
> > +
> > +#define CONFIG_BOARD_EARLY_INIT_F
> > +#define CONFIG_BOARD_POSTCLK_INIT
> > +#define CONFIG_BOARD_LATE_INIT
> > +
> > +/* Flat Device Tree Definitions */
> > +#define CONFIG_OF_BOARD_SETUP
> > +
> > +#undef CONFIG_CMD_EXPORTENV
> > +#undef CONFIG_CMD_IMPORTENV
> > +#undef CONFIG_CMD_IMLS
> > +
> > +#undef CONFIG_CMD_CRC32
> > +#undef CONFIG_BOOTM_NETBSD
> > +
> > +/* Initial environment variables */
> > +#define CONFIG_EXTRA_ENV_SETTINGS		\
> > +	"script=boot.scr\0" \
> > +	"image=Image\0" \
> > +	"console=ttymxc1,115200
> > earlycon=ec_imx6q,0x30890000,115200\0" \
> > +	"fdt_addr=0x43000000\0"			\
> > +	"fdt_high=0xffffffffffffffff\0"		\
> > +	"boot_fdt=try\0" \
> > +	"fdt_file=" CONFIG_DEFAULT_FDT_FILE "\0" \
> > +	"initrd_addr=0x43800000\0"		\
> > +	"initrd_high=0xffffffffffffffff\0" \
> > +	"mmcdev="__stringify(CONFIG_SYS_MMC_ENV_DEV)"\0" \
> > +	"mmcpart=" __stringify(CONFIG_SYS_MMC_IMG_LOAD_PART) "\0" \
> > +	"mmcroot=" CONFIG_MMCROOT " rootwait rw\0" \
> > +	"mmcautodetect=yes\0" \
> > +	"mmcargs=setenv bootargs console=${console}
> > root=${mmcroot}\0 " \
> > +	"loadbootscript=fatload mmc ${mmcdev}:${mmcpart} ${loadaddr}
> > ${script};\0" \
> > +	"bootscript=echo Running bootscript from mmc ...; " \
> > +		"source\0" \
> > +	"loadimage=fatload mmc ${mmcdev}:${mmcpart} ${loadaddr}
> > ${image}\0" \
> > +	"loadfdt=fatload mmc ${mmcdev}:${mmcpart} ${fdt_addr}
> > ${fdt_file}\0" \
> > +	"mmcboot=echo Booting from mmc ...; " \
> > +		"run mmcargs; " \
> > +		"if test ${boot_fdt} = yes || test ${boot_fdt} =
> > try; then " \
> > +			"if run loadfdt; then " \
> > +				"booti ${loadaddr} - ${fdt_addr}; " \
> 
> Please correct me if I'm wrong, but why do you use 'booti' (and
> presumably boot Image?).
> 
> Please use fitImage (in think that it is mature enough to be used for
> new ports - other imx SoCs use it already for some time);
> 
> It can be called as: bootm ${loadaddr}#conf@${fdt_conf}

No. We not switch to FIT when uboot booting kernel.

> 
> 
> > +			"else " \
> > +				"echo WARN: Cannot load the DT; " \
> > +			"fi; " \
> > +		"else " \
> > +			"echo wait for boot; " \
> > +		"fi;\0" \
> > +	"netargs=setenv bootargs console=${console} " \
> > +		"root=/dev/nfs " \
> > +		"ip=dhcp nfsroot=${serverip}:${nfsroot},v3,tcp\0" \
> > +	"netboot=echo Booting from net ...; " \
> > +		"run netargs;  " \
> > +		"if test ${ip_dyn} = yes; then " \
> > +			"setenv get_cmd dhcp; " \
> > +		"else " \
> > +			"setenv get_cmd tftp; " \
> > +		"fi; " \
> > +		"${get_cmd} ${loadaddr} ${image}; " \
> > +		"if test ${boot_fdt} = yes || test ${boot_fdt} =
> > try; then " \
> > +			"if ${get_cmd} ${fdt_addr} ${fdt_file}; then
> > " \
> > +				"booti ${loadaddr} - ${fdt_addr}; " \
> > +			"else " \
> > +				"echo WARN: Cannot load the DT; " \
> > +			"fi; " \
> > +		"else " \
> > +			"booti; " \
> > +		"fi;\0"
> > +
> > +#define CONFIG_BOOTCOMMAND \
> > +	   "mmc dev ${mmcdev}; if mmc rescan; then " \
> > +		   "if run loadbootscript; then " \
> > +			   "run bootscript; " \
> > +		   "else " \
> > +			   "if run loadimage; then " \
> > +				   "run mmcboot; " \
> > +			   "else run netboot; " \
> > +			   "fi; " \
> > +		   "fi; " \
> > +	   "else booti ${loadaddr} - ${fdt_addr}; fi"
> > +
> > +/* Link Definitions */
> > +#define CONFIG_LOADADDR			0x40480000
> > +
> > +#define CONFIG_SYS_LOAD_ADDR           CONFIG_LOADADDR
> > +
> > +#define CONFIG_SYS_INIT_RAM_ADDR        0x40000000
> > +#define CONFIG_SYS_INIT_RAM_SIZE        0x80000
> > +#define CONFIG_SYS_INIT_SP_OFFSET \
> > +	(CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
> > +#define CONFIG_SYS_INIT_SP_ADDR \
> > +	(CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET)
> > +
> > +#define CONFIG_ENV_OVERWRITE
> > +#if defined(CONFIG_ENV_IS_IN_MMC)
> > +#define CONFIG_ENV_OFFSET               (64 * SZ_64K)
> > +#endif
> > +#define CONFIG_ENV_SIZE			0x1000
> > +#define CONFIG_SYS_MMC_ENV_DEV		0   /* USDHC2 */
> > +#define CONFIG_MMCROOT			"/dev/mmcblk1p2"  /*
> > USDHC2 */ +
> > +/* Size of malloc() pool */
> > +#define CONFIG_SYS_MALLOC_LEN		SZ_32M
> > +
> > +#define CONFIG_SYS_SDRAM_BASE           0x40000000
> > +#define PHYS_SDRAM                      0x40000000
> > +#define PHYS_SDRAM_SIZE			0x80000000 /* 2GB DDR
> > */ +
> > +#define CONFIG_SYS_MEMTEST_START    PHYS_SDRAM
> > +#define CONFIG_SYS_MEMTEST_END
> (CONFIG_SYS_MEMTEST_START +
> > (PHYS_SDRAM_SIZE >> 1)) +
> > +#define CONFIG_BAUDRATE			115200
> > +
> > +#define CONFIG_MXC_UART_BASE		UART2_BASE_ADDR
> > +
> > +/* Monitor Command Prompt */
> > +#undef CONFIG_SYS_PROMPT
> > +#define CONFIG_SYS_PROMPT		"u-boot=> "
> > +#define CONFIG_SYS_PROMPT_HUSH_PS2	"> "
> > +#define CONFIG_SYS_CBSIZE		2048
> > +#define CONFIG_SYS_MAXARGS		64
> > +#define CONFIG_SYS_BARGSIZE		CONFIG_SYS_CBSIZE
> > +#define CONFIG_SYS_PBSIZE		(CONFIG_SYS_CBSIZE + \
> > +					sizeof(CONFIG_SYS_PROMPT) +
> > 16) +
> > +#define CONFIG_IMX_BOOTAUX
> 
> Has the i.MX8 the use case for IMX_BOOTAUX - if not please remove it.


i.MX8M use bootaux to kick M4

> 
> > +
> > +/* USDHC */
> > +#define CONFIG_CMD_MMC
> > +#define CONFIG_FSL_ESDHC
> > +#define CONFIG_FSL_USDHC
> > +
> > +#define CONFIG_SYS_FSL_USDHC_NUM	2
> > +#define CONFIG_SYS_FSL_ESDHC_ADDR	0
> 
> Some of the above are in Kconfig.
> 
> > +
> > +#define CONFIG_SUPPORT_EMMC_BOOT	/* eMMC specific */
> > +#define CONFIG_SYS_MMC_IMG_LOAD_PART	1
> > +
> > +#define CONFIG_CMD_FUSE
> > +
> > +#define CONFIG_SYS_I2C_MXC_I2C1		/* enable I2C bus 1 */
> > +#define CONFIG_SYS_I2C_MXC_I2C2		/* enable I2C bus 2 */
> > +#define CONFIG_SYS_I2C_MXC_I2C3		/* enable I2C bus 3 */
> 
> > +#define CONFIG_SYS_I2C_SPEED		100000
> 
> Those #defines (I2C related) are already supported in Kconfig. Please
> use them.
> 
> 
> Please review above defines and move to Kconfig.

Sure.

Thanks,
Peng.

> 
> > +
> > +#define CONFIG_OF_SYSTEM_SETUP
> > +#endif
> 
> 
> 
> 
> Best regards,
> 
> Lukasz Majewski
> 
> --
> 
> DENX Software Engineering GmbH,      Managing Director: Wolfgang Denk
> HRB 165235 Munich, Office: Kirchenstr.5, D-82194 Groebenzell, Germany
> Phone: (+49)-8142-66989-59 Fax: (+49)-8142-66989-80 Email:
> lukma at denx.de

^ permalink raw reply	[flat|nested] 75+ messages in thread

* [U-Boot] [PATCH V2 51/51] imx: add i.MX8MN DDR4 board support
  2019-07-10 10:05     ` Peng Fan
@ 2019-07-10 12:18       ` Lukasz Majewski
  0 siblings, 0 replies; 75+ messages in thread
From: Lukasz Majewski @ 2019-07-10 12:18 UTC (permalink / raw)
  To: u-boot

Hi Peng,

> > Subject: Re: [U-Boot] [PATCH V2 51/51] imx: add i.MX8MN DDR4 board
> > support
> >   
> [...]
> > > +
> > > MX8MM_IOMUXC_NAND_CE1_B_USDHC3_STROBE		0x190  
> > 
> > Those changes looks identical. Why do you need to change those
> > lines? (Wrong formatting) ?  
> 
> Wrongly added. Drop in V3.
> 
> >   
> > >  		>;  
> > > +};  
> [...]
> >   
> > > diff --git a/arch/arm/dts/imx8mn-ddr4-evk.dts
> > > b/arch/arm/dts/imx8mn-ddr4-evk.dts new file mode 100644
> > > index 0000000000..9b2c1727a8
> > > --- /dev/null
> > > +++ b/arch/arm/dts/imx8mn-ddr4-evk.dts  
> > 
> > DTS files shall be added in a separate commit, to avoid one very
> > large one when you add the board.  
> 
> Fix in V3.
> 
> >   
> > > @@ -0,0 +1,221 @@
> > > +	{ 0x3d400498, 0x03ff0000 },
> > > +	{ 0x3d40049c, 0x01000e00 },
> > > +	{ 0x3d4004a0, 0x03ff0000 },
> > > +};  
> > 
> > Isn't there auto training code for i.MX8 as it is for i.MX6Q?
> > 
> > For example:
> > https://gitlab.denx.de/u-boot/u-boot/blob/master/arch/arm/mach-imx/mx6
> > /ddr.c
> > https://gitlab.denx.de/u-boot/u-boot/blob/master/arch/arm/mach-imx/ddr
> > mc-vf610-calibration.c  
> 
> The DDR FW will do auto training. 

Shouldn't there be any code to assist the training itself ?

> The DDR controller is
> complicated and different from i.MX6.

I guess that it has some capabilities to do the training in HW, the SW
only needs to feed input data and maybe start the process and check
results.

> 
> 
> > 
> >   
> > > +
> > > +/* PHY Initialize Configuration */
> > > +struct dram_cfg_param ddr_ddrphy_cfg[] = {
> > > +};  
> [....]
> > > +  
> > 
> > The list of binary data is quite impressive for i.MX8  
> 
> There are many many many registers in the DDRC in i.MX8M needs
> to configured.

First code for i.MX6 looked in a similar way. And after some time it
turned out that it could be written in C, not as a table of binary
blobs.

Is here also the similar situation?

Or to ask differently - isn't it possible to explain what your are
changing and for what purpose? 

> 
> >   
> > > +struct dram_fsp_msg ddr_dram_fsp_msg[] = {  
> [..]
> > > +{
> > > +	struct wdog_regs *wdog = (struct wdog_regs
> > > *)WDOG1_BASE_ADDR; +
> > > +	imx_iomux_v3_setup_multiple_pads(wdog_pads,  
> > 
> > Shouldn't those pins be configured via DTS/DM? As fair as I see
> > this is the imx8mn_evk.c file (which seems not to be the SPL).  
> 
> DM WDOG is not enabled here. 

If it is not enabled then the code shall be removed.

> Just use reset_cpu to do external reset

You shall use SYSRESET for that.

> 
> >   
> > > ARRAY_SIZE(wdog_pads)); +
> > > +	set_wdog_reset(wdog);
> > > +
> > > +	imx_iomux_v3_setup_multiple_pads(uart_pads,
> > > ARRAY_SIZE(uart_pads)); +
> > > +	init_uart_clk(1);  
> > 
> > This also seems like not DM/DTS code.  
> 
> We not enable DM UART.

This is u-boot proper, so DM UART shall be enabled.

> 
> >   
> > > +
> > > +	return 0;
> > > +}
> > > +
> > > +#ifdef CONFIG_BOARD_POSTCLK_INIT
> > > +int board_postclk_init(void)
> > > +{
> > > +	/* TODO */
> > > +	return 0;
> > > +}
> > > +#endif
> > > +
> > > +int dram_init(void)
> > > +{
> > > +	/* rom_pointer[1] contains the size of TEE occupies */
> > > +	if (rom_pointer[1])
> > > +		gd->ram_size = PHYS_SDRAM_SIZE - rom_pointer[1];
> > > +	else
> > > +		gd->ram_size = PHYS_SDRAM_SIZE;
> > > +
> > > +	return 0;
> > > +}
> > > +
> > > +#ifdef CONFIG_OF_BOARD_SETUP
> > > +int ft_board_setup(void *blob, bd_t *bd)
> > > +{
> > > +	return 0;
> > > +}
> > > +#endif
> > > +
> > > +int board_init(void)
> > > +{
> > > +	return 0;
> > > +}
> > > +
> > > +int board_mmc_get_env_dev(int devno)
> > > +{
> > > +	return devno - 1;
> > > +}  
> > 
> > Shouldn't the number of mmc device be get via alias defined in DTS
> > (or assigned automatically)?
> > 
> > What is the purpose of this function?  
> 
> mmc_get_env_dev will call this function. devno is the controller index

Why do you need the index if you have DM_MMC enabled? The struct device
shall be enough to perform all the necessary operations.

> inside SoC, however not every controller is enabled in a board.

I may be wrong, but this shall not be needed in DM_MMC supporting board.

> 
> >   
> > > +
> > > +int board_late_init(void)
> > > +{
> > > +#ifdef CONFIG_ENV_VARS_UBOOT_RUNTIME_CONFIG
> > > +	env_set("board_name", "DDR4 EVK");
> > > +	env_set("board_rev", "iMX8MN");
> > > +#endif
> > > +	return 0;
> > > +}
> > > diff --git a/board/freescale/imx8mn_evk/spl.c
> > > b/board/freescale/imx8mn_evk/spl.c new file mode 100644
> > > index 0000000000..aa5f37fde0
> > > --- /dev/null
> > > +++ b/board/freescale/imx8mn_evk/spl.c
> > > @@ -0,0 +1,90 @@
> > > +// SPDX-License-Identifier: GPL-2.0+
> > > +/*
> > > + * Copyright 2019 NXP
> > > + */
> > > +
> > > +#include <common.h>
> > > +#include <spl.h>
> > > +#include <asm/io.h>
> > > +#include <errno.h>
> > > +#include <asm/arch/imx8mn_pins.h>
> > > +#include <asm/arch/sys_proto.h>
> > > +#include <asm/arch/clock.h>
> > > +#include <asm/gpio.h>
> > > +#include <asm/arch/ddr.h>
> > > +#include <asm/mach-imx/boot_mode.h>
> > > +#include <asm/mach-imx/gpio.h>
> > > +#include <asm/mach-imx/iomux-v3.h>
> > > +#include <asm/mach-imx/mxc_i2c.h>
> > > +
> > > +#include <dm/uclass.h>
> > > +#include <dm/device.h>
> > > +#include <dm/uclass-internal.h>
> > > +#include <dm/device-internal.h>
> > > +
> > > +DECLARE_GLOBAL_DATA_PTR;
> > > +
> > > +int spl_board_boot_device(enum boot_device boot_dev_spl)
> > > +{
> > > +	return BOOT_DEVICE_BOOTROM;
> > > +}
> > > +
> > > +void spl_dram_init(void)
> > > +{
> > > +	ddr_init(&dram_timing);
> > > +}
> > > +
> > > +void spl_board_init(void)
> > > +{
> > > +	struct udevice *dev;
> > > +
> > > +	puts("Normal Boot\n");
> > > +
> > > +	uclass_find_first_device(UCLASS_CLK, &dev);
> > > +
> > > +	for (; dev; uclass_find_next_device(&dev)) {
> > > +		if (device_probe(dev))
> > > +			continue;  
> > 
> > Is this correct that in the SPL you call probe on all UCLASS_CLK
> > devices registered for i.MX8?  
> 
> Any issue you forseen?

It is just identical to what CCF is doing :-)

> 
> >   
> > > +	}
> > > +}
> > > +
> > > +#ifdef CONFIG_SPL_LOAD_FIT
> > > +int board_fit_config_name_match(const char *name)
> > > +{
> > > +	/* Just empty function now - can't decide what to choose
> > > */
> > > +	debug("%s: %s\n", __func__, name);
> > > +
> > > +	return 0;
> > > +}
> > > +#endif
> > > +
> > > +void board_init_f(ulong dummy)
> > > +{
> > > +	int ret;
> > > +
> > > +	arch_cpu_init();
> > > +
> > > +	init_uart_clk(1);
> > > +
> > > +	board_early_init_f();
> > > +
> > > +	timer_init();
> > > +
> > > +	preloader_console_init();
> > > +
> > > +	/* Clear the BSS. */
> > > +	memset(__bss_start, 0, __bss_end - __bss_start);
> > > +
> > > +	ret = spl_init();
> > > +	if (ret) {
> > > +		debug("spl_init() failed: %d\n", ret);
> > > +		hang();
> > > +	}
> > > +
> > > +	enable_tzc380();
> > > +
> > > +	/* DDR initialization */
> > > +	spl_dram_init();
> > > +
> > > +	board_init_r(NULL, 0);
> > > +}
> > > diff --git a/configs/imx8mn_ddr4_evk_defconfig
> > > b/configs/imx8mn_ddr4_evk_defconfig new file mode 100644
> > > index 0000000000..01e10fc427
> > > --- /dev/null
> > > +++ b/configs/imx8mn_ddr4_evk_defconfig
> > > @@ -0,0 +1,53 @@
> > > +CONFIG_ARM=y
> > > +CONFIG_ARCH_IMX8M=y
> > > +CONFIG_SYS_TEXT_BASE=0x40200000
> > > +CONFIG_SPL_GPIO_SUPPORT=y
> > > +CONFIG_SPL_LIBCOMMON_SUPPORT=y
> > > +CONFIG_SPL_LIBGENERIC_SUPPORT=y
> > > +CONFIG_SYS_MALLOC_F_LEN=0x6000
> > > +CONFIG_TARGET_IMX8MN_EVK=y
> > > +CONFIG_SPL_SERIAL_SUPPORT=y
> > > +CONFIG_SPL=y
> > > +CONFIG_IMX_ROMAPI_LOADADDR=0x48000000
> > > +CONFIG_FIT=y
> > > +CONFIG_FIT_EXTERNAL_OFFSET=0x3000
> > > +CONFIG_SPL_LOAD_FIT=y
> > > +CONFIG_SPL_FIT_GENERATOR="arch/arm/mach-imx/mkimage_fit_atf.sh"
> > >  
> > +CONFIG_SYS_EXTRA_OPTIONS="IMX_CONFIG=arch/arm/mach-imx/imx8m
> > /imximage-8mn-ddr4.cfg"  
> > > +CONFIG_DEFAULT_FDT_FILE="fsl-imx8mn-ddr4-evk.dtb"
> > > +CONFIG_SPL_TEXT_BASE=0x912000
> > > +CONFIG_SPL_BOARD_INIT=y
> > > +CONFIG_SPL_BOOTROM_SUPPORT=y
> > > +CONFIG_SPL_SEPARATE_BSS=y
> > > +CONFIG_SPL_I2C_SUPPORT=y
> > > +CONFIG_HUSH_PARSER=y
> > > +CONFIG_CMD_CLK=y
> > > +CONFIG_CMD_GPIO=y
> > > +CONFIG_CMD_I2C=y
> > > +CONFIG_CMD_CACHE=y
> > > +CONFIG_CMD_REGULATOR=y
> > > +CONFIG_CMD_EXT2=y
> > > +CONFIG_CMD_EXT4=y
> > > +CONFIG_CMD_EXT4_WRITE=y
> > > +CONFIG_CMD_FAT=y
> > > +CONFIG_OF_CONTROL=y
> > > +CONFIG_SPL_OF_CONTROL=y
> > > +CONFIG_DEFAULT_DEVICE_TREE="imx8mm-evk"
> > > +CONFIG_SPL_DM=y
> > > +CONFIG_SPL_CLK=y
> > > +CONFIG_CLK_IMX8MN=y
> > > +CONFIG_DM_GPIO=y
> > > +CONFIG_MXC_GPIO=y
> > > +CONFIG_DM_I2C=y
> > > +CONFIG_SYS_I2C_MXC=y
> > > +CONFIG_DM_MMC=y
> > > +CONFIG_PHYLIB=y
> > > +CONFIG_DM_ETH=y
> > > +CONFIG_PINCTRL=y
> > > +CONFIG_SPL_PINCTRL=y
> > > +CONFIG_PINCTRL_IMX8M=y
> > > +CONFIG_DM_REGULATOR=y
> > > +CONFIG_DM_REGULATOR_FIXED=y
> > > +CONFIG_DM_REGULATOR_GPIO=y
> > > +CONFIG_MXC_UART=y
> > > +CONFIG_DM_THERMAL=y  
> > 
> > You could also from the beginning enable CONFIG_WDT and
> > CONFIG_SYSRESET
> > (as i.MX6 already uses it).  
> 
> I'll try.
> 
> >   
> > > diff --git a/include/configs/imx8mn_evk.h
> > > b/include/configs/imx8mn_evk.h new file mode 100644
> > > index 0000000000..6ec8a2e362
> > > --- /dev/null
> > > +++ b/include/configs/imx8mn_evk.h
> > > @@ -0,0 +1,198 @@
> > > +/* SPDX-License-Identifier: GPL-2.0+ */
> > > +/*
> > > + * Copyright 2018 NXP
> > > + */
> > > +
> > > +#ifndef __IMX8MN_EVK_H
> > > +#define __IMX8MN_EVK_H
> > > +
> > > +#include <linux/sizes.h>
> > > +#include <asm/arch/imx-regs.h>
> > > +
> > > +#ifdef CONFIG_SECURE_BOOT
> > > +#define CONFIG_CSF_SIZE			0x2000 /* 8K
> > > region */ +#endif
> > > +
> > > +#define CONFIG_SPL_MAX_SIZE		(148 * 1024)
> > > +#define CONFIG_SYS_MONITOR_LEN		(512 * 1024)
> > > +#define CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_USE_SECTOR
> > > +#define CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_SECTOR	0x300
> > > +#define CONFIG_SYS_MMCSD_FS_BOOT_PARTITION	1
> > > +#define CONFIG_SYS_UBOOT_BASE	\
> > > +	(QSPI0_AMBA_BASE +  
> > CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_SECTOR *  
> > > 512) +
> > > +#ifdef CONFIG_SPL_BUILD
> > > +/*#define CONFIG_ENABLE_DDR_TRAINING_DEBUG*/
> > > +#define CONFIG_SPL_WATCHDOG_SUPPORT
> > > +#define CONFIG_SPL_DRIVERS_MISC_SUPPORT
> > > +#define CONFIG_SPL_POWER_SUPPORT
> > > +#define
> > > CONFIG_SPL_LDSCRIPT		"arch/arm/cpu/armv8/u-boot-spl.lds"
> > > +#define CONFIG_SPL_STACK		0x95fff0 +#define
> > > CONFIG_SPL_BSS_START_ADDR	0x00950000 +#define
> > > CONFIG_SPL_BSS_MAX_SIZE		0x2000	/* 8 KB */  
> > 
> > Please fix globally -> replace 0x2000 -> SZ_8K from
> > include/linux/sizes.h  
> 
> Fix in V3.
> 
> >   
> > > +#define CONFIG_SYS_SPL_MALLOC_START	0x42200000 +#define
> > > CONFIG_SYS_SPL_MALLOC_SIZE	0x80000	/* 64 KB */
> > > +#define CONFIG_SYS_ICACHE_OFF +#define CONFIG_SYS_DCACHE_OFF
> > > +
> > > +/* malloc f used before GD_FLG_FULL_MALLOC_INIT set */
> > > +#define CONFIG_MALLOC_F_ADDR		0x00940000
> > > +
> > > +/* For RAW image gives a error info not panic */
> > > +#define CONFIG_SPL_ABORT_ON_RAW_IMAGE
> > > +
> > > +#undef CONFIG_DM_MMC
> > > +#undef CONFIG_DM_PMIC
> > > +#undef CONFIG_DM_PMIC_PFUZE100
> > > +
> > > +#define CONFIG_ENV_VARS_UBOOT_RUNTIME_CONFIG
> > > +
> > > +#endif
> > > +
> > > +#define CONFIG_REMAKE_ELF
> > > +
> > > +#define CONFIG_BOARD_EARLY_INIT_F
> > > +#define CONFIG_BOARD_POSTCLK_INIT
> > > +#define CONFIG_BOARD_LATE_INIT
> > > +
> > > +/* Flat Device Tree Definitions */
> > > +#define CONFIG_OF_BOARD_SETUP
> > > +
> > > +#undef CONFIG_CMD_EXPORTENV
> > > +#undef CONFIG_CMD_IMPORTENV
> > > +#undef CONFIG_CMD_IMLS
> > > +
> > > +#undef CONFIG_CMD_CRC32
> > > +#undef CONFIG_BOOTM_NETBSD
> > > +
> > > +/* Initial environment variables */
> > > +#define CONFIG_EXTRA_ENV_SETTINGS		\
> > > +	"script=boot.scr\0" \
> > > +	"image=Image\0" \
> > > +	"console=ttymxc1,115200
> > > earlycon=ec_imx6q,0x30890000,115200\0" \
> > > +	"fdt_addr=0x43000000\0"			\
> > > +	"fdt_high=0xffffffffffffffff\0"		\
> > > +	"boot_fdt=try\0" \
> > > +	"fdt_file=" CONFIG_DEFAULT_FDT_FILE "\0" \
> > > +	"initrd_addr=0x43800000\0"		\
> > > +	"initrd_high=0xffffffffffffffff\0" \
> > > +	"mmcdev="__stringify(CONFIG_SYS_MMC_ENV_DEV)"\0" \
> > > +	"mmcpart=" __stringify(CONFIG_SYS_MMC_IMG_LOAD_PART)
> > > "\0" \
> > > +	"mmcroot=" CONFIG_MMCROOT " rootwait rw\0" \
> > > +	"mmcautodetect=yes\0" \
> > > +	"mmcargs=setenv bootargs console=${console}
> > > root=${mmcroot}\0 " \
> > > +	"loadbootscript=fatload mmc ${mmcdev}:${mmcpart}
> > > ${loadaddr} ${script};\0" \
> > > +	"bootscript=echo Running bootscript from mmc ...; " \
> > > +		"source\0" \
> > > +	"loadimage=fatload mmc ${mmcdev}:${mmcpart} ${loadaddr}
> > > ${image}\0" \
> > > +	"loadfdt=fatload mmc ${mmcdev}:${mmcpart} ${fdt_addr}
> > > ${fdt_file}\0" \
> > > +	"mmcboot=echo Booting from mmc ...; " \
> > > +		"run mmcargs; " \
> > > +		"if test ${boot_fdt} = yes || test ${boot_fdt} =
> > > try; then " \
> > > +			"if run loadfdt; then " \
> > > +				"booti ${loadaddr} -
> > > ${fdt_addr}; " \  
> > 
> > Please correct me if I'm wrong, but why do you use 'booti' (and
> > presumably boot Image?).
> > 
> > Please use fitImage (in think that it is mature enough to be used
> > for new ports - other imx SoCs use it already for some time);
> > 
> > It can be called as: bootm ${loadaddr}#conf@${fdt_conf}  
> 
> No. We not switch to FIT when uboot booting kernel.

This is strange. I can understand your objection to FitImage when you
wrap u-boot (to allow security IP block to calculate the checksum
effectively as it needs the proper image format).

However, I don't see any issues why you cannot use fitImage for booting
plain kernel.

Are there any technical difficulties for doing that? Do you have any
extra requirements ?

> 
> > 
> >   
> > > +			"else " \
> > > +				"echo WARN: Cannot load the DT;
> > > " \
> > > +			"fi; " \
> > > +		"else " \
> > > +			"echo wait for boot; " \
> > > +		"fi;\0" \
> > > +	"netargs=setenv bootargs console=${console} " \
> > > +		"root=/dev/nfs " \
> > > +		"ip=dhcp
> > > nfsroot=${serverip}:${nfsroot},v3,tcp\0" \
> > > +	"netboot=echo Booting from net ...; " \
> > > +		"run netargs;  " \
> > > +		"if test ${ip_dyn} = yes; then " \
> > > +			"setenv get_cmd dhcp; " \
> > > +		"else " \
> > > +			"setenv get_cmd tftp; " \
> > > +		"fi; " \
> > > +		"${get_cmd} ${loadaddr} ${image}; " \
> > > +		"if test ${boot_fdt} = yes || test ${boot_fdt} =
> > > try; then " \
> > > +			"if ${get_cmd} ${fdt_addr} ${fdt_file};
> > > then " \
> > > +				"booti ${loadaddr} -
> > > ${fdt_addr}; " \
> > > +			"else " \
> > > +				"echo WARN: Cannot load the DT;
> > > " \
> > > +			"fi; " \
> > > +		"else " \
> > > +			"booti; " \
> > > +		"fi;\0"
> > > +
> > > +#define CONFIG_BOOTCOMMAND \
> > > +	   "mmc dev ${mmcdev}; if mmc rescan; then " \
> > > +		   "if run loadbootscript; then " \
> > > +			   "run bootscript; " \
> > > +		   "else " \
> > > +			   "if run loadimage; then " \
> > > +				   "run mmcboot; " \
> > > +			   "else run netboot; " \
> > > +			   "fi; " \
> > > +		   "fi; " \
> > > +	   "else booti ${loadaddr} - ${fdt_addr}; fi"
> > > +
> > > +/* Link Definitions */
> > > +#define CONFIG_LOADADDR			0x40480000
> > > +
> > > +#define CONFIG_SYS_LOAD_ADDR           CONFIG_LOADADDR
> > > +
> > > +#define CONFIG_SYS_INIT_RAM_ADDR        0x40000000
> > > +#define CONFIG_SYS_INIT_RAM_SIZE        0x80000
> > > +#define CONFIG_SYS_INIT_SP_OFFSET \
> > > +	(CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
> > > +#define CONFIG_SYS_INIT_SP_ADDR \
> > > +	(CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET)
> > > +
> > > +#define CONFIG_ENV_OVERWRITE
> > > +#if defined(CONFIG_ENV_IS_IN_MMC)
> > > +#define CONFIG_ENV_OFFSET               (64 * SZ_64K)
> > > +#endif
> > > +#define CONFIG_ENV_SIZE			0x1000
> > > +#define CONFIG_SYS_MMC_ENV_DEV		0   /* USDHC2 */
> > > +#define
> > > CONFIG_MMCROOT			"/dev/mmcblk1p2"  /* USDHC2
> > > */ + +/* Size of malloc() pool */
> > > +#define CONFIG_SYS_MALLOC_LEN		SZ_32M
> > > +
> > > +#define CONFIG_SYS_SDRAM_BASE           0x40000000
> > > +#define PHYS_SDRAM                      0x40000000
> > > +#define PHYS_SDRAM_SIZE			0x80000000 /* 2GB
> > > DDR */ +
> > > +#define CONFIG_SYS_MEMTEST_START    PHYS_SDRAM
> > > +#define CONFIG_SYS_MEMTEST_END  
> > (CONFIG_SYS_MEMTEST_START +  
> > > (PHYS_SDRAM_SIZE >> 1)) +
> > > +#define CONFIG_BAUDRATE			115200
> > > +
> > > +#define CONFIG_MXC_UART_BASE		UART2_BASE_ADDR
> > > +
> > > +/* Monitor Command Prompt */
> > > +#undef CONFIG_SYS_PROMPT
> > > +#define CONFIG_SYS_PROMPT		"u-boot=> "
> > > +#define CONFIG_SYS_PROMPT_HUSH_PS2	"> "
> > > +#define CONFIG_SYS_CBSIZE		2048
> > > +#define CONFIG_SYS_MAXARGS		64
> > > +#define CONFIG_SYS_BARGSIZE		CONFIG_SYS_CBSIZE
> > > +#define CONFIG_SYS_PBSIZE		(CONFIG_SYS_CBSIZE + \
> > > +
> > > sizeof(CONFIG_SYS_PROMPT) + 16) +
> > > +#define CONFIG_IMX_BOOTAUX  
> > 
> > Has the i.MX8 the use case for IMX_BOOTAUX - if not please remove
> > it.  
> 
> 
> i.MX8M use bootaux to kick M4

Ok.

> 
> >   
> > > +
> > > +/* USDHC */
> > > +#define CONFIG_CMD_MMC
> > > +#define CONFIG_FSL_ESDHC
> > > +#define CONFIG_FSL_USDHC
> > > +
> > > +#define CONFIG_SYS_FSL_USDHC_NUM	2
> > > +#define CONFIG_SYS_FSL_ESDHC_ADDR	0  
> > 
> > Some of the above are in Kconfig.
> >   
> > > +
> > > +#define CONFIG_SUPPORT_EMMC_BOOT	/* eMMC specific */
> > > +#define CONFIG_SYS_MMC_IMG_LOAD_PART	1
> > > +
> > > +#define CONFIG_CMD_FUSE
> > > +
> > > +#define CONFIG_SYS_I2C_MXC_I2C1		/* enable I2C bus
> > > 1 */ +#define CONFIG_SYS_I2C_MXC_I2C2		/* enable
> > > I2C bus 2 */ +#define CONFIG_SYS_I2C_MXC_I2C3		/*
> > > enable I2C bus 3 */  
> >   
> > > +#define CONFIG_SYS_I2C_SPEED		100000  
> > 
> > Those #defines (I2C related) are already supported in Kconfig.
> > Please use them.
> > 
> > 
> > Please review above defines and move to Kconfig.  
> 
> Sure.
> 
> Thanks,
> Peng.
> 
> >   
> > > +
> > > +#define CONFIG_OF_SYSTEM_SETUP
> > > +#endif  
> > 
> > 
> > 
> > 
> > Best regards,
> > 
> > Lukasz Majewski
> > 
> > --
> > 
> > DENX Software Engineering GmbH,      Managing Director: Wolfgang
> > Denk HRB 165235 Munich, Office: Kirchenstr.5, D-82194 Groebenzell,
> > Germany Phone: (+49)-8142-66989-59 Fax: (+49)-8142-66989-80 Email:
> > lukma at denx.de  




Best regards,

Lukasz Majewski

--

DENX Software Engineering GmbH,      Managing Director: Wolfgang Denk
HRB 165235 Munich, Office: Kirchenstr.5, D-82194 Groebenzell, Germany
Phone: (+49)-8142-66989-59 Fax: (+49)-8142-66989-80 Email: lukma at denx.de
-------------- next part --------------
A non-text attachment was scrubbed...
Name: not available
Type: application/pgp-signature
Size: 488 bytes
Desc: OpenPGP digital signature
URL: <http://lists.denx.de/pipermail/u-boot/attachments/20190710/1630b913/attachment.sig>

^ permalink raw reply	[flat|nested] 75+ messages in thread

* [U-Boot] [PATCH V2 04/51] i2c: mxc: add CONFIG_CLK support
  2019-07-08  1:38 ` [U-Boot] [PATCH V2 04/51] i2c: mxc: add CONFIG_CLK support Peng Fan
  2019-07-10  8:03   ` Lukasz Majewski
@ 2019-07-10 14:10   ` Schrempf Frieder
  2019-07-11  6:43     ` Peng Fan
  1 sibling, 1 reply; 75+ messages in thread
From: Schrempf Frieder @ 2019-07-10 14:10 UTC (permalink / raw)
  To: u-boot

Hi Peng,

On 08.07.19 03:38, Peng Fan wrote:
> When CONFIG_CLK enabled, use CLK UCLASS for clk related settings.
> 
> Signed-off-by: Peng Fan <peng.fan@nxp.com>
> ---
>   arch/arm/include/asm/mach-imx/mxc_i2c.h |  6 ++++++
>   drivers/i2c/mxc_i2c.c                   | 17 +++++++++++++++++
>   2 files changed, 23 insertions(+)
> 
> diff --git a/arch/arm/include/asm/mach-imx/mxc_i2c.h b/arch/arm/include/asm/mach-imx/mxc_i2c.h
> index 8e1ea9af19..81fd981444 100644
> --- a/arch/arm/include/asm/mach-imx/mxc_i2c.h
> +++ b/arch/arm/include/asm/mach-imx/mxc_i2c.h
> @@ -6,6 +6,9 @@
>   #define __ASM_ARCH_MXC_MXC_I2C_H__
>   #include <asm-generic/gpio.h>
>   #include <asm/mach-imx/iomux-v3.h>
> +#if CONFIG_IS_ENABLED(CLK)
> +#include <clk.h>
> +#endif
>   
>   struct i2c_pin_ctrl {
>   	iomux_v3_cfg_t i2c_mode;
> @@ -47,6 +50,9 @@ struct mxc_i2c_bus {
>   	ulong driver_data;
>   	int speed;
>   	struct i2c_pads_info *pads_info;
> +#if CONFIG_IS_ENABLED(CLK)
> +	struct clk per_clk;
> +#endif
>   #ifndef CONFIG_DM_I2C
>   	int (*idle_bus_fn)(void *p);
>   	void *idle_bus_data;
> diff --git a/drivers/i2c/mxc_i2c.c b/drivers/i2c/mxc_i2c.c
> index 23119cce65..2e157bca58 100644
> --- a/drivers/i2c/mxc_i2c.c
> +++ b/drivers/i2c/mxc_i2c.c

I think this patch should also contain the following diff:

@@ -149,7 +149,11 @@ static uint8_t i2c_imx_get_clk(struct mxc_i2c_bus 
*i2c_bus, unsigned int rate)
  #endif

         /* Divider value calculation */
+#if CONFIG_IS_ENABLED(CLK)
+       i2c_clk_rate = clk_get_rate(&i2c_bus->per_clk);
+#else
         i2c_clk_rate = mxc_get_clock(MXC_I2C_CLK);
+#endif
         div = (i2c_clk_rate + rate - 1) / rate;
         if (div < i2c_clk_div[0][0])
                 clk_div = 0;

Regards,
Frieder

> @@ -890,9 +890,22 @@ static int mxc_i2c_probe(struct udevice *bus)
>   	i2c_bus->bus = bus;
>   
>   	/* Enable clk */
> +#if CONFIG_IS_ENABLED(CLK)
> +	ret = clk_get_by_index(bus, 0, &i2c_bus->per_clk);
> +	if (ret) {
> +		printf("Failed to get i2c clk\n");
> +		return ret;
> +	}
> +	ret = clk_enable(&i2c_bus->per_clk);
> +	if (ret) {
> +		printf("Failed to enable i2c clk\n");
> +		return ret;
> +	}
> +#else
>   	ret = enable_i2c_clk(1, bus->seq);
>   	if (ret < 0)
>   		return ret;
> +#endif
>   
>   	/*
>   	 * See Documentation/devicetree/bindings/i2c/i2c-imx.txt
> @@ -919,7 +932,11 @@ static int mxc_i2c_probe(struct udevice *bus)
>   	ret = i2c_idle_bus(i2c_bus);
>   	if (ret < 0) {
>   		/* Disable clk */
> +#if CONFIG_IS_ENABLED(CLK)
> +		clk_disable(&i2c_bus->per_clk);
> +#else
>   		enable_i2c_clk(0, bus->seq);
> +#endif
>   		return ret;
>   	}
>   
> 

^ permalink raw reply	[flat|nested] 75+ messages in thread

* [U-Boot] [PATCH V2 28/51] clk: imx: add i.MX8MM clk driver
  2019-07-08  1:39 ` [U-Boot] [PATCH V2 28/51] clk: imx: add i.MX8MM clk driver Peng Fan
@ 2019-07-10 14:22   ` Schrempf Frieder
  0 siblings, 0 replies; 75+ messages in thread
From: Schrempf Frieder @ 2019-07-10 14:22 UTC (permalink / raw)
  To: u-boot

Hi Peng,

On 08.07.19 03:39, Peng Fan wrote:
> Add i.MX8MM clk driver support.
> 
> Signed-off-by: Peng Fan <peng.fan@nxp.com>
> ---
>   arch/arm/mach-imx/imx8m/clock_imx8mm.c | 203 +++++++++++++++++----------------
>   drivers/clk/imx/Makefile               |   1 +
>   drivers/clk/imx/clk-imx8mm.c           | 106 +++++++++++++++++
>   3 files changed, 211 insertions(+), 99 deletions(-)
>   create mode 100644 drivers/clk/imx/clk-imx8mm.c
> 
> diff --git a/arch/arm/mach-imx/imx8m/clock_imx8mm.c b/arch/arm/mach-imx/imx8m/clock_imx8mm.c
> index 07399023d5..541561f276 100644
> --- a/arch/arm/mach-imx/imx8m/clock_imx8mm.c
> +++ b/arch/arm/mach-imx/imx8m/clock_imx8mm.c
> @@ -119,6 +119,110 @@ void init_wdog_clk(void)
>   	clock_enable(CCGR_WDOG3, 1);
>   }
>   
> +static int intpll_configure(enum pll_clocks pll, ulong freq)
> +{
> +	void __iomem *pll_gnrl_ctl, __iomem *pll_div_ctl;
> +	u32 pll_div_ctl_val, pll_clke_masks;
> +
> +	switch (pll) {
> +	case ANATOP_SYSTEM_PLL1:
> +		pll_gnrl_ctl = &ana_pll->sys_pll1_gnrl_ctl;
> +		pll_div_ctl = &ana_pll->sys_pll1_div_ctl;
> +		pll_clke_masks = INTPLL_DIV20_CLKE_MASK |
> +			INTPLL_DIV10_CLKE_MASK | INTPLL_DIV8_CLKE_MASK |
> +			INTPLL_DIV6_CLKE_MASK | INTPLL_DIV5_CLKE_MASK |
> +			INTPLL_DIV4_CLKE_MASK | INTPLL_DIV3_CLKE_MASK |
> +			INTPLL_DIV2_CLKE_MASK | INTPLL_CLKE_MASK;
> +		break;
> +	case ANATOP_SYSTEM_PLL2:
> +		pll_gnrl_ctl = &ana_pll->sys_pll2_gnrl_ctl;
> +		pll_div_ctl = &ana_pll->sys_pll2_div_ctl;
> +		pll_clke_masks = INTPLL_DIV20_CLKE_MASK |
> +			INTPLL_DIV10_CLKE_MASK | INTPLL_DIV8_CLKE_MASK |
> +			INTPLL_DIV6_CLKE_MASK | INTPLL_DIV5_CLKE_MASK |
> +			INTPLL_DIV4_CLKE_MASK | INTPLL_DIV3_CLKE_MASK |
> +			INTPLL_DIV2_CLKE_MASK | INTPLL_CLKE_MASK;
> +		break;
> +	case ANATOP_SYSTEM_PLL3:
> +		pll_gnrl_ctl = &ana_pll->sys_pll3_gnrl_ctl;
> +		pll_div_ctl = &ana_pll->sys_pll3_div_ctl;
> +		pll_clke_masks = INTPLL_CLKE_MASK;
> +		break;
> +	case ANATOP_ARM_PLL:
> +		pll_gnrl_ctl = &ana_pll->arm_pll_gnrl_ctl;
> +		pll_div_ctl = &ana_pll->arm_pll_div_ctl;
> +		pll_clke_masks = INTPLL_CLKE_MASK;
> +		break;
> +	case ANATOP_GPU_PLL:
> +		pll_gnrl_ctl = &ana_pll->gpu_pll_gnrl_ctl;
> +		pll_div_ctl = &ana_pll->gpu_pll_div_ctl;
> +		pll_clke_masks = INTPLL_CLKE_MASK;
> +		break;
> +	case ANATOP_VPU_PLL:
> +		pll_gnrl_ctl = &ana_pll->vpu_pll_gnrl_ctl;
> +		pll_div_ctl = &ana_pll->vpu_pll_div_ctl;
> +		pll_clke_masks = INTPLL_CLKE_MASK;
> +		break;
> +	default:
> +		return -EINVAL;
> +	};
> +
> +	switch (freq) {
> +	case MHZ(600):
> +		/* 24 * 0x12c / 3 / 2 ^ 2 */
> +		pll_div_ctl_val = INTPLL_MAIN_DIV_VAL(0x12c) |
> +			INTPLL_PRE_DIV_VAL(3) | INTPLL_POST_DIV_VAL(2);
> +		break;
> +	case MHZ(750):
> +		/* 24 * 0xfa / 2 / 2 ^ 2 */
> +		pll_div_ctl_val = INTPLL_MAIN_DIV_VAL(0xfa) |
> +			INTPLL_PRE_DIV_VAL(2) | INTPLL_POST_DIV_VAL(2);
> +		break;
> +	case MHZ(800):
> +		/* 24 * 0x190 / 3 / 2 ^ 2 */
> +		pll_div_ctl_val = INTPLL_MAIN_DIV_VAL(0x190) |
> +			INTPLL_PRE_DIV_VAL(3) | INTPLL_POST_DIV_VAL(2);
> +		break;
> +	case MHZ(1000):
> +		/* 24 * 0xfa / 3 / 2 ^ 1 */
> +		pll_div_ctl_val = INTPLL_MAIN_DIV_VAL(0xfa) |
> +			INTPLL_PRE_DIV_VAL(3) | INTPLL_POST_DIV_VAL(1);
> +		break;
> +	case MHZ(1200):
> +		/* 24 * 0xc8 / 2 / 2 ^ 1 */
> +		pll_div_ctl_val = INTPLL_MAIN_DIV_VAL(0xc8) |
> +			INTPLL_PRE_DIV_VAL(2) | INTPLL_POST_DIV_VAL(1);
> +		break;
> +	case MHZ(2000):
> +		/* 24 * 0xfa / 3 / 2 ^ 0 */
> +		pll_div_ctl_val = INTPLL_MAIN_DIV_VAL(0xfa) |
> +			INTPLL_PRE_DIV_VAL(3) | INTPLL_POST_DIV_VAL(0);
> +		break;
> +	default:
> +		return -EINVAL;
> +	};
> +	/* Bypass clock and set lock to pll output lock */
> +	setbits_le32(pll_gnrl_ctl, INTPLL_BYPASS_MASK |
> +		     INTPLL_LOCK_SEL_MASK);
> +	/* Enable reset */
> +	clrbits_le32(pll_gnrl_ctl, INTPLL_RST_MASK);
> +	/* Configure */
> +	writel(pll_div_ctl_val, pll_div_ctl);
> +
> +	__udelay(100);
> +
> +	/* Disable reset */
> +	setbits_le32(pll_gnrl_ctl, INTPLL_RST_MASK);
> +	/* Wait Lock */
> +	while (!(readl(pll_gnrl_ctl) & INTPLL_LOCK_MASK))
> +		;
> +	/* Clear bypass */
> +	clrbits_le32(pll_gnrl_ctl, INTPLL_BYPASS_MASK);
> +	setbits_le32(pll_gnrl_ctl, pll_clke_masks);
> +
> +	return 0;
> +}
> +
>   int clock_init(void)
>   {
>   	u32 val_cfg0;
> @@ -467,105 +571,6 @@ int fracpll_configure(enum pll_clocks pll, u32 freq)
>   	return 0;
>   }
>   
> -int intpll_configure(enum pll_clocks pll, ulong freq)
> -{
> -	void __iomem *pll_gnrl_ctl, __iomem *pll_div_ctl;
> -	u32 pll_div_ctl_val, pll_clke_masks;
> -
> -	switch (pll) {
> -	case ANATOP_SYSTEM_PLL1:
> -		pll_gnrl_ctl = &ana_pll->sys_pll1_gnrl_ctl;
> -		pll_div_ctl = &ana_pll->sys_pll1_div_ctl;
> -		pll_clke_masks = INTPLL_DIV20_CLKE_MASK |
> -			INTPLL_DIV10_CLKE_MASK | INTPLL_DIV8_CLKE_MASK |
> -			INTPLL_DIV6_CLKE_MASK | INTPLL_DIV5_CLKE_MASK |
> -			INTPLL_DIV4_CLKE_MASK | INTPLL_DIV3_CLKE_MASK |
> -			INTPLL_DIV2_CLKE_MASK | INTPLL_CLKE_MASK;
> -		break;
> -	case ANATOP_SYSTEM_PLL2:
> -		pll_gnrl_ctl = &ana_pll->sys_pll2_gnrl_ctl;
> -		pll_div_ctl = &ana_pll->sys_pll2_div_ctl;
> -		pll_clke_masks = INTPLL_DIV20_CLKE_MASK |
> -			INTPLL_DIV10_CLKE_MASK | INTPLL_DIV8_CLKE_MASK |
> -			INTPLL_DIV6_CLKE_MASK | INTPLL_DIV5_CLKE_MASK |
> -			INTPLL_DIV4_CLKE_MASK | INTPLL_DIV3_CLKE_MASK |
> -			INTPLL_DIV2_CLKE_MASK | INTPLL_CLKE_MASK;
> -		break;
> -	case ANATOP_SYSTEM_PLL3:
> -		pll_gnrl_ctl = &ana_pll->sys_pll3_gnrl_ctl;
> -		pll_div_ctl = &ana_pll->sys_pll3_div_ctl;
> -		pll_clke_masks = INTPLL_CLKE_MASK;
> -		break;
> -	case ANATOP_ARM_PLL:
> -		pll_gnrl_ctl = &ana_pll->arm_pll_gnrl_ctl;
> -		pll_div_ctl = &ana_pll->arm_pll_div_ctl;
> -		pll_clke_masks = INTPLL_CLKE_MASK;
> -		break;
> -	case ANATOP_GPU_PLL:
> -		pll_gnrl_ctl = &ana_pll->gpu_pll_gnrl_ctl;
> -		pll_div_ctl = &ana_pll->gpu_pll_div_ctl;
> -		pll_clke_masks = INTPLL_CLKE_MASK;
> -		break;
> -	case ANATOP_VPU_PLL:
> -		pll_gnrl_ctl = &ana_pll->vpu_pll_gnrl_ctl;
> -		pll_div_ctl = &ana_pll->vpu_pll_div_ctl;
> -		pll_clke_masks = INTPLL_CLKE_MASK;
> -		break;
> -	default:
> -		return -EINVAL;
> -	};
> -
> -	switch (freq) {
> -	case MHZ(750):
> -		/* 24 * 0xfa / 2 / 2 ^ 2 */
> -		pll_div_ctl_val = INTPLL_MAIN_DIV_VAL(0xfa) |
> -			INTPLL_PRE_DIV_VAL(2) | INTPLL_POST_DIV_VAL(2);
> -		break;
> -	case MHZ(800):
> -		/* 24 * 0x190 / 3 / 2 ^ 2 */
> -		pll_div_ctl_val = INTPLL_MAIN_DIV_VAL(0x190) |
> -			INTPLL_PRE_DIV_VAL(3) | INTPLL_POST_DIV_VAL(2);
> -		break;
> -	case MHZ(1000):
> -		/* 24 * 0xfa / 3 / 2 ^ 1 */
> -		pll_div_ctl_val = INTPLL_MAIN_DIV_VAL(0xfa) |
> -			INTPLL_PRE_DIV_VAL(3) | INTPLL_POST_DIV_VAL(1);
> -		break;
> -	case MHZ(1200):
> -		/* 24 * 0xc8 / 2 / 2 ^ 1 */
> -		pll_div_ctl_val = INTPLL_MAIN_DIV_VAL(0xc8) |
> -			INTPLL_PRE_DIV_VAL(2) | INTPLL_POST_DIV_VAL(1);
> -		break;
> -	case MHZ(2000):
> -		/* 24 * 0xfa / 3 / 2 ^ 0 */
> -		pll_div_ctl_val = INTPLL_MAIN_DIV_VAL(0xfa) |
> -			INTPLL_PRE_DIV_VAL(3) | INTPLL_POST_DIV_VAL(0);
> -		break;
> -	default:
> -		return -EINVAL;
> -	};
> -	/* Bypass clock and set lock to pll output lock */
> -	setbits_le32(pll_gnrl_ctl, INTPLL_BYPASS_MASK |
> -		     INTPLL_LOCK_SEL_MASK);
> -	/* Enable reset */
> -	clrbits_le32(pll_gnrl_ctl, INTPLL_RST_MASK);
> -	/* Configure */
> -	writel(pll_div_ctl_val, pll_div_ctl);
> -
> -	__udelay(100);
> -
> -	/* Disable reset */
> -	setbits_le32(pll_gnrl_ctl, INTPLL_RST_MASK);
> -	/* Wait Lock */
> -	while (!(readl(pll_gnrl_ctl) & INTPLL_LOCK_MASK))
> -		;
> -	/* Clear bypass */
> -	clrbits_le32(pll_gnrl_ctl, INTPLL_BYPASS_MASK);
> -	setbits_le32(pll_gnrl_ctl, pll_clke_masks);
> -
> -	return 0;
> -}
> -
>   u32 get_root_src_clk(enum clk_root_src root_src)
>   {
>   	switch (root_src) {
> diff --git a/drivers/clk/imx/Makefile b/drivers/clk/imx/Makefile
> index eb379c188a..b55566f2e9 100644
> --- a/drivers/clk/imx/Makefile
> +++ b/drivers/clk/imx/Makefile
> @@ -8,3 +8,4 @@ ifdef CONFIG_CLK_IMX8
>   obj-$(CONFIG_IMX8QXP) += clk-imx8qxp.o
>   obj-$(CONFIG_IMX8QM) += clk-imx8qm.o
>   endif
> +obj-$(CONFIG_CLK_IMX8MM) += clk-imx8mm.o
> diff --git a/drivers/clk/imx/clk-imx8mm.c b/drivers/clk/imx/clk-imx8mm.c
> new file mode 100644
> index 0000000000..1e0669494f
> --- /dev/null
> +++ b/drivers/clk/imx/clk-imx8mm.c
> @@ -0,0 +1,106 @@
> +// SPDX-License-Identifier: GPL-2.0
> +/*
> + * Copyright 2019 NXP
> + * Peng Fan <peng.fan@nxp.com>
> + */
> +
> +#include <common.h>
> +#include <clk-uclass.h>
> +#include <dm.h>
> +#include <asm/arch/clock.h>
> +#include <dt-bindings/clock/imx8mm-clock.h>
> +
> +static ulong imx8mm_clk_get_rate(struct clk *clk)
> +{
> +	debug("%s(#%lu)\n", __func__, clk->id);
> +
> +	switch (clk->id) {
> +	case IMX8MM_CLK_USDHC1_ROOT:
> +		return get_root_clk(USDHC1_CLK_ROOT);
> +	case IMX8MM_CLK_USDHC2_ROOT:
> +		return get_root_clk(USDHC2_CLK_ROOT);
> +	case IMX8MM_CLK_USDHC3_ROOT:
> +		return get_root_clk(USDHC3_CLK_ROOT);
> +	case IMX8MM_CLK_I2C1:

I tested I2C on my i.MX8MM board and it doesn't work (it did work with 
the CCF-based patches). It seems like IMX8MM_CLK_I2CX should be 
IMX8MM_CLK_I2CX_ROOT here and also for all the other occurrences below.
Changing this makes I2C work again.

And by the way: I'm not sure which side to take in the CCF or non-CCF 
discussion for i.MX8MM. I can understand both points of view and 
whichever decision is made I will support it, but it would be nice if we 
could settle for something soon.

Thanks,
Frieder

> +		return get_root_clk(I2C1_CLK_ROOT);
> +	case IMX8MM_CLK_I2C2:
> +		return get_root_clk(I2C2_CLK_ROOT);
> +	case IMX8MM_CLK_I2C3:
> +		return get_root_clk(I2C3_CLK_ROOT);
> +	case IMX8MM_CLK_I2C4:
> +		return get_root_clk(I2C4_CLK_ROOT);
> +	}
> +
> +	return 0;
> +}
> +
> +static int __imx8mm_clk_enable(struct clk *clk, bool enable)
> +{
> +	switch (clk->id) {
> +	case IMX8MM_CLK_USDHC1_ROOT:
> +		return clock_enable(CCGR_USDHC1, enable);
> +	case IMX8MM_CLK_USDHC2_ROOT:
> +		return clock_enable(CCGR_USDHC2, enable);
> +	case IMX8MM_CLK_USDHC3_ROOT:
> +		return clock_enable(CCGR_USDHC3, enable);
> +	case IMX8MM_CLK_I2C1:
> +		return clock_enable(CCGR_I2C1, enable);
> +	case IMX8MM_CLK_I2C2:
> +		return clock_enable(CCGR_I2C2, enable);
> +	case IMX8MM_CLK_I2C3:
> +		return clock_enable(CCGR_I2C3, enable);
> +	case IMX8MM_CLK_I2C4:
> +		return clock_enable(CCGR_I2C4, enable);
> +	}
> +
> +	return -EINVAL;
> +}
> +
> +static int imx8mm_clk_disable(struct clk *clk)
> +{
> +	debug("%s(#%lu)\n", __func__, clk->id);
> +
> +	return __imx8mm_clk_enable(clk, false);
> +}
> +
> +static int imx8mm_clk_enable(struct clk *clk)
> +{
> +	debug("%s(#%lu)\n", __func__, clk->id);
> +
> +	return __imx8mm_clk_enable(clk, true);
> +}
> +
> +static ulong imx8mm_clk_set_rate(struct clk *clk, unsigned long rate)
> +{
> +	debug("%s(#%lu)\n", __func__, clk->id);
> +
> +	/* TODO: */
> +
> +	return imx8mm_clk_get_rate(clk);
> +}
> +
> +static struct clk_ops imx8mm_clk_ops = {
> +	.set_rate = imx8mm_clk_set_rate,
> +	.get_rate = imx8mm_clk_get_rate,
> +	.enable = imx8mm_clk_enable,
> +	.disable = imx8mm_clk_disable,
> +};
> +
> +static int imx8mm_clk_probe(struct udevice *dev)
> +{
> +	return 0;
> +}
> +
> +static const struct udevice_id imx8mm_clk_ids[] = {
> +	{ .compatible = "fsl,imx8mm-ccm" },
> +	{ },
> +};
> +
> +U_BOOT_DRIVER(imx8mm_clk) = {
> +	.name = "clk_imx8mm",
> +	.id = UCLASS_CLK,
> +	.of_match = imx8mm_clk_ids,
> +	.ops = &imx8mm_clk_ops,
> +	.probe = imx8mm_clk_probe,
> +	.flags = DM_FLAG_PRE_RELOC,
> +};
> 

^ permalink raw reply	[flat|nested] 75+ messages in thread

* [U-Boot] [PATCH V2 04/51] i2c: mxc: add CONFIG_CLK support
  2019-07-10 14:10   ` Schrempf Frieder
@ 2019-07-11  6:43     ` Peng Fan
  0 siblings, 0 replies; 75+ messages in thread
From: Peng Fan @ 2019-07-11  6:43 UTC (permalink / raw)
  To: u-boot

> Subject: Re: [U-Boot] [PATCH V2 04/51] i2c: mxc: add CONFIG_CLK support
> 
> Hi Peng,
> 
> On 08.07.19 03:38, Peng Fan wrote:
> > When CONFIG_CLK enabled, use CLK UCLASS for clk related settings.
> >
> > Signed-off-by: Peng Fan <peng.fan@nxp.com>
> > ---
> >   arch/arm/include/asm/mach-imx/mxc_i2c.h |  6 ++++++
> >   drivers/i2c/mxc_i2c.c                   | 17 +++++++++++++++++
> >   2 files changed, 23 insertions(+)
> >
> > diff --git a/arch/arm/include/asm/mach-imx/mxc_i2c.h
> > b/arch/arm/include/asm/mach-imx/mxc_i2c.h
> > index 8e1ea9af19..81fd981444 100644
> > --- a/arch/arm/include/asm/mach-imx/mxc_i2c.h
> > +++ b/arch/arm/include/asm/mach-imx/mxc_i2c.h
> > @@ -6,6 +6,9 @@
> >   #define __ASM_ARCH_MXC_MXC_I2C_H__
> >   #include <asm-generic/gpio.h>
> >   #include <asm/mach-imx/iomux-v3.h>
> > +#if CONFIG_IS_ENABLED(CLK)
> > +#include <clk.h>
> > +#endif
> >
> >   struct i2c_pin_ctrl {
> >   	iomux_v3_cfg_t i2c_mode;
> > @@ -47,6 +50,9 @@ struct mxc_i2c_bus {
> >   	ulong driver_data;
> >   	int speed;
> >   	struct i2c_pads_info *pads_info;
> > +#if CONFIG_IS_ENABLED(CLK)
> > +	struct clk per_clk;
> > +#endif
> >   #ifndef CONFIG_DM_I2C
> >   	int (*idle_bus_fn)(void *p);
> >   	void *idle_bus_data;
> > diff --git a/drivers/i2c/mxc_i2c.c b/drivers/i2c/mxc_i2c.c index
> > 23119cce65..2e157bca58 100644
> > --- a/drivers/i2c/mxc_i2c.c
> > +++ b/drivers/i2c/mxc_i2c.c
> 
> I think this patch should also contain the following diff:
> 
> @@ -149,7 +149,11 @@ static uint8_t i2c_imx_get_clk(struct mxc_i2c_bus
> *i2c_bus, unsigned int rate)
>   #endif
> 
>          /* Divider value calculation */
> +#if CONFIG_IS_ENABLED(CLK)
> +       i2c_clk_rate = clk_get_rate(&i2c_bus->per_clk); #else
>          i2c_clk_rate = mxc_get_clock(MXC_I2C_CLK);
> +#endif
>          div = (i2c_clk_rate + rate - 1) / rate;
>          if (div < i2c_clk_div[0][0])
>                  clk_div = 0;

Thanks for reporting this. Yes, better to add the piece code for CLK.

Thanks,
Peng.

> 
> Regards,
> Frieder
> 
> > @@ -890,9 +890,22 @@ static int mxc_i2c_probe(struct udevice *bus)
> >   	i2c_bus->bus = bus;
> >
> >   	/* Enable clk */
> > +#if CONFIG_IS_ENABLED(CLK)
> > +	ret = clk_get_by_index(bus, 0, &i2c_bus->per_clk);
> > +	if (ret) {
> > +		printf("Failed to get i2c clk\n");
> > +		return ret;
> > +	}
> > +	ret = clk_enable(&i2c_bus->per_clk);
> > +	if (ret) {
> > +		printf("Failed to enable i2c clk\n");
> > +		return ret;
> > +	}
> > +#else
> >   	ret = enable_i2c_clk(1, bus->seq);
> >   	if (ret < 0)
> >   		return ret;
> > +#endif
> >
> >   	/*
> >   	 * See Documentation/devicetree/bindings/i2c/i2c-imx.txt
> > @@ -919,7 +932,11 @@ static int mxc_i2c_probe(struct udevice *bus)
> >   	ret = i2c_idle_bus(i2c_bus);
> >   	if (ret < 0) {
> >   		/* Disable clk */
> > +#if CONFIG_IS_ENABLED(CLK)
> > +		clk_disable(&i2c_bus->per_clk);
> > +#else
> >   		enable_i2c_clk(0, bus->seq);
> > +#endif
> >   		return ret;
> >   	}
> >
> >

^ permalink raw reply	[flat|nested] 75+ messages in thread

end of thread, other threads:[~2019-07-11  6:43 UTC | newest]

Thread overview: 75+ messages (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2019-07-08  1:38 [U-Boot] [PATCH V2 00/51] Support i.MX8MM/N Peng Fan
2019-07-08  1:38 ` [U-Boot] [PATCH V2 01/51] linux: compat: guard PAGE_SIZE Peng Fan
2019-07-08  1:38 ` [U-Boot] [PATCH V2 02/51] dm: clk: ignore default settings when node not valid Peng Fan
2019-07-08  1:38 ` [U-Boot] [PATCH V2 03/51] pinctrl: imx: use devfdt_get_addr_size_index Peng Fan
2019-07-08  1:38 ` [U-Boot] [PATCH V2 04/51] i2c: mxc: add CONFIG_CLK support Peng Fan
2019-07-10  8:03   ` Lukasz Majewski
2019-07-10  8:19     ` Peng Fan
2019-07-10 14:10   ` Schrempf Frieder
2019-07-11  6:43     ` Peng Fan
2019-07-08  1:38 ` [U-Boot] [PATCH V2 05/51] tools: imx8m_image: align spl bin image size Peng Fan
2019-07-08  1:38 ` [U-Boot] [PATCH V2 06/51] ddr: imx8m: fix ddr firmware location when enable SPL OF Peng Fan
2019-07-08  1:38 ` [U-Boot] [PATCH V2 07/51] tools: imx8mimage: fix HDMI/FIT parsing Peng Fan
2019-07-08  1:38 ` [U-Boot] [PATCH V2 08/51] imx8m: add image cfg for i.MX8MM lpddr4 Peng Fan
2019-07-08  1:39 ` [U-Boot] [PATCH V2 09/51] imx: add IMX8MQ kconfig entry Peng Fan
2019-07-08  1:39 ` [U-Boot] [PATCH V2 10/51] imx: add IMX8MM " Peng Fan
2019-07-08  1:39 ` [U-Boot] [PATCH V2 11/51] imx: imx8mm: add clock bindings header Peng Fan
2019-07-08  1:39 ` [U-Boot] [PATCH V2 12/51] imx: add i.MX8MM cpu type Peng Fan
2019-07-08  1:39 ` [U-Boot] [PATCH V2 13/51] imx: spl: add spl_board_boot_device for i.MX8MM Peng Fan
2019-07-08  1:39 ` [U-Boot] [PATCH V2 14/51] imx8m: update imx-regs " Peng Fan
2019-07-08  1:39 ` [U-Boot] [PATCH V2 15/51] imx: add get_cpu_rev support " Peng Fan
2019-07-08  1:39 ` [U-Boot] [PATCH V2 16/51] imx8m: rename clock to clock_imx8mq Peng Fan
2019-07-08  1:39 ` [U-Boot] [PATCH V2 17/51] imx8m: restructure clock.h Peng Fan
2019-07-08  1:39 ` [U-Boot] [PATCH V2 18/51] imx8m: add clk support for i.MX8MM Peng Fan
2019-07-08  9:07   ` Lukasz Majewski
2019-07-08  9:32     ` Peng Fan
2019-07-08 10:13       ` Lukasz Majewski
2019-07-10  0:49     ` Peng Fan
2019-07-10  7:22       ` Lukasz Majewski
2019-07-10  8:22         ` Peng Fan
2019-07-10  8:47           ` Lukasz Majewski
2019-07-08  1:39 ` [U-Boot] [PATCH V2 19/51] imx8m: soc: probe clk before relocation Peng Fan
2019-07-08  1:39 ` [U-Boot] [PATCH V2 20/51] imx8m: add pin header for i.MX8MM Peng Fan
2019-07-08  1:39 ` [U-Boot] [PATCH V2 21/51] imx: add i.MX8MM PE property Peng Fan
2019-07-08  1:39 ` [U-Boot] [PATCH V2 22/51] imx8m: Fix MMU table issue for OPTEE memory Peng Fan
2019-07-08  1:39 ` [U-Boot] [PATCH V2 23/51] imx8m: set BYPASS ID SWAP to avoid AXI bus errors Peng Fan
2019-07-08  1:39 ` [U-Boot] [PATCH V2 24/51] imx8m: Configure trustzone region 0 for non-secure access Peng Fan
2019-07-08  1:39 ` [U-Boot] [PATCH V2 25/51] imx8m: soc: enable SCTR clock before timer init Peng Fan
2019-07-08  1:39 ` [U-Boot] [PATCH V2 26/51] serial: Kconfig: make MXC_UART usable for MX7 and IMX8M Peng Fan
2019-07-08  1:39 ` [U-Boot] [PATCH V2 27/51] clk: imx: add Kconfig entry for i.MX8MM Peng Fan
2019-07-08  1:39 ` [U-Boot] [PATCH V2 28/51] clk: imx: add i.MX8MM clk driver Peng Fan
2019-07-10 14:22   ` Schrempf Frieder
2019-07-08  1:39 ` [U-Boot] [PATCH V2 29/51] imx: add i.MX8MM EVK board support Peng Fan
2019-07-08  1:39 ` [U-Boot] [PATCH V2 30/51] ddr: imx8m: Fix ddr4 driver build issue Peng Fan
2019-07-08  1:39 ` [U-Boot] [PATCH V2 31/51] imx8mq: Update the ddrc QoS setting for B1 chip Peng Fan
2019-07-08  1:40 ` [U-Boot] [PATCH V2 32/51] driver: ddr: Refine the ddr init driver on imx8m Peng Fan
2019-07-08  1:40 ` [U-Boot] [PATCH V2 33/51] ddr: imx8m: Fix the ddr init hang on imx8mq Peng Fan
2019-07-08  1:40 ` [U-Boot] [PATCH V2 34/51] imx: add i.MX8MN kconfig entry Peng Fan
2019-07-08  1:40 ` [U-Boot] [PATCH V2 35/51] imx8mn: support get_cpu_rev Peng Fan
2019-07-08  1:40 ` [U-Boot] [PATCH V2 36/51] imx8m: add clk support for i.MX8MN Peng Fan
2019-07-08  1:40 ` [U-Boot] [PATCH V2 37/51] imx8mn: set BYPASS ID SWAP to avoid AXI bus errors Peng Fan
2019-07-08  1:40 ` [U-Boot] [PATCH V2 38/51] imx: add i.MX8MN PE property Peng Fan
2019-07-08  1:40 ` [U-Boot] [PATCH V2 39/51] imx8mn: add pin header Peng Fan
2019-07-08  1:40 ` [U-Boot] [PATCH V2 40/51] imx: spl: use spl_board_boot_device for i.MX8MN Peng Fan
2019-07-08  1:40 ` [U-Boot] [PATCH V2 41/51] spl: pass args to board_return_to_bootrom Peng Fan
2019-07-10  6:23   ` Kever Yang
2019-07-10  8:09   ` Philipp Tomsich
2019-07-08  1:40 ` [U-Boot] [PATCH V2 42/51] imx: add rom api support Peng Fan
2019-07-08  1:40 ` [U-Boot] [PATCH V2 43/51] imx: cpu: restrict get_boot_device Peng Fan
2019-07-08  1:40 ` [U-Boot] [PATCH V2 44/51] imx8mn: add get_boot_device Peng Fan
2019-07-08  1:40 ` [U-Boot] [PATCH V2 45/51] tools: imx8mimage: add ROM VERSION Peng Fan
2019-07-08  1:40 ` [U-Boot] [PATCH V2 46/51] pinctrl: imx8m: support i.MX8MN Peng Fan
2019-07-08  1:40 ` [U-Boot] [PATCH V2 47/51] tools: imx8m_image: support ddr4 firmware Peng Fan
2019-07-08  1:40 ` [U-Boot] [PATCH V2 48/51] clk: imx: add i.MX8MN clk support Peng Fan
2019-07-08  1:40 ` [U-Boot] [PATCH V2 49/51] imx8m: add i.MX8MN ddr4 image cfg file Peng Fan
2019-07-08  1:40 ` [U-Boot] [PATCH V2 50/51] imx: add dtsi for i.MX8MN Peng Fan
2019-07-10  8:08   ` Lukasz Majewski
2019-07-10  8:09     ` Peng Fan
2019-07-10  8:44       ` Lukasz Majewski
2019-07-10  8:50         ` Peng Fan
2019-07-08  1:40 ` [U-Boot] [PATCH V2 51/51] imx: add i.MX8MN DDR4 board support Peng Fan
2019-07-10  8:34   ` Lukasz Majewski
2019-07-10 10:05     ` Peng Fan
2019-07-10 12:18       ` Lukasz Majewski
2019-07-08  8:47 ` [U-Boot] [PATCH V2 00/51] Support i.MX8MM/N Schrempf Frieder
2019-07-08  8:49   ` Peng Fan

This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.