All of lore.kernel.org
 help / color / mirror / Atom feed
From: Tom Rini <trini@konsulko.com>
To: u-boot@lists.denx.de
Subject: [U-Boot] [PATCH v3 01/16] arm: K3: j721e: Add basic support for J721E SoC definition
Date: Sun, 28 Jul 2019 17:47:00 -0400	[thread overview]
Message-ID: <20190728214700.GS20116@bill-the-cat> (raw)
In-Reply-To: <20190613045957.25133-2-lokeshvutla@ti.com>

On Thu, Jun 13, 2019 at 10:29:42AM +0530, Lokesh Vutla wrote:

> The J721E SoC belongs to the K3 Multicore SoC architecture platform,
> providing advanced system integration to enable lower system costs
> of automotive applications such as infotainment, cluster, premium
> Audio, Gateway, industrial and a range of broad market applications.
> This SoC is designed around reducing the system cost by eliminating
> the need of an external system MCU and is targeted towards ASIL-B/C
> certification/requirements in addition to allowing complex software
> and system use-cases.
> 
> Some highlights of this SoC are:
> * Dual Cortex-A72s in a single cluster, three clusters of lockstep
>   capable dual Cortex-R5F MCUs, Deep-learning Matrix Multiply Accelerator(MMA),
>   C7x floating point Vector DSP, Two C66x floating point DSPs.
> * 3D GPU PowerVR Rogue 8XE GE8430
> * Vision Processing Accelerator (VPAC) with image signal processor and Depth
>   and Motion Processing Accelerator (DMPAC)
> * Two Gigabit Industrial Communication Subsystems (ICSSG), each with dual
>   PRUs and dual RTUs
> * Two CSI2.0 4L RX plus one CSI2.0 4L TX, one eDP/DP, One DSI Tx, and
>   up to two DPI interfaces.
> * Integrated Ethernet switch supporting up to a total of 8 external ports in
>   addition to legacy Ethernet switch of up to 2 ports.
> * System MMU (SMMU) Version 3.0 and advanced virtualisation
>   capabilities.
> * Upto 4 PCIe-GEN3 controllers, 2 USB3.0 Dual-role device subsystems,
>   16 MCANs, 12 McASP, eMMC and SD, UFS, OSPI/HyperBus memory controller, QSPI,
>   I3C and I2C, eCAP/eQEP, eHRPWM, MLB among other peripherals.
> * Two hardware accelerator block containing AES/DES/SHA/MD5 called SA2UL
>   management.
> * Configurable L3 Cache and IO-coherent architecture with high data throughput
>   capable distributed DMA architecture under NAVSS
> * Centralized System Controller for Security, Power, and Resource
>   Management (DMSC)
> 
> See J721E Technical Reference Manual (SPRUIL1, May 2019)
> for further details: http://www.ti.com/lit/pdf/spruil1
> 
> Add base support for J721E SoC
> 
> Signed-off-by: Lokesh Vutla <lokeshvutla@ti.com>
> Signed-off-by: Andreas Dannenberg <dannenberg@ti.com>
> Signed-off-by: Nishanth Menon <nm@ti.com>

Applied to u-boot/master, thanks!

-- 
Tom
-------------- next part --------------
A non-text attachment was scrubbed...
Name: signature.asc
Type: application/pgp-signature
Size: 819 bytes
Desc: not available
URL: <http://lists.denx.de/pipermail/u-boot/attachments/20190728/e23a3b2b/attachment.sig>

  reply	other threads:[~2019-07-28 21:47 UTC|newest]

Thread overview: 34+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2019-06-13  4:59 [U-Boot] [PATCH v3 00/16] arm: k3: arm64: Initial support for Texas Instrument's J721E Platform Lokesh Vutla
2019-06-13  4:59 ` [U-Boot] [PATCH v3 01/16] arm: K3: j721e: Add basic support for J721E SoC definition Lokesh Vutla
2019-07-28 21:47   ` Tom Rini [this message]
2019-06-13  4:59 ` [U-Boot] [PATCH v3 02/16] armv7R: K3: j721e: Add support for boot device detection Lokesh Vutla
2019-07-28 21:47   ` Tom Rini
2019-06-13  4:59 ` [U-Boot] [PATCH v3 03/16] armv7R: K3: j721e: Unlock all applicable control MMR registers Lokesh Vutla
2019-07-28 21:47   ` Tom Rini
2019-06-13  4:59 ` [U-Boot] [PATCH v3 04/16] armv7R: K3: j721e: Store boot index from ROM Lokesh Vutla
2019-07-28 21:47   ` Tom Rini
2019-07-28 21:47   ` Tom Rini
2019-06-13  4:59 ` [U-Boot] [PATCH v3 05/16] armv7R: K3: j721e: Shut down R5 core after ATF startup on A72 Lokesh Vutla
2019-07-28 21:47   ` Tom Rini
2019-06-13  4:59 ` [U-Boot] [PATCH v3 06/16] armv7R: K3: j721e: Load SYSFW binary and config from boot media Lokesh Vutla
2019-07-28 21:47   ` Tom Rini
2019-06-13  4:59 ` [U-Boot] [PATCH v3 07/16] armv8: K3: j721e: Add custom MMU support Lokesh Vutla
2019-07-28 21:47   ` Tom Rini
2019-06-13  4:59 ` [U-Boot] [PATCH v3 08/16] board: ti: j721e: Add board support for j721e evm Lokesh Vutla
2019-07-28 21:47   ` Tom Rini
2019-06-13  4:59 ` [U-Boot] [PATCH v3 09/16] board: ti: j721e: Enable fixing up msmc sram node Lokesh Vutla
2019-07-28 21:47   ` Tom Rini
2019-06-13  4:59 ` [U-Boot] [PATCH v3 10/16] mmc: am654_sdhci: Separate J721E compatible into 8bit and 4bit versions Lokesh Vutla
2019-07-28 21:47   ` Tom Rini
2019-06-13  4:59 ` [U-Boot] [PATCH v3 11/16] dt-bindings: pinctrl: k3: Introduce pinmux definitions for J721E Lokesh Vutla
2019-07-28 21:48   ` Tom Rini
2019-06-13  4:59 ` [U-Boot] [PATCH v3 12/16] arm: dts: ti: Add Support for J721E SoC Lokesh Vutla
2019-07-28 21:48   ` Tom Rini
2019-06-13  4:59 ` [U-Boot] [PATCH v3 13/16] arm: dts: k3-j721e: Add initial support for common processor board Lokesh Vutla
2019-07-28 21:48   ` Tom Rini
2019-06-13  4:59 ` [U-Boot] [PATCH v3 14/16] arm: dts: k3-j721e: Add r5 specific dt support Lokesh Vutla
2019-07-28 21:48   ` Tom Rini
2019-06-13  4:59 ` [U-Boot] [PATCH v3 15/16] configs: j721e_evm_r5: Add initial support Lokesh Vutla
2019-07-28 21:48   ` Tom Rini
2019-06-13  4:59 ` [U-Boot] [PATCH v3 16/16] configs: j721e_evm_a72: " Lokesh Vutla
2019-07-28 21:48   ` Tom Rini

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=20190728214700.GS20116@bill-the-cat \
    --to=trini@konsulko.com \
    --cc=u-boot@lists.denx.de \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body. 
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.