From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-8.2 required=3.0 tests=HEADER_FROM_DIFFERENT_DOMAINS, INCLUDES_PATCH,MAILING_LIST_MULTI,SIGNED_OFF_BY,SPF_HELO_NONE,SPF_PASS, URIBL_BLOCKED,USER_AGENT_SANE_1 autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 6317FC433FF for ; Mon, 29 Jul 2019 16:07:30 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [209.132.180.67]) by mail.kernel.org (Postfix) with ESMTP id 40D4C2067D for ; Mon, 29 Jul 2019 16:07:30 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728513AbfG2QH2 (ORCPT ); Mon, 29 Jul 2019 12:07:28 -0400 Received: from metis.ext.pengutronix.de ([85.220.165.71]:54741 "EHLO metis.ext.pengutronix.de" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727796AbfG2QH2 (ORCPT ); Mon, 29 Jul 2019 12:07:28 -0400 Received: from pty.hi.pengutronix.de ([2001:67c:670:100:1d::c5]) by metis.ext.pengutronix.de with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.92) (envelope-from ) id 1hs8BI-0006L9-N0; Mon, 29 Jul 2019 18:07:24 +0200 Received: from ukl by pty.hi.pengutronix.de with local (Exim 4.89) (envelope-from ) id 1hs8BH-0005er-CP; Mon, 29 Jul 2019 18:07:23 +0200 Date: Mon, 29 Jul 2019 18:07:23 +0200 From: Uwe =?iso-8859-1?Q?Kleine-K=F6nig?= To: Jernej =?utf-8?Q?=C5=A0krabec?= Cc: mark.rutland@arm.com, linux-pwm@vger.kernel.org, devicetree@vger.kernel.org, linux-sunxi@googlegroups.com, linux-kernel@vger.kernel.org, mripard@kernel.org, wens@csie.org, robh+dt@kernel.org, thierry.reding@gmail.com, kernel@pengutronix.de, linux-arm-kernel@lists.infradead.org Subject: Re: [PATCH 4/6] pwm: sun4i: Add support for H6 PWM Message-ID: <20190729160723.am3cs5pasi22pibi@pengutronix.de> References: <20190726184045.14669-1-jernej.skrabec@siol.net> <20190726184045.14669-5-jernej.skrabec@siol.net> <20190729064030.7uenld2kbof45zti@pengutronix.de> <223488703.0I5IR7NXoI@jernej-laptop> MIME-Version: 1.0 Content-Type: text/plain; charset=utf-8 Content-Disposition: inline Content-Transfer-Encoding: 8bit In-Reply-To: <223488703.0I5IR7NXoI@jernej-laptop> User-Agent: NeoMutt/20170113 (1.7.2) X-SA-Exim-Connect-IP: 2001:67c:670:100:1d::c5 X-SA-Exim-Mail-From: ukl@pengutronix.de X-SA-Exim-Scanned: No (on metis.ext.pengutronix.de); SAEximRunCond expanded to false X-PTX-Original-Recipient: linux-kernel@vger.kernel.org Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Mon, Jul 29, 2019 at 05:55:52PM +0200, Jernej Škrabec wrote: > Hi Uwe, > > Dne ponedeljek, 29. julij 2019 ob 08:40:30 CEST je Uwe Kleine-König > napisal(a): > > On Fri, Jul 26, 2019 at 08:40:43PM +0200, Jernej Skrabec wrote: > > > Now that sun4i PWM driver supports deasserting reset line and enabling > > > bus clock, support for H6 PWM can be added. > > > > > > Note that while H6 PWM has two channels, only first one is wired to > > > output pin. Second channel is used as a clock source to companion AC200 > > > chip which is bundled into same package. > > > > > > Signed-off-by: Jernej Skrabec > > > --- > > > > > > drivers/pwm/pwm-sun4i.c | 10 ++++++++++ > > > 1 file changed, 10 insertions(+) > > > > > > diff --git a/drivers/pwm/pwm-sun4i.c b/drivers/pwm/pwm-sun4i.c > > > index 7d3ac3f2dc3f..9e0eca79ff88 100644 > > > --- a/drivers/pwm/pwm-sun4i.c > > > +++ b/drivers/pwm/pwm-sun4i.c > > > @@ -331,6 +331,13 @@ static const struct sun4i_pwm_data > > > sun4i_pwm_single_bypass = {> > > > .npwm = 1, > > > > > > }; > > > > > > +static const struct sun4i_pwm_data sun50i_pwm_dual_bypass_clk_rst = { > > > + .has_bus_clock = true, > > > + .has_prescaler_bypass = true, > > > + .has_reset = true, > > > + .npwm = 2, > > > +}; > > > + > > > > > > static const struct of_device_id sun4i_pwm_dt_ids[] = { > > > > > > { > > > > > > .compatible = "allwinner,sun4i-a10-pwm", > > > > > > @@ -347,6 +354,9 @@ static const struct of_device_id sun4i_pwm_dt_ids[] = > > > { > > > > > > }, { > > > > > > .compatible = "allwinner,sun8i-h3-pwm", > > > .data = &sun4i_pwm_single_bypass, > > > > > > + }, { > > > + .compatible = "allwinner,sun50i-h6-pwm", > > > + .data = &sun50i_pwm_dual_bypass_clk_rst, > > > > If you follow my suggestion for the two previous patches, you can just > > use: > > > > compatible = "allwinner,sun50i-h6-pwm", "allwinner,sun5i-a10s-pwm"; > > > > and drop this patch. > > Maxime found out that it's not compatible with A10s due to difference in bypass > bit, but yes, I know what you mean. > > Since H6 requires reset line and bus clock to be specified, it's not compatible > from DT binding side. New yaml based binding must somehow know that in order > to be able to validate DT node, so it needs standalone compatible. However, > depending on conclusions of other discussions, this new compatible can be > associated with already available quirks structure or have it's own. I cannot follow. You should be able to specify in the binding that the reset line and bus clock is optional. Then allwinner,sun50i-h6-pwm without a reset line and bus clock also verifies, but this doesn't really hurt (and who knows, maybe the next allwinner chip needs exactly this). Best regards Uwe -- Pengutronix e.K. | Uwe Kleine-König | Industrial Linux Solutions | http://www.pengutronix.de/ | From mboxrd@z Thu Jan 1 00:00:00 1970 From: Uwe =?iso-8859-1?Q?Kleine-K=F6nig?= Subject: Re: [PATCH 4/6] pwm: sun4i: Add support for H6 PWM Date: Mon, 29 Jul 2019 18:07:23 +0200 Message-ID: <20190729160723.am3cs5pasi22pibi@pengutronix.de> References: <20190726184045.14669-1-jernej.skrabec@siol.net> <20190726184045.14669-5-jernej.skrabec@siol.net> <20190729064030.7uenld2kbof45zti@pengutronix.de> <223488703.0I5IR7NXoI@jernej-laptop> Reply-To: u.kleine-koenig-bIcnvbaLZ9MEGnE8C9+IrQ@public.gmane.org Mime-Version: 1.0 Content-Type: text/plain; charset="UTF-8" Content-Transfer-Encoding: quoted-printable Return-path: Sender: linux-sunxi-/JYPxA39Uh5TLH3MbocFFw@public.gmane.org Content-Disposition: inline In-Reply-To: <223488703.0I5IR7NXoI@jernej-laptop> List-Post: , List-Help: , List-Archive: , List-Unsubscribe: , To: Jernej =?utf-8?Q?=C5=A0krabec?= Cc: mark.rutland-5wv7dgnIgG8@public.gmane.org, linux-pwm-u79uwXL29TY76Z2rM5mHXA@public.gmane.org, devicetree-u79uwXL29TY76Z2rM5mHXA@public.gmane.org, linux-sunxi-/JYPxA39Uh5TLH3MbocFFw@public.gmane.org, linux-kernel-u79uwXL29TY76Z2rM5mHXA@public.gmane.org, mripard-DgEjT+Ai2ygdnm+yROfE0A@public.gmane.org, wens-jdAy2FN1RRM@public.gmane.org, robh+dt-DgEjT+Ai2ygdnm+yROfE0A@public.gmane.org, thierry.reding-Re5JQEeQqe8AvxtiuMwx3w@public.gmane.org, kernel-bIcnvbaLZ9MEGnE8C9+IrQ@public.gmane.org, linux-arm-kernel-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r@public.gmane.org List-Id: devicetree@vger.kernel.org On Mon, Jul 29, 2019 at 05:55:52PM +0200, Jernej =C5=A0krabec wrote: > Hi Uwe, >=20 > Dne ponedeljek, 29. julij 2019 ob 08:40:30 CEST je Uwe Kleine-K=C3=B6nig= =20 > napisal(a): > > On Fri, Jul 26, 2019 at 08:40:43PM +0200, Jernej Skrabec wrote: > > > Now that sun4i PWM driver supports deasserting reset line and enablin= g > > > bus clock, support for H6 PWM can be added. > > >=20 > > > Note that while H6 PWM has two channels, only first one is wired to > > > output pin. Second channel is used as a clock source to companion AC2= 00 > > > chip which is bundled into same package. > > >=20 > > > Signed-off-by: Jernej Skrabec > > > --- > > >=20 > > > drivers/pwm/pwm-sun4i.c | 10 ++++++++++ > > > 1 file changed, 10 insertions(+) > > >=20 > > > diff --git a/drivers/pwm/pwm-sun4i.c b/drivers/pwm/pwm-sun4i.c > > > index 7d3ac3f2dc3f..9e0eca79ff88 100644 > > > --- a/drivers/pwm/pwm-sun4i.c > > > +++ b/drivers/pwm/pwm-sun4i.c > > > @@ -331,6 +331,13 @@ static const struct sun4i_pwm_data > > > sun4i_pwm_single_bypass =3D {>=20 > > > .npwm =3D 1, > > > =20 > > > }; > > >=20 > > > +static const struct sun4i_pwm_data sun50i_pwm_dual_bypass_clk_rst = =3D { > > > + .has_bus_clock =3D true, > > > + .has_prescaler_bypass =3D true, > > > + .has_reset =3D true, > > > + .npwm =3D 2, > > > +}; > > > + > > >=20 > > > static const struct of_device_id sun4i_pwm_dt_ids[] =3D { > > > =20 > > > { > > > =09 > > > .compatible =3D "allwinner,sun4i-a10-pwm", > > >=20 > > > @@ -347,6 +354,9 @@ static const struct of_device_id sun4i_pwm_dt_ids= [] =3D > > > { > > >=20 > > > }, { > > > =09 > > > .compatible =3D "allwinner,sun8i-h3-pwm", > > > .data =3D &sun4i_pwm_single_bypass, > > >=20 > > > + }, { > > > + .compatible =3D "allwinner,sun50i-h6-pwm", > > > + .data =3D &sun50i_pwm_dual_bypass_clk_rst, > >=20 > > If you follow my suggestion for the two previous patches, you can just > > use: > >=20 > > compatible =3D "allwinner,sun50i-h6-pwm", "allwinner,sun5i-a10s-pwm"; > >=20 > > and drop this patch. >=20 > Maxime found out that it's not compatible with A10s due to difference in = bypass=20 > bit, but yes, I know what you mean. >=20 > Since H6 requires reset line and bus clock to be specified, it's not comp= atible=20 > from DT binding side. New yaml based binding must somehow know that in or= der=20 > to be able to validate DT node, so it needs standalone compatible. Howeve= r,=20 > depending on conclusions of other discussions, this new compatible can be= =20 > associated with already available quirks structure or have it's own. I cannot follow. You should be able to specify in the binding that the reset line and bus clock is optional. Then allwinner,sun50i-h6-pwm without a reset line and bus clock also verifies, but this doesn't really hurt (and who knows, maybe the next allwinner chip needs exactly this). Best regards Uwe --=20 Pengutronix e.K. | Uwe Kleine-K=C3=B6nig = | Industrial Linux Solutions | http://www.pengutronix.de/ | --=20 You received this message because you are subscribed to the Google Groups "= linux-sunxi" group. To unsubscribe from this group and stop receiving emails from it, send an e= mail to linux-sunxi+unsubscribe-/JYPxA39Uh5TLH3MbocFF+G/Ez6ZCGd0@public.gmane.org To view this discussion on the web, visit https://groups.google.com/d/msgid= /linux-sunxi/20190729160723.am3cs5pasi22pibi%40pengutronix.de. From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-8.3 required=3.0 tests=DKIMWL_WL_HIGH,DKIM_SIGNED, DKIM_VALID,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_PATCH,MAILING_LIST_MULTI, SIGNED_OFF_BY,SPF_HELO_NONE,SPF_PASS,URIBL_BLOCKED,USER_AGENT_SANE_1 autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 8331FC7618B for ; Mon, 29 Jul 2019 16:07:44 +0000 (UTC) Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 59B13206BA for ; Mon, 29 Jul 2019 16:07:44 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (2048-bit key) header.d=lists.infradead.org header.i=@lists.infradead.org header.b="M7zH9I2M" DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org 59B13206BA Authentication-Results: mail.kernel.org; dmarc=none (p=none dis=none) header.from=pengutronix.de Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-arm-kernel-bounces+infradead-linux-arm-kernel=archiver.kernel.org@lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20170209; h=Sender: Content-Transfer-Encoding:Content-Type:Cc:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:In-Reply-To:MIME-Version:References: Message-ID:Subject:To:From:Date:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=I6L5Ksc3VoomAofVxOp3frmIojGoKlgkpHN1JY2/RG8=; b=M7zH9I2MBDMsTo jLnRMz2HuKbGeBhwRVivurH9c5Ksrd4bJ0dBJQMcK9iQLpRJxE7CPTa+VPk21cOF0k8yQHiZrixV+ L/buChffvGVSzALCJ8cKTplRcsiBrZmxldJSb70c/KFzPQuarp+qABZHojlXkeOpxtYhokPU6llx4 bmVRObkQfCklF6vnYqUjCwhZwpP1YctIX3QvihpwYwI6jBznUs5yQdy7d6GTb3Z0O7O9w+DkVX8KZ jWQyiGYxkxvvF/Bn3kVEBY+gAgpIFfDm8RnWZgalSm3tgM008+gGUm9wCTc5RLzg0Mhso8mNurLPn 6Cc3zjmqpg8szgaOsx3g==; Received: from localhost ([127.0.0.1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.92 #3 (Red Hat Linux)) id 1hs8BW-0007GH-Tl; Mon, 29 Jul 2019 16:07:39 +0000 Received: from metis.ext.pengutronix.de ([2001:67c:670:201:290:27ff:fe1d:cc33]) by bombadil.infradead.org with esmtps (Exim 4.92 #3 (Red Hat Linux)) id 1hs8BS-0007Fu-6r for linux-arm-kernel@lists.infradead.org; Mon, 29 Jul 2019 16:07:35 +0000 Received: from pty.hi.pengutronix.de ([2001:67c:670:100:1d::c5]) by metis.ext.pengutronix.de with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.92) (envelope-from ) id 1hs8BI-0006L9-N0; Mon, 29 Jul 2019 18:07:24 +0200 Received: from ukl by pty.hi.pengutronix.de with local (Exim 4.89) (envelope-from ) id 1hs8BH-0005er-CP; Mon, 29 Jul 2019 18:07:23 +0200 Date: Mon, 29 Jul 2019 18:07:23 +0200 From: Uwe =?iso-8859-1?Q?Kleine-K=F6nig?= To: Jernej =?utf-8?Q?=C5=A0krabec?= Subject: Re: [PATCH 4/6] pwm: sun4i: Add support for H6 PWM Message-ID: <20190729160723.am3cs5pasi22pibi@pengutronix.de> References: <20190726184045.14669-1-jernej.skrabec@siol.net> <20190726184045.14669-5-jernej.skrabec@siol.net> <20190729064030.7uenld2kbof45zti@pengutronix.de> <223488703.0I5IR7NXoI@jernej-laptop> MIME-Version: 1.0 Content-Disposition: inline In-Reply-To: <223488703.0I5IR7NXoI@jernej-laptop> User-Agent: NeoMutt/20170113 (1.7.2) X-SA-Exim-Connect-IP: 2001:67c:670:100:1d::c5 X-SA-Exim-Mail-From: ukl@pengutronix.de X-SA-Exim-Scanned: No (on metis.ext.pengutronix.de); SAEximRunCond expanded to false X-PTX-Original-Recipient: linux-arm-kernel@lists.infradead.org X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20190729_090734_250712_4EABDC7C X-CRM114-Status: GOOD ( 23.80 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: mark.rutland@arm.com, linux-pwm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, mripard@kernel.org, linux-sunxi@googlegroups.com, robh+dt@kernel.org, thierry.reding@gmail.com, kernel@pengutronix.de, wens@csie.org, linux-arm-kernel@lists.infradead.org Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: base64 Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+infradead-linux-arm-kernel=archiver.kernel.org@lists.infradead.org T24gTW9uLCBKdWwgMjksIDIwMTkgYXQgMDU6NTU6NTJQTSArMDIwMCwgSmVybmVqIMWga3JhYmVj IHdyb3RlOgo+IEhpIFV3ZSwKPiAKPiBEbmUgcG9uZWRlbGplaywgMjkuIGp1bGlqIDIwMTkgb2Ig MDg6NDA6MzAgQ0VTVCBqZSBVd2UgS2xlaW5lLUvDtm5pZyAKPiBuYXBpc2FsKGEpOgo+ID4gT24g RnJpLCBKdWwgMjYsIDIwMTkgYXQgMDg6NDA6NDNQTSArMDIwMCwgSmVybmVqIFNrcmFiZWMgd3Jv dGU6Cj4gPiA+IE5vdyB0aGF0IHN1bjRpIFBXTSBkcml2ZXIgc3VwcG9ydHMgZGVhc3NlcnRpbmcg cmVzZXQgbGluZSBhbmQgZW5hYmxpbmcKPiA+ID4gYnVzIGNsb2NrLCBzdXBwb3J0IGZvciBINiBQ V00gY2FuIGJlIGFkZGVkLgo+ID4gPiAKPiA+ID4gTm90ZSB0aGF0IHdoaWxlIEg2IFBXTSBoYXMg dHdvIGNoYW5uZWxzLCBvbmx5IGZpcnN0IG9uZSBpcyB3aXJlZCB0bwo+ID4gPiBvdXRwdXQgcGlu LiBTZWNvbmQgY2hhbm5lbCBpcyB1c2VkIGFzIGEgY2xvY2sgc291cmNlIHRvIGNvbXBhbmlvbiBB QzIwMAo+ID4gPiBjaGlwIHdoaWNoIGlzIGJ1bmRsZWQgaW50byBzYW1lIHBhY2thZ2UuCj4gPiA+ IAo+ID4gPiBTaWduZWQtb2ZmLWJ5OiBKZXJuZWogU2tyYWJlYyA8amVybmVqLnNrcmFiZWNAc2lv bC5uZXQ+Cj4gPiA+IC0tLQo+ID4gPiAKPiA+ID4gIGRyaXZlcnMvcHdtL3B3bS1zdW40aS5jIHwg MTAgKysrKysrKysrKwo+ID4gPiAgMSBmaWxlIGNoYW5nZWQsIDEwIGluc2VydGlvbnMoKykKPiA+ ID4gCj4gPiA+IGRpZmYgLS1naXQgYS9kcml2ZXJzL3B3bS9wd20tc3VuNGkuYyBiL2RyaXZlcnMv cHdtL3B3bS1zdW40aS5jCj4gPiA+IGluZGV4IDdkM2FjM2YyZGMzZi4uOWUwZWNhNzlmZjg4IDEw MDY0NAo+ID4gPiAtLS0gYS9kcml2ZXJzL3B3bS9wd20tc3VuNGkuYwo+ID4gPiArKysgYi9kcml2 ZXJzL3B3bS9wd20tc3VuNGkuYwo+ID4gPiBAQCAtMzMxLDYgKzMzMSwxMyBAQCBzdGF0aWMgY29u c3Qgc3RydWN0IHN1bjRpX3B3bV9kYXRhCj4gPiA+IHN1bjRpX3B3bV9zaW5nbGVfYnlwYXNzID0g ez4gCj4gPiA+ICAJLm5wd20gPSAxLAo+ID4gPiAgCj4gPiA+ICB9Owo+ID4gPiAKPiA+ID4gK3N0 YXRpYyBjb25zdCBzdHJ1Y3Qgc3VuNGlfcHdtX2RhdGEgc3VuNTBpX3B3bV9kdWFsX2J5cGFzc19j bGtfcnN0ID0gewo+ID4gPiArCS5oYXNfYnVzX2Nsb2NrID0gdHJ1ZSwKPiA+ID4gKwkuaGFzX3By ZXNjYWxlcl9ieXBhc3MgPSB0cnVlLAo+ID4gPiArCS5oYXNfcmVzZXQgPSB0cnVlLAo+ID4gPiAr CS5ucHdtID0gMiwKPiA+ID4gK307Cj4gPiA+ICsKPiA+ID4gCj4gPiA+ICBzdGF0aWMgY29uc3Qg c3RydWN0IG9mX2RldmljZV9pZCBzdW40aV9wd21fZHRfaWRzW10gPSB7Cj4gPiA+ICAKPiA+ID4g IAl7Cj4gPiA+ICAJCj4gPiA+ICAJCS5jb21wYXRpYmxlID0gImFsbHdpbm5lcixzdW40aS1hMTAt cHdtIiwKPiA+ID4gCj4gPiA+IEBAIC0zNDcsNiArMzU0LDkgQEAgc3RhdGljIGNvbnN0IHN0cnVj dCBvZl9kZXZpY2VfaWQgc3VuNGlfcHdtX2R0X2lkc1tdID0KPiA+ID4gewo+ID4gPiAKPiA+ID4g IAl9LCB7Cj4gPiA+ICAJCj4gPiA+ICAJCS5jb21wYXRpYmxlID0gImFsbHdpbm5lcixzdW44aS1o My1wd20iLAo+ID4gPiAgCQkuZGF0YSA9ICZzdW40aV9wd21fc2luZ2xlX2J5cGFzcywKPiA+ID4g Cj4gPiA+ICsJfSwgewo+ID4gPiArCQkuY29tcGF0aWJsZSA9ICJhbGx3aW5uZXIsc3VuNTBpLWg2 LXB3bSIsCj4gPiA+ICsJCS5kYXRhID0gJnN1bjUwaV9wd21fZHVhbF9ieXBhc3NfY2xrX3JzdCwK PiA+IAo+ID4gSWYgeW91IGZvbGxvdyBteSBzdWdnZXN0aW9uIGZvciB0aGUgdHdvIHByZXZpb3Vz IHBhdGNoZXMsIHlvdSBjYW4ganVzdAo+ID4gdXNlOgo+ID4gCj4gPiAJY29tcGF0aWJsZSA9ICJh bGx3aW5uZXIsc3VuNTBpLWg2LXB3bSIsICJhbGx3aW5uZXIsc3VuNWktYTEwcy1wd20iOwo+ID4g Cj4gPiBhbmQgZHJvcCB0aGlzIHBhdGNoLgo+IAo+IE1heGltZSBmb3VuZCBvdXQgdGhhdCBpdCdz IG5vdCBjb21wYXRpYmxlIHdpdGggQTEwcyBkdWUgdG8gZGlmZmVyZW5jZSBpbiBieXBhc3MgCj4g Yml0LCBidXQgeWVzLCBJIGtub3cgd2hhdCB5b3UgbWVhbi4KPiAKPiBTaW5jZSBINiByZXF1aXJl cyByZXNldCBsaW5lIGFuZCBidXMgY2xvY2sgdG8gYmUgc3BlY2lmaWVkLCBpdCdzIG5vdCBjb21w YXRpYmxlIAo+IGZyb20gRFQgYmluZGluZyBzaWRlLiBOZXcgeWFtbCBiYXNlZCBiaW5kaW5nIG11 c3Qgc29tZWhvdyBrbm93IHRoYXQgaW4gb3JkZXIgCj4gdG8gYmUgYWJsZSB0byB2YWxpZGF0ZSBE VCBub2RlLCBzbyBpdCBuZWVkcyBzdGFuZGFsb25lIGNvbXBhdGlibGUuIEhvd2V2ZXIsIAo+IGRl cGVuZGluZyBvbiBjb25jbHVzaW9ucyBvZiBvdGhlciBkaXNjdXNzaW9ucywgdGhpcyBuZXcgY29t cGF0aWJsZSBjYW4gYmUgCj4gYXNzb2NpYXRlZCB3aXRoIGFscmVhZHkgYXZhaWxhYmxlIHF1aXJr cyBzdHJ1Y3R1cmUgb3IgaGF2ZSBpdCdzIG93bi4KCkkgY2Fubm90IGZvbGxvdy4gWW91IHNob3Vs ZCBiZSBhYmxlIHRvIHNwZWNpZnkgaW4gdGhlIGJpbmRpbmcgdGhhdCB0aGUKcmVzZXQgbGluZSBh bmQgYnVzIGNsb2NrIGlzIG9wdGlvbmFsLiBUaGVuIGFsbHdpbm5lcixzdW41MGktaDYtcHdtCndp dGhvdXQgYSByZXNldCBsaW5lIGFuZCBidXMgY2xvY2sgYWxzbyB2ZXJpZmllcywgYnV0IHRoaXMg ZG9lc24ndApyZWFsbHkgaHVydCAoYW5kIHdobyBrbm93cywgbWF5YmUgdGhlIG5leHQgYWxsd2lu bmVyIGNoaXAgbmVlZHMgZXhhY3RseQp0aGlzKS4KCkJlc3QgcmVnYXJkcwpVd2UKCi0tIApQZW5n dXRyb25peCBlLksuICAgICAgICAgICAgICAgICAgICAgICAgICAgfCBVd2UgS2xlaW5lLUvDtm5p ZyAgICAgICAgICAgIHwKSW5kdXN0cmlhbCBMaW51eCBTb2x1dGlvbnMgICAgICAgICAgICAgICAg IHwgaHR0cDovL3d3dy5wZW5ndXRyb25peC5kZS8gIHwKCl9fX19fX19fX19fX19fX19fX19fX19f X19fX19fX19fX19fX19fX19fX19fX19fCmxpbnV4LWFybS1rZXJuZWwgbWFpbGluZyBsaXN0Cmxp bnV4LWFybS1rZXJuZWxAbGlzdHMuaW5mcmFkZWFkLm9yZwpodHRwOi8vbGlzdHMuaW5mcmFkZWFk Lm9yZy9tYWlsbWFuL2xpc3RpbmZvL2xpbnV4LWFybS1rZXJuZWwK