From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-11.8 required=3.0 tests=DKIM_SIGNED,DKIM_VALID, DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_PATCH,MAILING_LIST_MULTI, MENTIONS_GIT_HOSTING,SIGNED_OFF_BY,SPF_HELO_NONE,SPF_PASS,URIBL_BLOCKED autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 773BCC0650F for ; Mon, 5 Aug 2019 11:10:41 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [209.132.180.67]) by mail.kernel.org (Postfix) with ESMTP id 4012B20B1F for ; Mon, 5 Aug 2019 11:10:41 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (1024-bit key) header.d=megous.com header.i=@megous.com header.b="cbXoWK2q" Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728496AbfHELKk (ORCPT ); Mon, 5 Aug 2019 07:10:40 -0400 Received: from vps.xff.cz ([195.181.215.36]:59856 "EHLO vps.xff.cz" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727259AbfHELKk (ORCPT ); Mon, 5 Aug 2019 07:10:40 -0400 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=megous.com; s=mail; t=1565003437; bh=I5+SP8QUAXj3fkTM2l0PMqN9PUAIUknyUZz+rlL28Og=; h=Date:From:To:Cc:Subject:References:X-My-GPG-KeyId:From; b=cbXoWK2qv+KUUjGgbolnvJxHaGPI1CjR9DGktOxiYqA3GTfG4d88k7ZekQpyYNGB2 DnC3VadAN6S6HWcJO2HINgmgDxfBwOWUG9DtnDPQfgdNxoDG7g7BbJBz2S5AFNzVEN mVqbtonragdAaWe9Qwvz/P1WgMZn87xdQ49lo9lI= Date: Mon, 5 Aug 2019 13:10:37 +0200 From: =?utf-8?Q?Ond=C5=99ej?= Jirman To: Chen-Yu Tsai Cc: Alessandro Zummo , Alexandre Belloni , Rob Herring , Mark Rutland , Maxime Ripard , linux-rtc@vger.kernel.org, devicetree , linux-arm-kernel , linux-kernel , linux-sunxi Subject: Re: [linux-sunxi] [PATCH 2/3] rtc: sun6i: Add support for H6 RTC Message-ID: <20190805111037.76vmanzcurffpbdf@core.my.home> Mail-Followup-To: Chen-Yu Tsai , Alessandro Zummo , Alexandre Belloni , Rob Herring , Mark Rutland , Maxime Ripard , linux-rtc@vger.kernel.org, devicetree , linux-arm-kernel , linux-kernel , linux-sunxi References: <20190412120730.473-1-megous@megous.com> <20190412120730.473-3-megous@megous.com> <20190805104529.z3mex3m2tss7lzlr@core.my.home> MIME-Version: 1.0 Content-Type: text/plain; charset=utf-8 Content-Disposition: inline Content-Transfer-Encoding: 8bit In-Reply-To: X-My-GPG-KeyId: EBFBDDE11FB918D44D1F56C1F9F0A873BE9777ED Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Mon, Aug 05, 2019 at 06:54:17PM +0800, Chen-Yu Tsai wrote: > On Mon, Aug 5, 2019 at 6:45 PM Ondřej Jirman wrote: > > > > On Mon, Aug 05, 2019 at 06:16:14PM +0800, Chen-Yu Tsai wrote: > > > On Fri, Apr 12, 2019 at 8:07 PM megous via linux-sunxi > > > wrote: > > > > > > > > From: Ondrej Jirman > > > > > > > > RTC on H6 is mostly the same as on H5 and H3. It has slight differences > > > > mostly in features that are not yet supported by this driver. > > > > > > > > Some differences are already stated in the comments in existing code. > > > > One other difference is that H6 has extra bit in LOSC_CTRL_REG, called > > > > EXT_LOSC_EN to enable/disable external low speed crystal oscillator. > > > > > > > > It also has bit EXT_LOSC_STA in LOSC_AUTO_SWT_STA_REG, to check whether > > > > external low speed oscillator is working correctly. > > > > > > > > This patch adds support for enabling LOSC when necessary: > > > > > > > > - during reparenting > > > > - when probing the clock > > > > > > > > H6 also has capacbility to automatically reparent RTC clock from > > > > external crystal oscillator, to internal RC oscillator, if external > > > > oscillator fails. This is enabled by default. Disable it during > > > > probe. > > > > > > > > Signed-off-by: Ondrej Jirman > > > > --- > > > > drivers/rtc/rtc-sun6i.c | 40 ++++++++++++++++++++++++++++++++++++++-- > > > > 1 file changed, 38 insertions(+), 2 deletions(-) > > > > > > > > diff --git a/drivers/rtc/rtc-sun6i.c b/drivers/rtc/rtc-sun6i.c > > > > index 11f56de52179..7375a530c565 100644 > > > > --- a/drivers/rtc/rtc-sun6i.c > > > > +++ b/drivers/rtc/rtc-sun6i.c > > > > @@ -41,9 +41,11 @@ > > > > /* Control register */ > > > > #define SUN6I_LOSC_CTRL 0x0000 > > > > #define SUN6I_LOSC_CTRL_KEY (0x16aa << 16) > > > > +#define SUN6I_LOSC_CTRL_AUTO_SWT_BYPASS BIT(15) > > > > > > Manual says bit 14? Or is this different from LOSC_AUTO_SWT_EN? > > > > > > The rest looks ok. > > > > To give you more information. This is a new thing in H6 BSP, compared > > to BSPs for previous SoCs (H5/H3). > > > > 20 #define REG_CLK32K_AUTO_SWT_EN BIT(14) > > 21 #define REG_CLK32K_AUTO_SWT_BYPASS BIT(15) > > > > Init sequence changed in H6 BSP to: > > > > 646 /* > > 647 * Step1: select RTC clock source > > 648 */ > > 649 tmp_data = readl(chip->base + SUNXI_LOSC_CTRL); > > 650 tmp_data &= (~REG_CLK32K_AUTO_SWT_EN); > > 651 > > 652 /* Disable auto switch function */ > > 653 tmp_data |= REG_CLK32K_AUTO_SWT_BYPASS; > > 654 writel(tmp_data, chip->base + SUNXI_LOSC_CTRL); > > 655 > > 656 tmp_data = readl(chip->base + SUNXI_LOSC_CTRL); > > 657 tmp_data |= (RTC_SOURCE_EXTERNAL | REG_LOSCCTRL_MAGIC); > > 658 writel(tmp_data, chip->base + SUNXI_LOSC_CTRL); > > 659 > > 660 /* We need to set GSM after change clock source */ > > 661 udelay(10); > > 662 tmp_data = readl(chip->base + SUNXI_LOSC_CTRL); > > 663 tmp_data |= (EXT_LOSC_GSM | REG_LOSCCTRL_MAGIC); > > 664 writel(tmp_data, chip->base + SUNXI_LOSC_CTRL); > > 665 > > I don't have this in my H6 BSPs. One is H6 Lichee v1.1 downloaded from Pine64. > The link was from linux-sunxi wiki's H6 page. > > The other is a 4.9 kernel tree, which I believe is from Allwinner's github: > > https://github.com/Allwinner-Homlet/H6-BSP4.9-linux Interesting. :) I have the BSP I was using saved here: https://megous.com/git/linux/tree/drivers/rtc/rtc-sunxi.c?h=h6-4.9-bsp#n649 It's based of 4.9.119 https://megous.com/git/linux/log/?h=h6-4.9-bsp I don't remember where I found it. But I imported it fairly recently, and the code you pointed to looks like an older version that I can found in some beta H6 BSP, that I imported way earlier and is based on 4.9.56: https://megous.com/git/linux/tree/drivers/rtc/rtc-sunxi.c?h=linux-h6 https://megous.com/git/linux/log/?h=linux-h6 Hmm, archeology. :) > > For older BSPs, the init sequence looked like this: > > > > 482 /* > > 483 * Step1: select RTC clock source > > 484 */ > > 485 tmp_data = sunxi_rtc_read(SUNXI_LOSC_CTRL_REG); > > 486 tmp_data &= (~REG_CLK32K_AUTO_SWT_EN); > > 487 tmp_data |= (RTC_SOURCE_EXTERNAL | REG_LOSCCTRL_MAGIC); > > 488 tmp_data |= (EXT_LOSC_GSM); > > 489 sunxi_rtc_write(tmp_data, SUNXI_LOSC_CTRL_REG); > > 490 > > > > EXT_LOSC_GSM has values 4 values from low to high, and I guess it configures > > gain for the oscillator's amplifier in the feedback loop of the circuit. > > > > So the new code, for some reason changed from single write to sequence > > of individual writes/config steps: > > > > 1) disable auto-switch and enable auto-switch bypass > > 2) select RTC clock source (to LOSC) > > (wait) > > Maybe it's possible to glitch if these two are combined? That's what I thought too. Or the programmer thought so, and was just programming defensively, and there's no real problem in the practice. But that specific delay() seems like someone trying to solve a real issue. Of course there's no knowing if it was on H6 or on some other SoC. regards, o. > > > 3) configure gain on the LOSC > > > > regards, > > o. > > > > > ChenYu > > > > -- > > You received this message because you are subscribed to the Google Groups "linux-sunxi" group. > > To unsubscribe from this group and stop receiving emails from it, send an email to linux-sunxi+unsubscribe@googlegroups.com. > > To view this discussion on the web, visit https://groups.google.com/d/msgid/linux-sunxi/20190805104529.z3mex3m2tss7lzlr%40core.my.home. From mboxrd@z Thu Jan 1 00:00:00 1970 From: =?utf-8?Q?Ond=C5=99ej?= Jirman Subject: Re: [PATCH 2/3] rtc: sun6i: Add support for H6 RTC Date: Mon, 5 Aug 2019 13:10:37 +0200 Message-ID: <20190805111037.76vmanzcurffpbdf@core.my.home> References: <20190412120730.473-1-megous@megous.com> <20190412120730.473-3-megous@megous.com> <20190805104529.z3mex3m2tss7lzlr@core.my.home> Reply-To: megous-5qf/QAjKc83QT0dZR+AlfA@public.gmane.org Mime-Version: 1.0 Content-Type: text/plain; charset="UTF-8" Content-Transfer-Encoding: quoted-printable Return-path: Sender: linux-sunxi-/JYPxA39Uh5TLH3MbocFFw@public.gmane.org Content-Disposition: inline In-Reply-To: List-Post: , List-Help: , List-Archive: , List-Unsubscribe: , To: Chen-Yu Tsai Cc: Alessandro Zummo , Alexandre Belloni , Rob Herring , Mark Rutland , Maxime Ripard , linux-rtc-u79uwXL29TY76Z2rM5mHXA@public.gmane.org, devicetree , linux-arm-kernel , linux-kernel , linux-sunxi List-Id: devicetree@vger.kernel.org On Mon, Aug 05, 2019 at 06:54:17PM +0800, Chen-Yu Tsai wrote: > On Mon, Aug 5, 2019 at 6:45 PM Ond=C5=99ej Jirman wro= te: > > > > On Mon, Aug 05, 2019 at 06:16:14PM +0800, Chen-Yu Tsai wrote: > > > On Fri, Apr 12, 2019 at 8:07 PM megous via linux-sunxi > > > wrote: > > > > > > > > From: Ondrej Jirman > > > > > > > > RTC on H6 is mostly the same as on H5 and H3. It has slight differe= nces > > > > mostly in features that are not yet supported by this driver. > > > > > > > > Some differences are already stated in the comments in existing cod= e. > > > > One other difference is that H6 has extra bit in LOSC_CTRL_REG, cal= led > > > > EXT_LOSC_EN to enable/disable external low speed crystal oscillator= . > > > > > > > > It also has bit EXT_LOSC_STA in LOSC_AUTO_SWT_STA_REG, to check whe= ther > > > > external low speed oscillator is working correctly. > > > > > > > > This patch adds support for enabling LOSC when necessary: > > > > > > > > - during reparenting > > > > - when probing the clock > > > > > > > > H6 also has capacbility to automatically reparent RTC clock from > > > > external crystal oscillator, to internal RC oscillator, if external > > > > oscillator fails. This is enabled by default. Disable it during > > > > probe. > > > > > > > > Signed-off-by: Ondrej Jirman > > > > --- > > > > drivers/rtc/rtc-sun6i.c | 40 +++++++++++++++++++++++++++++++++++++= +-- > > > > 1 file changed, 38 insertions(+), 2 deletions(-) > > > > > > > > diff --git a/drivers/rtc/rtc-sun6i.c b/drivers/rtc/rtc-sun6i.c > > > > index 11f56de52179..7375a530c565 100644 > > > > --- a/drivers/rtc/rtc-sun6i.c > > > > +++ b/drivers/rtc/rtc-sun6i.c > > > > @@ -41,9 +41,11 @@ > > > > /* Control register */ > > > > #define SUN6I_LOSC_CTRL 0x0000 > > > > #define SUN6I_LOSC_CTRL_KEY (0x16aa << 16) > > > > +#define SUN6I_LOSC_CTRL_AUTO_SWT_BYPASS BIT(15) > > > > > > Manual says bit 14? Or is this different from LOSC_AUTO_SWT_EN? > > > > > > The rest looks ok. > > > > To give you more information. This is a new thing in H6 BSP, compared > > to BSPs for previous SoCs (H5/H3). > > > > 20 #define REG_CLK32K_AUTO_SWT_EN BIT(14) > > 21 #define REG_CLK32K_AUTO_SWT_BYPASS BIT(15) > > > > Init sequence changed in H6 BSP to: > > > > 646 /* > > 647 * Step1: select RTC clock source > > 648 */ > > 649 tmp_data =3D readl(chip->base + SUNXI_LOSC_CTRL); > > 650 tmp_data &=3D (~REG_CLK32K_AUTO_SWT_EN); > > 651 > > 652 /* Disable auto switch function */ > > 653 tmp_data |=3D REG_CLK32K_AUTO_SWT_BYPASS; > > 654 writel(tmp_data, chip->base + SUNXI_LOSC_CTRL); > > 655 > > 656 tmp_data =3D readl(chip->base + SUNXI_LOSC_CTRL); > > 657 tmp_data |=3D (RTC_SOURCE_EXTERNAL | REG_LOSCCTRL_MAGIC); > > 658 writel(tmp_data, chip->base + SUNXI_LOSC_CTRL); > > 659 > > 660 /* We need to set GSM after change clock source */ > > 661 udelay(10); > > 662 tmp_data =3D readl(chip->base + SUNXI_LOSC_CTRL); > > 663 tmp_data |=3D (EXT_LOSC_GSM | REG_LOSCCTRL_MAGIC); > > 664 writel(tmp_data, chip->base + SUNXI_LOSC_CTRL); > > 665 >=20 > I don't have this in my H6 BSPs. One is H6 Lichee v1.1 downloaded from Pi= ne64. > The link was from linux-sunxi wiki's H6 page. >=20 > The other is a 4.9 kernel tree, which I believe is from Allwinner's githu= b: >=20 > https://github.com/Allwinner-Homlet/H6-BSP4.9-linux Interesting. :) I have the BSP I was using saved here: https://megous.com/git/linux/tree/drivers/rtc/rtc-sunxi.c?h=3Dh6-4.9-bsp#n6= 49 It's based of 4.9.119 https://megous.com/git/linux/log/?h=3Dh6-4.9-bsp I don't remember where I found it. But I imported it fairly recently, and the code you pointed to looks like an older version that I can found in som= e beta H6 BSP, that I imported way earlier and is based on 4.9.56: https://megous.com/git/linux/tree/drivers/rtc/rtc-sunxi.c?h=3Dlinux-h6 https://megous.com/git/linux/log/?h=3Dlinux-h6 Hmm, archeology. :) > > For older BSPs, the init sequence looked like this: > > > > 482 /* > > 483 * Step1: select RTC clock source > > 484 */ > > 485 tmp_data =3D sunxi_rtc_read(SUNXI_LOSC_CTRL_REG); > > 486 tmp_data &=3D (~REG_CLK32K_AUTO_SWT_EN); > > 487 tmp_data |=3D (RTC_SOURCE_EXTERNAL | REG_LOSCCTRL_MAGIC); > > 488 tmp_data |=3D (EXT_LOSC_GSM); > > 489 sunxi_rtc_write(tmp_data, SUNXI_LOSC_CTRL_REG); > > 490 > > > > EXT_LOSC_GSM has values 4 values from low to high, and I guess it confi= gures > > gain for the oscillator's amplifier in the feedback loop of the circuit= . > > > > So the new code, for some reason changed from single write to sequence > > of individual writes/config steps: > > > > 1) disable auto-switch and enable auto-switch bypass > > 2) select RTC clock source (to LOSC) > > (wait) >=20 > Maybe it's possible to glitch if these two are combined? That's what I thought too. Or the programmer thought so, and was just programming defensively, and there's no real problem in the practice. But that specific delay() seems like someone trying to solve a real issue. = Of course there's no knowing if it was on H6 or on some other SoC. regards, o. >=20 > > 3) configure gain on the LOSC > > > > regards, > > o. > > > > > ChenYu > > > > -- > > You received this message because you are subscribed to the Google Grou= ps "linux-sunxi" group. > > To unsubscribe from this group and stop receiving emails from it, send = an email to linux-sunxi+unsubscribe-/JYPxA39Uh5TLH3MbocFF+G/Ez6ZCGd0@public.gmane.org > > To view this discussion on the web, visit https://groups.google.com/d/m= sgid/linux-sunxi/20190805104529.z3mex3m2tss7lzlr%40core.my.home. --=20 You received this message because you are subscribed to the Google Groups "= linux-sunxi" group. To unsubscribe from this group and stop receiving emails from it, send an e= mail to linux-sunxi+unsubscribe-/JYPxA39Uh5TLH3MbocFF+G/Ez6ZCGd0@public.gmane.org To view this discussion on the web, visit https://groups.google.com/d/msgid= /linux-sunxi/20190805111037.76vmanzcurffpbdf%40core.my.home. From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-10.7 required=3.0 tests=DKIMWL_WL_HIGH,DKIM_ADSP_ALL, DKIM_SIGNED,DKIM_VALID,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_PATCH, MAILING_LIST_MULTI,MENTIONS_GIT_HOSTING,SIGNED_OFF_BY,SPF_HELO_NONE,SPF_PASS, URIBL_BLOCKED autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 550EAC41514 for ; Mon, 5 Aug 2019 11:10:44 +0000 (UTC) Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 28A2120B1F for ; Mon, 5 Aug 2019 11:10:44 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (2048-bit key) header.d=lists.infradead.org header.i=@lists.infradead.org header.b="um/gqGhC"; dkim=fail reason="signature verification failed" (1024-bit key) header.d=megous.com header.i=@megous.com header.b="cbXoWK2q" DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org 28A2120B1F Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=megous.com Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-arm-kernel-bounces+infradead-linux-arm-kernel=archiver.kernel.org@lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20170209; h=Sender: Content-Transfer-Encoding:Content-Type:Cc:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:In-Reply-To:MIME-Version:References: Message-ID:Subject:To:From:Date:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=ZxV+JPv7qXeaW13NooWDUWQDLXdp10RSDC968VeTzAA=; b=um/gqGhCDHpPUi ZefxqhlKQXLAZedDet8Jw0AP0hdKKa6U6o1FaJX5liGjV2/enFXx4jwLFXRPzP2RI31SFdz3AlKOc RZiuskyIkzWR6/Q/ou8ZERnFVjHpRw/zfKJyu5qOR3ly/39eQqt1D2Oona/Ac/ewXxQpMc3mwecld knq5dlZRDJPJm3bskX9j7YWi5ZyA1hopA/7Aa7KAUv0cB44AbcslD6+ZoL8UcCJrTvz8+waecB67d 50fAQkpFX2jRF57Rakee6/xO3kr8JFpCHljBHZa/LAYlS4M1G9HVj066zSqmx9Tc/zqqTCjgCFBy+ SuQ2326WxbEmdAVBU4Uw==; Received: from localhost ([127.0.0.1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.92 #3 (Red Hat Linux)) id 1huat1-0004hy-MI; Mon, 05 Aug 2019 11:10:43 +0000 Received: from vps.xff.cz ([195.181.215.36]) by bombadil.infradead.org with esmtps (Exim 4.92 #3 (Red Hat Linux)) id 1huasx-0004hE-Lj for linux-arm-kernel@lists.infradead.org; Mon, 05 Aug 2019 11:10:41 +0000 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=megous.com; s=mail; t=1565003437; bh=I5+SP8QUAXj3fkTM2l0PMqN9PUAIUknyUZz+rlL28Og=; h=Date:From:To:Cc:Subject:References:X-My-GPG-KeyId:From; b=cbXoWK2qv+KUUjGgbolnvJxHaGPI1CjR9DGktOxiYqA3GTfG4d88k7ZekQpyYNGB2 DnC3VadAN6S6HWcJO2HINgmgDxfBwOWUG9DtnDPQfgdNxoDG7g7BbJBz2S5AFNzVEN mVqbtonragdAaWe9Qwvz/P1WgMZn87xdQ49lo9lI= Date: Mon, 5 Aug 2019 13:10:37 +0200 From: =?utf-8?Q?Ond=C5=99ej?= Jirman To: Chen-Yu Tsai Subject: Re: [linux-sunxi] [PATCH 2/3] rtc: sun6i: Add support for H6 RTC Message-ID: <20190805111037.76vmanzcurffpbdf@core.my.home> Mail-Followup-To: Chen-Yu Tsai , Alessandro Zummo , Alexandre Belloni , Rob Herring , Mark Rutland , Maxime Ripard , linux-rtc@vger.kernel.org, devicetree , linux-arm-kernel , linux-kernel , linux-sunxi References: <20190412120730.473-1-megous@megous.com> <20190412120730.473-3-megous@megous.com> <20190805104529.z3mex3m2tss7lzlr@core.my.home> MIME-Version: 1.0 Content-Disposition: inline In-Reply-To: X-My-GPG-KeyId: EBFBDDE11FB918D44D1F56C1F9F0A873BE9777ED X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20190805_041040_202627_18C4A4B2 X-CRM114-Status: GOOD ( 34.48 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: Mark Rutland , Alessandro Zummo , Alexandre Belloni , devicetree , Maxime Ripard , linux-kernel , linux-sunxi , Rob Herring , linux-arm-kernel , linux-rtc@vger.kernel.org Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: base64 Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+infradead-linux-arm-kernel=archiver.kernel.org@lists.infradead.org T24gTW9uLCBBdWcgMDUsIDIwMTkgYXQgMDY6NTQ6MTdQTSArMDgwMCwgQ2hlbi1ZdSBUc2FpIHdy b3RlOgo+IE9uIE1vbiwgQXVnIDUsIDIwMTkgYXQgNjo0NSBQTSBPbmTFmWVqIEppcm1hbiA8bWVn b3VzQG1lZ291cy5jb20+IHdyb3RlOgo+ID4KPiA+IE9uIE1vbiwgQXVnIDA1LCAyMDE5IGF0IDA2 OjE2OjE0UE0gKzA4MDAsIENoZW4tWXUgVHNhaSB3cm90ZToKPiA+ID4gT24gRnJpLCBBcHIgMTIs IDIwMTkgYXQgODowNyBQTSBtZWdvdXMgdmlhIGxpbnV4LXN1bnhpCj4gPiA+IDxsaW51eC1zdW54 aUBnb29nbGVncm91cHMuY29tPiB3cm90ZToKPiA+ID4gPgo+ID4gPiA+IEZyb206IE9uZHJlaiBK aXJtYW4gPG1lZ291c0BtZWdvdXMuY29tPgo+ID4gPiA+Cj4gPiA+ID4gUlRDIG9uIEg2IGlzIG1v c3RseSB0aGUgc2FtZSBhcyBvbiBINSBhbmQgSDMuIEl0IGhhcyBzbGlnaHQgZGlmZmVyZW5jZXMK PiA+ID4gPiBtb3N0bHkgaW4gZmVhdHVyZXMgdGhhdCBhcmUgbm90IHlldCBzdXBwb3J0ZWQgYnkg dGhpcyBkcml2ZXIuCj4gPiA+ID4KPiA+ID4gPiBTb21lIGRpZmZlcmVuY2VzIGFyZSBhbHJlYWR5 IHN0YXRlZCBpbiB0aGUgY29tbWVudHMgaW4gZXhpc3RpbmcgY29kZS4KPiA+ID4gPiBPbmUgb3Ro ZXIgZGlmZmVyZW5jZSBpcyB0aGF0IEg2IGhhcyBleHRyYSBiaXQgaW4gTE9TQ19DVFJMX1JFRywg Y2FsbGVkCj4gPiA+ID4gRVhUX0xPU0NfRU4gdG8gZW5hYmxlL2Rpc2FibGUgZXh0ZXJuYWwgbG93 IHNwZWVkIGNyeXN0YWwgb3NjaWxsYXRvci4KPiA+ID4gPgo+ID4gPiA+IEl0IGFsc28gaGFzIGJp dCBFWFRfTE9TQ19TVEEgaW4gTE9TQ19BVVRPX1NXVF9TVEFfUkVHLCB0byBjaGVjayB3aGV0aGVy Cj4gPiA+ID4gZXh0ZXJuYWwgbG93IHNwZWVkIG9zY2lsbGF0b3IgaXMgd29ya2luZyBjb3JyZWN0 bHkuCj4gPiA+ID4KPiA+ID4gPiBUaGlzIHBhdGNoIGFkZHMgc3VwcG9ydCBmb3IgZW5hYmxpbmcg TE9TQyB3aGVuIG5lY2Vzc2FyeToKPiA+ID4gPgo+ID4gPiA+IC0gZHVyaW5nIHJlcGFyZW50aW5n Cj4gPiA+ID4gLSB3aGVuIHByb2JpbmcgdGhlIGNsb2NrCj4gPiA+ID4KPiA+ID4gPiBINiBhbHNv IGhhcyBjYXBhY2JpbGl0eSB0byBhdXRvbWF0aWNhbGx5IHJlcGFyZW50IFJUQyBjbG9jayBmcm9t Cj4gPiA+ID4gZXh0ZXJuYWwgY3J5c3RhbCBvc2NpbGxhdG9yLCB0byBpbnRlcm5hbCBSQyBvc2Np bGxhdG9yLCBpZiBleHRlcm5hbAo+ID4gPiA+IG9zY2lsbGF0b3IgZmFpbHMuIFRoaXMgaXMgZW5h YmxlZCBieSBkZWZhdWx0LiBEaXNhYmxlIGl0IGR1cmluZwo+ID4gPiA+IHByb2JlLgo+ID4gPiA+ Cj4gPiA+ID4gU2lnbmVkLW9mZi1ieTogT25kcmVqIEppcm1hbiA8bWVnb3VzQG1lZ291cy5jb20+ Cj4gPiA+ID4gLS0tCj4gPiA+ID4gIGRyaXZlcnMvcnRjL3J0Yy1zdW42aS5jIHwgNDAgKysrKysr KysrKysrKysrKysrKysrKysrKysrKysrKysrKysrKystLQo+ID4gPiA+ICAxIGZpbGUgY2hhbmdl ZCwgMzggaW5zZXJ0aW9ucygrKSwgMiBkZWxldGlvbnMoLSkKPiA+ID4gPgo+ID4gPiA+IGRpZmYg LS1naXQgYS9kcml2ZXJzL3J0Yy9ydGMtc3VuNmkuYyBiL2RyaXZlcnMvcnRjL3J0Yy1zdW42aS5j Cj4gPiA+ID4gaW5kZXggMTFmNTZkZTUyMTc5Li43Mzc1YTUzMGM1NjUgMTAwNjQ0Cj4gPiA+ID4g LS0tIGEvZHJpdmVycy9ydGMvcnRjLXN1bjZpLmMKPiA+ID4gPiArKysgYi9kcml2ZXJzL3J0Yy9y dGMtc3VuNmkuYwo+ID4gPiA+IEBAIC00MSw5ICs0MSwxMSBAQAo+ID4gPiA+ICAvKiBDb250cm9s IHJlZ2lzdGVyICovCj4gPiA+ID4gICNkZWZpbmUgU1VONklfTE9TQ19DVFJMICAgICAgICAgICAg ICAgICAgICAgICAgICAgICAgICAweDAwMDAKPiA+ID4gPiAgI2RlZmluZSBTVU42SV9MT1NDX0NU UkxfS0VZICAgICAgICAgICAgICAgICAgICAoMHgxNmFhIDw8IDE2KQo+ID4gPiA+ICsjZGVmaW5l IFNVTjZJX0xPU0NfQ1RSTF9BVVRPX1NXVF9CWVBBU1MgICAgICAgICAgICAgICAgQklUKDE1KQo+ ID4gPgo+ID4gPiBNYW51YWwgc2F5cyBiaXQgMTQ/IE9yIGlzIHRoaXMgZGlmZmVyZW50IGZyb20g TE9TQ19BVVRPX1NXVF9FTj8KPiA+ID4KPiA+ID4gVGhlIHJlc3QgbG9va3Mgb2suCj4gPgo+ID4g VG8gZ2l2ZSB5b3UgbW9yZSBpbmZvcm1hdGlvbi4gVGhpcyBpcyBhIG5ldyB0aGluZyBpbiBINiBC U1AsIGNvbXBhcmVkCj4gPiB0byBCU1BzIGZvciBwcmV2aW91cyBTb0NzIChINS9IMykuCj4gPgo+ ID4gIDIwICNkZWZpbmUgUkVHX0NMSzMyS19BVVRPX1NXVF9FTiAgICAgICAgICAgICAgICAgIEJJ VCgxNCkKPiA+ICAyMSAjZGVmaW5lIFJFR19DTEszMktfQVVUT19TV1RfQllQQVNTICAgICAgICAg ICAgICBCSVQoMTUpCj4gPgo+ID4gSW5pdCBzZXF1ZW5jZSBjaGFuZ2VkIGluIEg2IEJTUCB0bzoK PiA+Cj4gPiA2NDYgICAgICAgICAvKgo+ID4gNjQ3ICAgICAgICAgICogU3RlcDE6IHNlbGVjdCBS VEMgY2xvY2sgc291cmNlCj4gPiA2NDggICAgICAgICAgKi8KPiA+IDY0OSAgICAgICAgIHRtcF9k YXRhID0gcmVhZGwoY2hpcC0+YmFzZSArIFNVTlhJX0xPU0NfQ1RSTCk7Cj4gPiA2NTAgICAgICAg ICB0bXBfZGF0YSAmPSAoflJFR19DTEszMktfQVVUT19TV1RfRU4pOwo+ID4gNjUxCj4gPiA2NTIg ICAgICAgICAvKiBEaXNhYmxlIGF1dG8gc3dpdGNoIGZ1bmN0aW9uICovCj4gPiA2NTMgICAgICAg ICB0bXBfZGF0YSB8PSBSRUdfQ0xLMzJLX0FVVE9fU1dUX0JZUEFTUzsKPiA+IDY1NCAgICAgICAg IHdyaXRlbCh0bXBfZGF0YSwgY2hpcC0+YmFzZSArIFNVTlhJX0xPU0NfQ1RSTCk7Cj4gPiA2NTUK PiA+IDY1NiAgICAgICAgIHRtcF9kYXRhID0gcmVhZGwoY2hpcC0+YmFzZSArIFNVTlhJX0xPU0Nf Q1RSTCk7Cj4gPiA2NTcgICAgICAgICB0bXBfZGF0YSB8PSAoUlRDX1NPVVJDRV9FWFRFUk5BTCB8 IFJFR19MT1NDQ1RSTF9NQUdJQyk7Cj4gPiA2NTggICAgICAgICB3cml0ZWwodG1wX2RhdGEsIGNo aXAtPmJhc2UgKyBTVU5YSV9MT1NDX0NUUkwpOwo+ID4gNjU5Cj4gPiA2NjAgICAgICAgICAvKiBX ZSBuZWVkIHRvIHNldCBHU00gYWZ0ZXIgY2hhbmdlIGNsb2NrIHNvdXJjZSAqLwo+ID4gNjYxICAg ICAgICAgdWRlbGF5KDEwKTsKPiA+IDY2MiAgICAgICAgIHRtcF9kYXRhID0gcmVhZGwoY2hpcC0+ YmFzZSArIFNVTlhJX0xPU0NfQ1RSTCk7Cj4gPiA2NjMgICAgICAgICB0bXBfZGF0YSB8PSAoRVhU X0xPU0NfR1NNIHwgUkVHX0xPU0NDVFJMX01BR0lDKTsKPiA+IDY2NCAgICAgICAgIHdyaXRlbCh0 bXBfZGF0YSwgY2hpcC0+YmFzZSArIFNVTlhJX0xPU0NfQ1RSTCk7Cj4gPiA2NjUKPiAKPiBJIGRv bid0IGhhdmUgdGhpcyBpbiBteSBINiBCU1BzLiBPbmUgaXMgSDYgTGljaGVlIHYxLjEgZG93bmxv YWRlZCBmcm9tIFBpbmU2NC4KPiBUaGUgbGluayB3YXMgZnJvbSBsaW51eC1zdW54aSB3aWtpJ3Mg SDYgcGFnZS4KPiAKPiBUaGUgb3RoZXIgaXMgYSA0Ljkga2VybmVsIHRyZWUsIHdoaWNoIEkgYmVs aWV2ZSBpcyBmcm9tIEFsbHdpbm5lcidzIGdpdGh1YjoKPiAKPiAgICAgaHR0cHM6Ly9naXRodWIu Y29tL0FsbHdpbm5lci1Ib21sZXQvSDYtQlNQNC45LWxpbnV4CgpJbnRlcmVzdGluZy4gOikgSSBo YXZlIHRoZSBCU1AgSSB3YXMgdXNpbmcgc2F2ZWQgaGVyZToKCmh0dHBzOi8vbWVnb3VzLmNvbS9n aXQvbGludXgvdHJlZS9kcml2ZXJzL3J0Yy9ydGMtc3VueGkuYz9oPWg2LTQuOS1ic3AjbjY0OQoK SXQncyBiYXNlZCBvZiA0LjkuMTE5CgpodHRwczovL21lZ291cy5jb20vZ2l0L2xpbnV4L2xvZy8/ aD1oNi00LjktYnNwCgpJIGRvbid0IHJlbWVtYmVyIHdoZXJlIEkgZm91bmQgaXQuIEJ1dCBJIGlt cG9ydGVkIGl0IGZhaXJseSByZWNlbnRseSwgYW5kCnRoZSBjb2RlIHlvdSBwb2ludGVkIHRvIGxv b2tzIGxpa2UgYW4gb2xkZXIgdmVyc2lvbiB0aGF0IEkgY2FuIGZvdW5kIGluIHNvbWUKYmV0YSBI NiBCU1AsIHRoYXQgSSBpbXBvcnRlZCB3YXkgZWFybGllciBhbmQgaXMgYmFzZWQgb24gNC45LjU2 OgoKaHR0cHM6Ly9tZWdvdXMuY29tL2dpdC9saW51eC90cmVlL2RyaXZlcnMvcnRjL3J0Yy1zdW54 aS5jP2g9bGludXgtaDYKaHR0cHM6Ly9tZWdvdXMuY29tL2dpdC9saW51eC9sb2cvP2g9bGludXgt aDYKCkhtbSwgYXJjaGVvbG9neS4gOikKCj4gPiBGb3Igb2xkZXIgQlNQcywgdGhlIGluaXQgc2Vx dWVuY2UgbG9va2VkIGxpa2UgdGhpczoKPiA+Cj4gPiA0ODIgICAgICAgICAvKgo+ID4gNDgzICAg ICAgICAgICogU3RlcDE6IHNlbGVjdCBSVEMgY2xvY2sgc291cmNlCj4gPiA0ODQgICAgICAgICAg Ki8KPiA+IDQ4NSAgICAgICAgIHRtcF9kYXRhID0gc3VueGlfcnRjX3JlYWQoU1VOWElfTE9TQ19D VFJMX1JFRyk7Cj4gPiA0ODYgICAgICAgICB0bXBfZGF0YSAmPSAoflJFR19DTEszMktfQVVUT19T V1RfRU4pOwo+ID4gNDg3ICAgICAgICAgdG1wX2RhdGEgfD0gKFJUQ19TT1VSQ0VfRVhURVJOQUwg fCBSRUdfTE9TQ0NUUkxfTUFHSUMpOwo+ID4gNDg4ICAgICAgICAgdG1wX2RhdGEgfD0gKEVYVF9M T1NDX0dTTSk7Cj4gPiA0ODkgICAgICAgICBzdW54aV9ydGNfd3JpdGUodG1wX2RhdGEsIFNVTlhJ X0xPU0NfQ1RSTF9SRUcpOwo+ID4gNDkwCj4gPgo+ID4gRVhUX0xPU0NfR1NNIGhhcyB2YWx1ZXMg NCB2YWx1ZXMgZnJvbSBsb3cgdG8gaGlnaCwgYW5kIEkgZ3Vlc3MgaXQgY29uZmlndXJlcwo+ID4g Z2FpbiBmb3IgdGhlIG9zY2lsbGF0b3IncyBhbXBsaWZpZXIgaW4gdGhlIGZlZWRiYWNrIGxvb3Ag b2YgdGhlIGNpcmN1aXQuCj4gPgo+ID4gU28gdGhlIG5ldyBjb2RlLCBmb3Igc29tZSByZWFzb24g Y2hhbmdlZCBmcm9tIHNpbmdsZSB3cml0ZSB0byBzZXF1ZW5jZQo+ID4gb2YgaW5kaXZpZHVhbCB3 cml0ZXMvY29uZmlnIHN0ZXBzOgo+ID4KPiA+IDEpIGRpc2FibGUgYXV0by1zd2l0Y2ggYW5kIGVu YWJsZSBhdXRvLXN3aXRjaCBieXBhc3MKPiA+IDIpIHNlbGVjdCBSVEMgY2xvY2sgc291cmNlICh0 byBMT1NDKQo+ID4gICAod2FpdCkKPiAKPiBNYXliZSBpdCdzIHBvc3NpYmxlIHRvIGdsaXRjaCBp ZiB0aGVzZSB0d28gYXJlIGNvbWJpbmVkPwoKVGhhdCdzIHdoYXQgSSB0aG91Z2h0IHRvby4gT3Ig dGhlIHByb2dyYW1tZXIgdGhvdWdodCBzbywgYW5kIHdhcyBqdXN0CnByb2dyYW1taW5nIGRlZmVu c2l2ZWx5LCBhbmQgdGhlcmUncyBubyByZWFsIHByb2JsZW0gaW4gdGhlIHByYWN0aWNlLgoKQnV0 IHRoYXQgc3BlY2lmaWMgZGVsYXkoKSBzZWVtcyBsaWtlIHNvbWVvbmUgdHJ5aW5nIHRvIHNvbHZl IGEgcmVhbCBpc3N1ZS4gT2YKY291cnNlIHRoZXJlJ3Mgbm8ga25vd2luZyBpZiBpdCB3YXMgb24g SDYgb3Igb24gc29tZSBvdGhlciBTb0MuCgpyZWdhcmRzLAoJby4KCj4gCj4gPiAzKSBjb25maWd1 cmUgZ2FpbiBvbiB0aGUgTE9TQwo+ID4KPiA+IHJlZ2FyZHMsCj4gPiAgICAgICAgIG8uCj4gPgo+ ID4gPiBDaGVuWXUKPiA+Cj4gPiAtLQo+ID4gWW91IHJlY2VpdmVkIHRoaXMgbWVzc2FnZSBiZWNh dXNlIHlvdSBhcmUgc3Vic2NyaWJlZCB0byB0aGUgR29vZ2xlIEdyb3VwcyAibGludXgtc3VueGki IGdyb3VwLgo+ID4gVG8gdW5zdWJzY3JpYmUgZnJvbSB0aGlzIGdyb3VwIGFuZCBzdG9wIHJlY2Vp dmluZyBlbWFpbHMgZnJvbSBpdCwgc2VuZCBhbiBlbWFpbCB0byBsaW51eC1zdW54aSt1bnN1YnNj cmliZUBnb29nbGVncm91cHMuY29tLgo+ID4gVG8gdmlldyB0aGlzIGRpc2N1c3Npb24gb24gdGhl IHdlYiwgdmlzaXQgaHR0cHM6Ly9ncm91cHMuZ29vZ2xlLmNvbS9kL21zZ2lkL2xpbnV4LXN1bnhp LzIwMTkwODA1MTA0NTI5LnozbWV4M20ydHNzN2x6bHIlNDBjb3JlLm15LmhvbWUuCgpfX19fX19f X19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fXwpsaW51eC1hcm0ta2VybmVs IG1haWxpbmcgbGlzdApsaW51eC1hcm0ta2VybmVsQGxpc3RzLmluZnJhZGVhZC5vcmcKaHR0cDov L2xpc3RzLmluZnJhZGVhZC5vcmcvbWFpbG1hbi9saXN0aW5mby9saW51eC1hcm0ta2VybmVsCg==