From: Sibi Sankar <sibis@codeaurora.org>
To: bjorn.andersson@linaro.org, robh+dt@kernel.org, vkoul@kernel.org,
aneela@codeaurora.org
Cc: mark.rutland@arm.com, agross@kernel.org,
linux-kernel@vger.kernel.org, linux-arm-msm@vger.kernel.org,
devicetree@vger.kernel.org, jassisinghbrar@gmail.com,
clew@codeaurora.org, Sibi Sankar <sibis@codeaurora.org>
Subject: [PATCH v2 0/7] Add support for Qualcomm SM8150 and SC7180 SoCs
Date: Wed, 7 Aug 2019 12:39:50 +0530 [thread overview]
Message-ID: <20190807070957.30655-1-sibis@codeaurora.org> (raw)
This patch series adds SCM, APSS shared mailbox and QMP AOSS PD/clock
support on SM8150 and SC7180 SoCs.
v2:
* re-arrange the compatible lists in sort order
Sibi Sankar (7):
soc: qcom: smem: Update max processor count
dt-bindings: firmware: scm: re-order compatible list
dt-bindings: firmware: scm: Add SM8150 and SC7180 support
dt-bindings: mailbox: Add APSS shared for SM8150 and SC7180 SoCs
mailbox: qcom: Add support for Qualcomm SM8150 and SC7180 SoCs
dt-bindings: soc: qcom: aoss: Add SM8150 and SC7180 support
soc: qcom: aoss: Add AOSS QMP support
Documentation/devicetree/bindings/firmware/qcom,scm.txt | 4 +++-
.../devicetree/bindings/mailbox/qcom,apcs-kpss-global.txt | 2 ++
Documentation/devicetree/bindings/soc/qcom/qcom,aoss-qmp.txt | 5 ++++-
drivers/mailbox/qcom-apcs-ipc-mailbox.c | 2 ++
drivers/soc/qcom/qcom_aoss.c | 2 ++
drivers/soc/qcom/smem.c | 2 +-
6 files changed, 14 insertions(+), 3 deletions(-)
--
The Qualcomm Innovation Center, Inc. is a member of the Code Aurora Forum,
a Linux Foundation Collaborative Project
next reply other threads:[~2019-08-07 7:10 UTC|newest]
Thread overview: 19+ messages / expand[flat|nested] mbox.gz Atom feed top
2019-08-07 7:09 Sibi Sankar [this message]
2019-08-07 7:09 ` [PATCH v2 1/7] soc: qcom: smem: Update max processor count Sibi Sankar
2019-08-07 7:09 ` [PATCH v2 2/7] dt-bindings: firmware: scm: re-order compatible list Sibi Sankar
2019-08-21 19:38 ` Rob Herring
2019-08-21 19:38 ` Rob Herring
2019-08-07 7:09 ` [PATCH v2 3/7] dt-bindings: firmware: scm: Add SM8150 and SC7180 support Sibi Sankar
2019-08-21 19:38 ` Rob Herring
2019-08-21 19:38 ` Rob Herring
2019-08-07 7:09 ` [PATCH v2 4/7] dt-bindings: mailbox: Add APSS shared for SM8150 and SC7180 SoCs Sibi Sankar
2019-08-21 19:38 ` Rob Herring
2019-08-21 19:38 ` Rob Herring
2019-08-07 7:09 ` [PATCH v2 5/7] mailbox: qcom: Add support for Qualcomm " Sibi Sankar
2019-08-21 22:50 ` Bjorn Andersson
2019-08-07 7:09 ` [PATCH v2 6/7] dt-bindings: soc: qcom: aoss: Add SM8150 and SC7180 support Sibi Sankar
2019-08-21 19:39 ` Rob Herring
2019-08-21 19:39 ` Rob Herring
2019-08-07 7:09 ` [PATCH v2 7/7] soc: qcom: aoss: Add AOSS QMP support Sibi Sankar
2019-08-08 4:52 ` [PATCH v2 0/7] Add support for Qualcomm SM8150 and SC7180 SoCs Vinod Koul
2019-08-21 23:03 ` Bjorn Andersson
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20190807070957.30655-1-sibis@codeaurora.org \
--to=sibis@codeaurora.org \
--cc=agross@kernel.org \
--cc=aneela@codeaurora.org \
--cc=bjorn.andersson@linaro.org \
--cc=clew@codeaurora.org \
--cc=devicetree@vger.kernel.org \
--cc=jassisinghbrar@gmail.com \
--cc=linux-arm-msm@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=mark.rutland@arm.com \
--cc=robh+dt@kernel.org \
--cc=vkoul@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.