All of lore.kernel.org
 help / color / mirror / Atom feed
From: Patchwork <patchwork@emeril.freedesktop.org>
To: Lucas De Marchi <lucas.demarchi@intel.com>
Cc: intel-gfx@lists.freedesktop.org
Subject: ✗ Fi.CI.CHECKPATCH: warning for Tiger Lake batch 3.5 (rev2)
Date: Wed, 04 Sep 2019 21:59:12 -0000	[thread overview]
Message-ID: <20190904215912.9971.32364@emeril.freedesktop.org> (raw)
In-Reply-To: <20190904213419.27547-1-jose.souza@intel.com>

== Series Details ==

Series: Tiger Lake batch 3.5 (rev2)
URL   : https://patchwork.freedesktop.org/series/65982/
State : warning

== Summary ==

$ dim checkpatch origin/drm-tip
ef543edfad30 drm/i915/psr: Only handle interruptions of the transcoder in use
-:250: CHECK:MACRO_ARG_REUSE: Macro argument reuse 'trans' - possible side-effects?
#250: FILE: drivers/gpu/drm/i915/i915_reg.h:4228:
+#define   _EDP_PSR_TRANS_SHIFT(trans)		((trans) == TRANSCODER_EDP ? \
+						 0 : ((trans) - TRANSCODER_A + 1) * 8)

total: 0 errors, 0 warnings, 1 checks, 202 lines checked
d22eb1bcc53a drm/i915/tgl: Access the right register when handling PSR interruptions
8c8ae5031338 drm/i915: protect access to DP_TP_* on non-dp
ea764a30c1a9 drm/i915/tgl: move DP_TP_* to transcoder
2976ddd465c0 drm/i915/tgl: disable SAGV temporarily
4a408e5fdb8e drm/i915/tgl: add gen12 to stolen initialization

_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx

  parent reply	other threads:[~2019-09-04 21:59 UTC|newest]

Thread overview: 12+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2019-09-04 21:34 [PATCH 0/6] Tiger Lake batch 3.5 v2 José Roberto de Souza
2019-09-04 21:34 ` [PATCH 1/6] drm/i915/psr: Only handle interruptions of the transcoder in use José Roberto de Souza
2019-09-04 21:34 ` [PATCH 2/6] drm/i915/tgl: Access the right register when handling PSR interruptions José Roberto de Souza
2019-09-04 21:34 ` [PATCH 3/6] drm/i915: protect access to DP_TP_* on non-dp José Roberto de Souza
2019-09-04 21:39   ` Matt Roper
2019-09-04 21:34 ` [PATCH 4/6] drm/i915/tgl: move DP_TP_* to transcoder José Roberto de Souza
2019-09-04 21:34 ` [PATCH 5/6] drm/i915/tgl: disable SAGV temporarily José Roberto de Souza
2019-09-04 21:34 ` [PATCH 6/6] drm/i915/tgl: add gen12 to stolen initialization José Roberto de Souza
2019-09-04 21:59 ` Patchwork [this message]
2019-09-04 22:22 ` ✓ Fi.CI.BAT: success for Tiger Lake batch 3.5 (rev2) Patchwork
2019-09-04 23:35 ` ✓ Fi.CI.IGT: " Patchwork
2019-09-05  0:13   ` Souza, Jose

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=20190904215912.9971.32364@emeril.freedesktop.org \
    --to=patchwork@emeril.freedesktop.org \
    --cc=intel-gfx@lists.freedesktop.org \
    --cc=lucas.demarchi@intel.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.