From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-13.3 required=3.0 tests=DKIM_SIGNED,DKIM_VALID, DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_PATCH,MAILING_LIST_MULTI, MENTIONS_GIT_HOSTING,SIGNED_OFF_BY,SPF_HELO_NONE,SPF_PASS,URIBL_BLOCKED, USER_AGENT_SANE_1 autolearn=unavailable autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 531D9CA9EA0 for ; Fri, 25 Oct 2019 14:06:39 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [209.132.180.67]) by mail.kernel.org (Postfix) with ESMTP id 2102F222D1 for ; Fri, 25 Oct 2019 14:06:39 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (2048-bit key) header.d=poorly.run header.i=@poorly.run header.b="VifDnRc7" Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2503000AbfJYOGf (ORCPT ); Fri, 25 Oct 2019 10:06:35 -0400 Received: from mail-yb1-f193.google.com ([209.85.219.193]:39709 "EHLO mail-yb1-f193.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S2407355AbfJYOGe (ORCPT ); Fri, 25 Oct 2019 10:06:34 -0400 Received: by mail-yb1-f193.google.com with SMTP id e9so889598ybp.6 for ; Fri, 25 Oct 2019 07:06:33 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=poorly.run; s=google; h=date:from:to:cc:subject:message-id:references:mime-version :content-disposition:in-reply-to:user-agent; bh=9hV5nwXUEgXhwQ5IosopcGJTF2NHW7/vTGTmNW9G34I=; b=VifDnRc70NasJQuNqZ6GKXuHy+pog7Il9EYThxh46rlyggmTevIjVlWWW3BDI7BX8/ wlYX5LkB0paoZC1KPIFgth+U25Pfzy2Dk+RpUyeGJsnhZnPg79LzGQqXe2KkzPXYRghH NqFkRvxXEQKju+Q6MFIb/wZkpDCWXgdNX0WvFHPXl+Hr4DgxgainAF6JcS6oBo3xgcg/ vxUQBHZLFuS1+XqP0ChE2d7qlZoP4D5ficQilafhQ6deH/GmdCOz6+L4Zegsbr44ierq DMjOgUz0FWpLxwy3K8HlVU/BmUkx5ZqxIJDa/FJiJPTiMLvUlBUumiRmSBCIcGZa9FGd g7ZA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:date:from:to:cc:subject:message-id:references :mime-version:content-disposition:in-reply-to:user-agent; bh=9hV5nwXUEgXhwQ5IosopcGJTF2NHW7/vTGTmNW9G34I=; b=eF9uhKfqYm2T4oLAKXs3LH985k6pqlfqNxow++b3Huk0VnEqQxEWXJt1mtgsK/7Fdc HsAME/PMWwp5MVPYshxy5+srBFYUCsaoHpnD0NqHivMgtWs4flOH+yHxziny/SCody2b 6ghzzZSlZ7L33RM6QEw+MUlR3Gjz0uR62XLFAm/biOkxkLc5GV2eNA3NwI5Nmj6yd8xv YvpLoHi0Zau+EyfxHq9oke58AWmEu/g6cf9oDKGnilYYan6HINEmBc98u/n1fWOhh5IJ g6C6eRFk9HZF0EQ3FxuyCtNJd+J/SWJIQHEAiTvg12i/SnCHKUV9w3SSpNnZbJieydNL 8oXg== X-Gm-Message-State: APjAAAULfrnk9zU4wt0erjnXfD208P/hEJGE5dox31XuScwo8gvNjjhP xjO8oCKWjy0WEwYTyrOTQSn7fA== X-Google-Smtp-Source: APXvYqx7fYQnCFaQaxuLFh4DK2xG1DIqcPQZX3c4Cb03ut+f4/rVew1nspg17lq1TCTJePaSNg3xIQ== X-Received: by 2002:a25:7611:: with SMTP id r17mr3361276ybc.399.1572012393139; Fri, 25 Oct 2019 07:06:33 -0700 (PDT) Received: from localhost ([2620:0:1013:11:89c6:2139:5435:371d]) by smtp.gmail.com with ESMTPSA id b201sm710130ywe.2.2019.10.25.07.06.32 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 25 Oct 2019 07:06:32 -0700 (PDT) Date: Fri, 25 Oct 2019 10:06:32 -0400 From: Sean Paul To: Stephan Gerhold Cc: Rob Clark , Sean Paul , Hai Li , David Airlie , linux-arm-msm@vger.kernel.org, linux-kernel@vger.kernel.org, dri-devel@lists.freedesktop.org, Daniel Vetter , Nikita Travkin , freedreno@lists.freedesktop.org Subject: Re: [Freedreno] [PATCH v2] drm/msm/dsi: Implement qcom, dsi-phy-regulator-ldo-mode for 28nm PHY Message-ID: <20191025140632.GH85762@art_vandelay> References: <20191023165617.28738-1-stephan@gerhold.net> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <20191023165617.28738-1-stephan@gerhold.net> User-Agent: Mutt/1.10.1 (2018-07-13) Sender: linux-arm-msm-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-arm-msm@vger.kernel.org On Wed, Oct 23, 2019 at 06:56:17PM +0200, Stephan Gerhold wrote: > The DSI PHY regulator supports two regulator modes: LDO and DCDC. > This mode can be selected using the "qcom,dsi-phy-regulator-ldo-mode" > device tree property. > > However, at the moment only the 20nm PHY driver actually implements > that option. Add a check in the 28nm PHY driver to program the > registers correctly for LDO mode. > > Tested-by: Nikita Travkin # l8150 > Signed-off-by: Stephan Gerhold Thanks for your patch! I've pushed it to msm-next. Sean > --- > Changes in v2: Move DCDC/LDO code into separate methods > v1: https://lore.kernel.org/linux-arm-msm/20191021163425.83697-1-stephan@gerhold.net/ > > This is needed to make the display work on Longcheer L8150, > which has recently gained mainline support in: > https://git.kernel.org/pub/scm/linux/kernel/git/qcom/linux.git/commit/?id=16e8e8072108426029f0c16dff7fbe77fae3df8f > > This patch is based on code from the downstream kernel: > https://source.codeaurora.org/quic/la/kernel/msm-3.10/tree/drivers/video/msm/mdss/msm_mdss_io_8974.c?h=LA.BR.1.2.9.1-02310-8x16.0#n152 > > The LDO regulator configuration is taken from msm8916-qrd.dtsi: > https://source.codeaurora.org/quic/la/kernel/msm-3.10/tree/arch/arm/boot/dts/qcom/msm8916-qrd.dtsi?h=LA.BR.1.2.9.1-02310-8x16.0#n56 > --- > drivers/gpu/drm/msm/dsi/phy/dsi_phy_28nm.c | 42 +++++++++++++++++----- > 1 file changed, 34 insertions(+), 8 deletions(-) > > diff --git a/drivers/gpu/drm/msm/dsi/phy/dsi_phy_28nm.c b/drivers/gpu/drm/msm/dsi/phy/dsi_phy_28nm.c > index b3f678f6c2aa..b384ea20f359 100644 > --- a/drivers/gpu/drm/msm/dsi/phy/dsi_phy_28nm.c > +++ b/drivers/gpu/drm/msm/dsi/phy/dsi_phy_28nm.c > @@ -39,15 +39,10 @@ static void dsi_28nm_dphy_set_timing(struct msm_dsi_phy *phy, > DSI_28nm_PHY_TIMING_CTRL_11_TRIG3_CMD(0)); > } > > -static void dsi_28nm_phy_regulator_ctrl(struct msm_dsi_phy *phy, bool enable) > +static void dsi_28nm_phy_regulator_enable_dcdc(struct msm_dsi_phy *phy) > { > void __iomem *base = phy->reg_base; > > - if (!enable) { > - dsi_phy_write(base + REG_DSI_28nm_PHY_REGULATOR_CAL_PWR_CFG, 0); > - return; > - } > - > dsi_phy_write(base + REG_DSI_28nm_PHY_REGULATOR_CTRL_0, 0x0); > dsi_phy_write(base + REG_DSI_28nm_PHY_REGULATOR_CAL_PWR_CFG, 1); > dsi_phy_write(base + REG_DSI_28nm_PHY_REGULATOR_CTRL_5, 0); > @@ -56,6 +51,39 @@ static void dsi_28nm_phy_regulator_ctrl(struct msm_dsi_phy *phy, bool enable) > dsi_phy_write(base + REG_DSI_28nm_PHY_REGULATOR_CTRL_1, 0x9); > dsi_phy_write(base + REG_DSI_28nm_PHY_REGULATOR_CTRL_0, 0x7); > dsi_phy_write(base + REG_DSI_28nm_PHY_REGULATOR_CTRL_4, 0x20); > + dsi_phy_write(phy->base + REG_DSI_28nm_PHY_LDO_CNTRL, 0x00); > +} > + > +static void dsi_28nm_phy_regulator_enable_ldo(struct msm_dsi_phy *phy) > +{ > + void __iomem *base = phy->reg_base; > + > + dsi_phy_write(base + REG_DSI_28nm_PHY_REGULATOR_CTRL_0, 0x0); > + dsi_phy_write(base + REG_DSI_28nm_PHY_REGULATOR_CAL_PWR_CFG, 0); > + dsi_phy_write(base + REG_DSI_28nm_PHY_REGULATOR_CTRL_5, 0x7); > + dsi_phy_write(base + REG_DSI_28nm_PHY_REGULATOR_CTRL_3, 0); > + dsi_phy_write(base + REG_DSI_28nm_PHY_REGULATOR_CTRL_2, 0x1); > + dsi_phy_write(base + REG_DSI_28nm_PHY_REGULATOR_CTRL_1, 0x1); > + dsi_phy_write(base + REG_DSI_28nm_PHY_REGULATOR_CTRL_4, 0x20); > + > + if (phy->cfg->type == MSM_DSI_PHY_28NM_LP) > + dsi_phy_write(phy->base + REG_DSI_28nm_PHY_LDO_CNTRL, 0x05); > + else > + dsi_phy_write(phy->base + REG_DSI_28nm_PHY_LDO_CNTRL, 0x0d); > +} > + > +static void dsi_28nm_phy_regulator_ctrl(struct msm_dsi_phy *phy, bool enable) > +{ > + if (!enable) { > + dsi_phy_write(phy->reg_base + > + REG_DSI_28nm_PHY_REGULATOR_CAL_PWR_CFG, 0); > + return; > + } > + > + if (phy->regulator_ldo_mode) > + dsi_28nm_phy_regulator_enable_ldo(phy); > + else > + dsi_28nm_phy_regulator_enable_dcdc(phy); > } > > static int dsi_28nm_phy_enable(struct msm_dsi_phy *phy, int src_pll_id, > @@ -77,8 +105,6 @@ static int dsi_28nm_phy_enable(struct msm_dsi_phy *phy, int src_pll_id, > > dsi_28nm_phy_regulator_ctrl(phy, true); > > - dsi_phy_write(base + REG_DSI_28nm_PHY_LDO_CNTRL, 0x00); > - > dsi_28nm_dphy_set_timing(phy, timing); > > dsi_phy_write(base + REG_DSI_28nm_PHY_CTRL_1, 0x00); > -- > 2.23.0 > > _______________________________________________ > Freedreno mailing list > Freedreno@lists.freedesktop.org > https://lists.freedesktop.org/mailman/listinfo/freedreno -- Sean Paul, Software Engineer, Google / Chromium OS From mboxrd@z Thu Jan 1 00:00:00 1970 From: Sean Paul Subject: Re: [PATCH v2] drm/msm/dsi: Implement qcom, dsi-phy-regulator-ldo-mode for 28nm PHY Date: Fri, 25 Oct 2019 10:06:32 -0400 Message-ID: <20191025140632.GH85762@art_vandelay> References: <20191023165617.28738-1-stephan@gerhold.net> Mime-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: base64 Return-path: Content-Disposition: inline In-Reply-To: <20191023165617.28738-1-stephan-3XONVrnlUWDR7s880joybQ@public.gmane.org> List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: freedreno-bounces-PD4FTy7X32lNgt0PjOBp9y5qC8QIuHrW@public.gmane.org Sender: "Freedreno" To: Stephan Gerhold Cc: freedreno-PD4FTy7X32lNgt0PjOBp9y5qC8QIuHrW@public.gmane.org, David Airlie , Sean Paul , linux-kernel-u79uwXL29TY76Z2rM5mHXA@public.gmane.org, dri-devel-PD4FTy7X32lNgt0PjOBp9y5qC8QIuHrW@public.gmane.org, Rob Clark , Daniel Vetter , linux-arm-msm-u79uwXL29TY76Z2rM5mHXA@public.gmane.org, Nikita Travkin , Hai Li List-Id: dri-devel@lists.freedesktop.org T24gV2VkLCBPY3QgMjMsIDIwMTkgYXQgMDY6NTY6MTdQTSArMDIwMCwgU3RlcGhhbiBHZXJob2xk IHdyb3RlOgo+IFRoZSBEU0kgUEhZIHJlZ3VsYXRvciBzdXBwb3J0cyB0d28gcmVndWxhdG9yIG1v ZGVzOiBMRE8gYW5kIERDREMuCj4gVGhpcyBtb2RlIGNhbiBiZSBzZWxlY3RlZCB1c2luZyB0aGUg InFjb20sZHNpLXBoeS1yZWd1bGF0b3ItbGRvLW1vZGUiCj4gZGV2aWNlIHRyZWUgcHJvcGVydHku Cj4gCj4gSG93ZXZlciwgYXQgdGhlIG1vbWVudCBvbmx5IHRoZSAyMG5tIFBIWSBkcml2ZXIgYWN0 dWFsbHkgaW1wbGVtZW50cwo+IHRoYXQgb3B0aW9uLiBBZGQgYSBjaGVjayBpbiB0aGUgMjhubSBQ SFkgZHJpdmVyIHRvIHByb2dyYW0gdGhlCj4gcmVnaXN0ZXJzIGNvcnJlY3RseSBmb3IgTERPIG1v ZGUuCj4gCj4gVGVzdGVkLWJ5OiBOaWtpdGEgVHJhdmtpbiA8bmlraXRvcy50ckBnbWFpbC5jb20+ ICMgbDgxNTAKPiBTaWduZWQtb2ZmLWJ5OiBTdGVwaGFuIEdlcmhvbGQgPHN0ZXBoYW5AZ2VyaG9s ZC5uZXQ+CgpUaGFua3MgZm9yIHlvdXIgcGF0Y2ghIEkndmUgcHVzaGVkIGl0IHRvIG1zbS1uZXh0 LgoKU2VhbgoKPiAtLS0KPiBDaGFuZ2VzIGluIHYyOiBNb3ZlIERDREMvTERPIGNvZGUgaW50byBz ZXBhcmF0ZSBtZXRob2RzCj4gdjE6IGh0dHBzOi8vbG9yZS5rZXJuZWwub3JnL2xpbnV4LWFybS1t c20vMjAxOTEwMjExNjM0MjUuODM2OTctMS1zdGVwaGFuQGdlcmhvbGQubmV0Lwo+IAo+IFRoaXMg aXMgbmVlZGVkIHRvIG1ha2UgdGhlIGRpc3BsYXkgd29yayBvbiBMb25nY2hlZXIgTDgxNTAsCj4g d2hpY2ggaGFzIHJlY2VudGx5IGdhaW5lZCBtYWlubGluZSBzdXBwb3J0IGluOgo+IGh0dHBzOi8v Z2l0Lmtlcm5lbC5vcmcvcHViL3NjbS9saW51eC9rZXJuZWwvZ2l0L3Fjb20vbGludXguZ2l0L2Nv bW1pdC8/aWQ9MTZlOGU4MDcyMTA4NDI2MDI5ZjBjMTZkZmY3ZmJlNzdmYWUzZGY4Zgo+IAo+IFRo aXMgcGF0Y2ggaXMgYmFzZWQgb24gY29kZSBmcm9tIHRoZSBkb3duc3RyZWFtIGtlcm5lbDoKPiBo dHRwczovL3NvdXJjZS5jb2RlYXVyb3JhLm9yZy9xdWljL2xhL2tlcm5lbC9tc20tMy4xMC90cmVl L2RyaXZlcnMvdmlkZW8vbXNtL21kc3MvbXNtX21kc3NfaW9fODk3NC5jP2g9TEEuQlIuMS4yLjku MS0wMjMxMC04eDE2LjAjbjE1Mgo+IAo+IFRoZSBMRE8gcmVndWxhdG9yIGNvbmZpZ3VyYXRpb24g aXMgdGFrZW4gZnJvbSBtc204OTE2LXFyZC5kdHNpOgo+IGh0dHBzOi8vc291cmNlLmNvZGVhdXJv cmEub3JnL3F1aWMvbGEva2VybmVsL21zbS0zLjEwL3RyZWUvYXJjaC9hcm0vYm9vdC9kdHMvcWNv bS9tc204OTE2LXFyZC5kdHNpP2g9TEEuQlIuMS4yLjkuMS0wMjMxMC04eDE2LjAjbjU2Cj4gLS0t Cj4gIGRyaXZlcnMvZ3B1L2RybS9tc20vZHNpL3BoeS9kc2lfcGh5XzI4bm0uYyB8IDQyICsrKysr KysrKysrKysrKysrLS0tLS0KPiAgMSBmaWxlIGNoYW5nZWQsIDM0IGluc2VydGlvbnMoKyksIDgg ZGVsZXRpb25zKC0pCj4gCj4gZGlmZiAtLWdpdCBhL2RyaXZlcnMvZ3B1L2RybS9tc20vZHNpL3Bo eS9kc2lfcGh5XzI4bm0uYyBiL2RyaXZlcnMvZ3B1L2RybS9tc20vZHNpL3BoeS9kc2lfcGh5XzI4 bm0uYwo+IGluZGV4IGIzZjY3OGY2YzJhYS4uYjM4NGVhMjBmMzU5IDEwMDY0NAo+IC0tLSBhL2Ry aXZlcnMvZ3B1L2RybS9tc20vZHNpL3BoeS9kc2lfcGh5XzI4bm0uYwo+ICsrKyBiL2RyaXZlcnMv Z3B1L2RybS9tc20vZHNpL3BoeS9kc2lfcGh5XzI4bm0uYwo+IEBAIC0zOSwxNSArMzksMTAgQEAg c3RhdGljIHZvaWQgZHNpXzI4bm1fZHBoeV9zZXRfdGltaW5nKHN0cnVjdCBtc21fZHNpX3BoeSAq cGh5LAo+ICAJCURTSV8yOG5tX1BIWV9USU1JTkdfQ1RSTF8xMV9UUklHM19DTUQoMCkpOwo+ICB9 Cj4gIAo+IC1zdGF0aWMgdm9pZCBkc2lfMjhubV9waHlfcmVndWxhdG9yX2N0cmwoc3RydWN0IG1z bV9kc2lfcGh5ICpwaHksIGJvb2wgZW5hYmxlKQo+ICtzdGF0aWMgdm9pZCBkc2lfMjhubV9waHlf cmVndWxhdG9yX2VuYWJsZV9kY2RjKHN0cnVjdCBtc21fZHNpX3BoeSAqcGh5KQo+ICB7Cj4gIAl2 b2lkIF9faW9tZW0gKmJhc2UgPSBwaHktPnJlZ19iYXNlOwo+ICAKPiAtCWlmICghZW5hYmxlKSB7 Cj4gLQkJZHNpX3BoeV93cml0ZShiYXNlICsgUkVHX0RTSV8yOG5tX1BIWV9SRUdVTEFUT1JfQ0FM X1BXUl9DRkcsIDApOwo+IC0JCXJldHVybjsKPiAtCX0KPiAtCj4gIAlkc2lfcGh5X3dyaXRlKGJh c2UgKyBSRUdfRFNJXzI4bm1fUEhZX1JFR1VMQVRPUl9DVFJMXzAsIDB4MCk7Cj4gIAlkc2lfcGh5 X3dyaXRlKGJhc2UgKyBSRUdfRFNJXzI4bm1fUEhZX1JFR1VMQVRPUl9DQUxfUFdSX0NGRywgMSk7 Cj4gIAlkc2lfcGh5X3dyaXRlKGJhc2UgKyBSRUdfRFNJXzI4bm1fUEhZX1JFR1VMQVRPUl9DVFJM XzUsIDApOwo+IEBAIC01Niw2ICs1MSwzOSBAQCBzdGF0aWMgdm9pZCBkc2lfMjhubV9waHlfcmVn dWxhdG9yX2N0cmwoc3RydWN0IG1zbV9kc2lfcGh5ICpwaHksIGJvb2wgZW5hYmxlKQo+ICAJZHNp X3BoeV93cml0ZShiYXNlICsgUkVHX0RTSV8yOG5tX1BIWV9SRUdVTEFUT1JfQ1RSTF8xLCAweDkp Owo+ICAJZHNpX3BoeV93cml0ZShiYXNlICsgUkVHX0RTSV8yOG5tX1BIWV9SRUdVTEFUT1JfQ1RS TF8wLCAweDcpOwo+ICAJZHNpX3BoeV93cml0ZShiYXNlICsgUkVHX0RTSV8yOG5tX1BIWV9SRUdV TEFUT1JfQ1RSTF80LCAweDIwKTsKPiArCWRzaV9waHlfd3JpdGUocGh5LT5iYXNlICsgUkVHX0RT SV8yOG5tX1BIWV9MRE9fQ05UUkwsIDB4MDApOwo+ICt9Cj4gKwo+ICtzdGF0aWMgdm9pZCBkc2lf MjhubV9waHlfcmVndWxhdG9yX2VuYWJsZV9sZG8oc3RydWN0IG1zbV9kc2lfcGh5ICpwaHkpCj4g K3sKPiArCXZvaWQgX19pb21lbSAqYmFzZSA9IHBoeS0+cmVnX2Jhc2U7Cj4gKwo+ICsJZHNpX3Bo eV93cml0ZShiYXNlICsgUkVHX0RTSV8yOG5tX1BIWV9SRUdVTEFUT1JfQ1RSTF8wLCAweDApOwo+ ICsJZHNpX3BoeV93cml0ZShiYXNlICsgUkVHX0RTSV8yOG5tX1BIWV9SRUdVTEFUT1JfQ0FMX1BX Ul9DRkcsIDApOwo+ICsJZHNpX3BoeV93cml0ZShiYXNlICsgUkVHX0RTSV8yOG5tX1BIWV9SRUdV TEFUT1JfQ1RSTF81LCAweDcpOwo+ICsJZHNpX3BoeV93cml0ZShiYXNlICsgUkVHX0RTSV8yOG5t X1BIWV9SRUdVTEFUT1JfQ1RSTF8zLCAwKTsKPiArCWRzaV9waHlfd3JpdGUoYmFzZSArIFJFR19E U0lfMjhubV9QSFlfUkVHVUxBVE9SX0NUUkxfMiwgMHgxKTsKPiArCWRzaV9waHlfd3JpdGUoYmFz ZSArIFJFR19EU0lfMjhubV9QSFlfUkVHVUxBVE9SX0NUUkxfMSwgMHgxKTsKPiArCWRzaV9waHlf d3JpdGUoYmFzZSArIFJFR19EU0lfMjhubV9QSFlfUkVHVUxBVE9SX0NUUkxfNCwgMHgyMCk7Cj4g Kwo+ICsJaWYgKHBoeS0+Y2ZnLT50eXBlID09IE1TTV9EU0lfUEhZXzI4Tk1fTFApCj4gKwkJZHNp X3BoeV93cml0ZShwaHktPmJhc2UgKyBSRUdfRFNJXzI4bm1fUEhZX0xET19DTlRSTCwgMHgwNSk7 Cj4gKwllbHNlCj4gKwkJZHNpX3BoeV93cml0ZShwaHktPmJhc2UgKyBSRUdfRFNJXzI4bm1fUEhZ X0xET19DTlRSTCwgMHgwZCk7Cj4gK30KPiArCj4gK3N0YXRpYyB2b2lkIGRzaV8yOG5tX3BoeV9y ZWd1bGF0b3JfY3RybChzdHJ1Y3QgbXNtX2RzaV9waHkgKnBoeSwgYm9vbCBlbmFibGUpCj4gK3sK PiArCWlmICghZW5hYmxlKSB7Cj4gKwkJZHNpX3BoeV93cml0ZShwaHktPnJlZ19iYXNlICsKPiAr CQkJICAgICAgUkVHX0RTSV8yOG5tX1BIWV9SRUdVTEFUT1JfQ0FMX1BXUl9DRkcsIDApOwo+ICsJ CXJldHVybjsKPiArCX0KPiArCj4gKwlpZiAocGh5LT5yZWd1bGF0b3JfbGRvX21vZGUpCj4gKwkJ ZHNpXzI4bm1fcGh5X3JlZ3VsYXRvcl9lbmFibGVfbGRvKHBoeSk7Cj4gKwllbHNlCj4gKwkJZHNp XzI4bm1fcGh5X3JlZ3VsYXRvcl9lbmFibGVfZGNkYyhwaHkpOwo+ICB9Cj4gIAo+ICBzdGF0aWMg aW50IGRzaV8yOG5tX3BoeV9lbmFibGUoc3RydWN0IG1zbV9kc2lfcGh5ICpwaHksIGludCBzcmNf cGxsX2lkLAo+IEBAIC03Nyw4ICsxMDUsNiBAQCBzdGF0aWMgaW50IGRzaV8yOG5tX3BoeV9lbmFi bGUoc3RydWN0IG1zbV9kc2lfcGh5ICpwaHksIGludCBzcmNfcGxsX2lkLAo+ICAKPiAgCWRzaV8y OG5tX3BoeV9yZWd1bGF0b3JfY3RybChwaHksIHRydWUpOwo+ICAKPiAtCWRzaV9waHlfd3JpdGUo YmFzZSArIFJFR19EU0lfMjhubV9QSFlfTERPX0NOVFJMLCAweDAwKTsKPiAtCj4gIAlkc2lfMjhu bV9kcGh5X3NldF90aW1pbmcocGh5LCB0aW1pbmcpOwo+ICAKPiAgCWRzaV9waHlfd3JpdGUoYmFz ZSArIFJFR19EU0lfMjhubV9QSFlfQ1RSTF8xLCAweDAwKTsKPiAtLSAKPiAyLjIzLjAKPiAKPiBf X19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fXwo+IEZyZWVkcmVu byBtYWlsaW5nIGxpc3QKPiBGcmVlZHJlbm9AbGlzdHMuZnJlZWRlc2t0b3Aub3JnCj4gaHR0cHM6 Ly9saXN0cy5mcmVlZGVza3RvcC5vcmcvbWFpbG1hbi9saXN0aW5mby9mcmVlZHJlbm8KCi0tIApT ZWFuIFBhdWwsIFNvZnR3YXJlIEVuZ2luZWVyLCBHb29nbGUgLyBDaHJvbWl1bSBPUwpfX19fX19f X19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fXwpGcmVlZHJlbm8gbWFpbGlu ZyBsaXN0CkZyZWVkcmVub0BsaXN0cy5mcmVlZGVza3RvcC5vcmcKaHR0cHM6Ly9saXN0cy5mcmVl ZGVza3RvcC5vcmcvbWFpbG1hbi9saXN0aW5mby9mcmVlZHJlbm8= From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-13.2 required=3.0 tests=HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_PATCH,MAILING_LIST_MULTI, MENTIONS_GIT_HOSTING,SIGNED_OFF_BY,SPF_HELO_NONE,SPF_PASS,USER_AGENT_SANE_1 autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 634B5CA9EBD for ; Fri, 25 Oct 2019 14:06:36 +0000 (UTC) Received: from gabe.freedesktop.org (gabe.freedesktop.org [131.252.210.177]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 45130222D1 for ; Fri, 25 Oct 2019 14:06:36 +0000 (UTC) DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org 45130222D1 Authentication-Results: mail.kernel.org; dmarc=none (p=none dis=none) header.from=poorly.run Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=dri-devel-bounces@lists.freedesktop.org Received: from gabe.freedesktop.org (localhost [127.0.0.1]) by gabe.freedesktop.org (Postfix) with ESMTP id A513D6EA52; Fri, 25 Oct 2019 14:06:35 +0000 (UTC) Received: from mail-yb1-xb44.google.com (mail-yb1-xb44.google.com [IPv6:2607:f8b0:4864:20::b44]) by gabe.freedesktop.org (Postfix) with ESMTPS id 5C1736EA62 for ; Fri, 25 Oct 2019 14:06:34 +0000 (UTC) Received: by mail-yb1-xb44.google.com with SMTP id d12so886943ybn.7 for ; Fri, 25 Oct 2019 07:06:34 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:date:from:to:cc:subject:message-id:references :mime-version:content-disposition:in-reply-to:user-agent; bh=9hV5nwXUEgXhwQ5IosopcGJTF2NHW7/vTGTmNW9G34I=; b=G5N2FHTGq9jf3nrYn/cS0zMsuOKeiElD5du222hnFm43covbZR7p5SzzeTJ1AQsRsA jFCeQtdZIKVjyF/iWfIBMgpGT+qaInaP9Qqsde5VQ0WZhMLHG2KaR0G6W38JEPwN9y10 d5cxzo9p4oywmD5KMGjMvsBw1PZ8d0LpUtBI8ILj7zwnnUcuA4UKF3pPnYL3rpEdfcVI faXDubvbKPJyZJaHIvPFFEEZBtHd0X1gPjwn4id+gZJpU/lTPZ/MGHHOWmlE0LhygFNK /NbHbgyZXPodwpkzZdwrWxiwlQJ9vk8mCZC3O4p5GcVbSf9hm6TKXmGfbGY+ubGfcBxx rRYg== X-Gm-Message-State: APjAAAXmS6et3Mbl5LkEg2qoLtU0g8Z7jvGHAlA1n/mYbywzk9zleNzY zXCpdx9mq4+Qw9kD7+Ht5lgSrQ== X-Google-Smtp-Source: APXvYqx7fYQnCFaQaxuLFh4DK2xG1DIqcPQZX3c4Cb03ut+f4/rVew1nspg17lq1TCTJePaSNg3xIQ== X-Received: by 2002:a25:7611:: with SMTP id r17mr3361276ybc.399.1572012393139; Fri, 25 Oct 2019 07:06:33 -0700 (PDT) Received: from localhost ([2620:0:1013:11:89c6:2139:5435:371d]) by smtp.gmail.com with ESMTPSA id b201sm710130ywe.2.2019.10.25.07.06.32 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 25 Oct 2019 07:06:32 -0700 (PDT) Date: Fri, 25 Oct 2019 10:06:32 -0400 From: Sean Paul To: Stephan Gerhold Subject: Re: [Freedreno] [PATCH v2] drm/msm/dsi: Implement qcom, dsi-phy-regulator-ldo-mode for 28nm PHY Message-ID: <20191025140632.GH85762@art_vandelay> References: <20191023165617.28738-1-stephan@gerhold.net> MIME-Version: 1.0 Content-Disposition: inline In-Reply-To: <20191023165617.28738-1-stephan@gerhold.net> User-Agent: Mutt/1.10.1 (2018-07-13) X-Mailman-Original-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=poorly.run; s=google; h=date:from:to:cc:subject:message-id:references:mime-version :content-disposition:in-reply-to:user-agent; bh=9hV5nwXUEgXhwQ5IosopcGJTF2NHW7/vTGTmNW9G34I=; b=VifDnRc70NasJQuNqZ6GKXuHy+pog7Il9EYThxh46rlyggmTevIjVlWWW3BDI7BX8/ wlYX5LkB0paoZC1KPIFgth+U25Pfzy2Dk+RpUyeGJsnhZnPg79LzGQqXe2KkzPXYRghH NqFkRvxXEQKju+Q6MFIb/wZkpDCWXgdNX0WvFHPXl+Hr4DgxgainAF6JcS6oBo3xgcg/ vxUQBHZLFuS1+XqP0ChE2d7qlZoP4D5ficQilafhQ6deH/GmdCOz6+L4Zegsbr44ierq DMjOgUz0FWpLxwy3K8HlVU/BmUkx5ZqxIJDa/FJiJPTiMLvUlBUumiRmSBCIcGZa9FGd g7ZA== X-BeenThere: dri-devel@lists.freedesktop.org X-Mailman-Version: 2.1.23 Precedence: list List-Id: Direct Rendering Infrastructure - Development List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: freedreno@lists.freedesktop.org, David Airlie , Sean Paul , linux-kernel@vger.kernel.org, dri-devel@lists.freedesktop.org, linux-arm-msm@vger.kernel.org, Nikita Travkin , Hai Li Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: base64 Errors-To: dri-devel-bounces@lists.freedesktop.org Sender: "dri-devel" Message-ID: <20191025140632.p3VJ5t_hO4tLb6cu1NV1W8PpR5y3SuGkX1Xu7V-yJNg@z> T24gV2VkLCBPY3QgMjMsIDIwMTkgYXQgMDY6NTY6MTdQTSArMDIwMCwgU3RlcGhhbiBHZXJob2xk IHdyb3RlOgo+IFRoZSBEU0kgUEhZIHJlZ3VsYXRvciBzdXBwb3J0cyB0d28gcmVndWxhdG9yIG1v ZGVzOiBMRE8gYW5kIERDREMuCj4gVGhpcyBtb2RlIGNhbiBiZSBzZWxlY3RlZCB1c2luZyB0aGUg InFjb20sZHNpLXBoeS1yZWd1bGF0b3ItbGRvLW1vZGUiCj4gZGV2aWNlIHRyZWUgcHJvcGVydHku Cj4gCj4gSG93ZXZlciwgYXQgdGhlIG1vbWVudCBvbmx5IHRoZSAyMG5tIFBIWSBkcml2ZXIgYWN0 dWFsbHkgaW1wbGVtZW50cwo+IHRoYXQgb3B0aW9uLiBBZGQgYSBjaGVjayBpbiB0aGUgMjhubSBQ SFkgZHJpdmVyIHRvIHByb2dyYW0gdGhlCj4gcmVnaXN0ZXJzIGNvcnJlY3RseSBmb3IgTERPIG1v ZGUuCj4gCj4gVGVzdGVkLWJ5OiBOaWtpdGEgVHJhdmtpbiA8bmlraXRvcy50ckBnbWFpbC5jb20+ ICMgbDgxNTAKPiBTaWduZWQtb2ZmLWJ5OiBTdGVwaGFuIEdlcmhvbGQgPHN0ZXBoYW5AZ2VyaG9s ZC5uZXQ+CgpUaGFua3MgZm9yIHlvdXIgcGF0Y2ghIEkndmUgcHVzaGVkIGl0IHRvIG1zbS1uZXh0 LgoKU2VhbgoKPiAtLS0KPiBDaGFuZ2VzIGluIHYyOiBNb3ZlIERDREMvTERPIGNvZGUgaW50byBz ZXBhcmF0ZSBtZXRob2RzCj4gdjE6IGh0dHBzOi8vbG9yZS5rZXJuZWwub3JnL2xpbnV4LWFybS1t c20vMjAxOTEwMjExNjM0MjUuODM2OTctMS1zdGVwaGFuQGdlcmhvbGQubmV0Lwo+IAo+IFRoaXMg aXMgbmVlZGVkIHRvIG1ha2UgdGhlIGRpc3BsYXkgd29yayBvbiBMb25nY2hlZXIgTDgxNTAsCj4g d2hpY2ggaGFzIHJlY2VudGx5IGdhaW5lZCBtYWlubGluZSBzdXBwb3J0IGluOgo+IGh0dHBzOi8v Z2l0Lmtlcm5lbC5vcmcvcHViL3NjbS9saW51eC9rZXJuZWwvZ2l0L3Fjb20vbGludXguZ2l0L2Nv bW1pdC8/aWQ9MTZlOGU4MDcyMTA4NDI2MDI5ZjBjMTZkZmY3ZmJlNzdmYWUzZGY4Zgo+IAo+IFRo aXMgcGF0Y2ggaXMgYmFzZWQgb24gY29kZSBmcm9tIHRoZSBkb3duc3RyZWFtIGtlcm5lbDoKPiBo dHRwczovL3NvdXJjZS5jb2RlYXVyb3JhLm9yZy9xdWljL2xhL2tlcm5lbC9tc20tMy4xMC90cmVl L2RyaXZlcnMvdmlkZW8vbXNtL21kc3MvbXNtX21kc3NfaW9fODk3NC5jP2g9TEEuQlIuMS4yLjku MS0wMjMxMC04eDE2LjAjbjE1Mgo+IAo+IFRoZSBMRE8gcmVndWxhdG9yIGNvbmZpZ3VyYXRpb24g aXMgdGFrZW4gZnJvbSBtc204OTE2LXFyZC5kdHNpOgo+IGh0dHBzOi8vc291cmNlLmNvZGVhdXJv cmEub3JnL3F1aWMvbGEva2VybmVsL21zbS0zLjEwL3RyZWUvYXJjaC9hcm0vYm9vdC9kdHMvcWNv bS9tc204OTE2LXFyZC5kdHNpP2g9TEEuQlIuMS4yLjkuMS0wMjMxMC04eDE2LjAjbjU2Cj4gLS0t Cj4gIGRyaXZlcnMvZ3B1L2RybS9tc20vZHNpL3BoeS9kc2lfcGh5XzI4bm0uYyB8IDQyICsrKysr KysrKysrKysrKysrLS0tLS0KPiAgMSBmaWxlIGNoYW5nZWQsIDM0IGluc2VydGlvbnMoKyksIDgg ZGVsZXRpb25zKC0pCj4gCj4gZGlmZiAtLWdpdCBhL2RyaXZlcnMvZ3B1L2RybS9tc20vZHNpL3Bo eS9kc2lfcGh5XzI4bm0uYyBiL2RyaXZlcnMvZ3B1L2RybS9tc20vZHNpL3BoeS9kc2lfcGh5XzI4 bm0uYwo+IGluZGV4IGIzZjY3OGY2YzJhYS4uYjM4NGVhMjBmMzU5IDEwMDY0NAo+IC0tLSBhL2Ry aXZlcnMvZ3B1L2RybS9tc20vZHNpL3BoeS9kc2lfcGh5XzI4bm0uYwo+ICsrKyBiL2RyaXZlcnMv Z3B1L2RybS9tc20vZHNpL3BoeS9kc2lfcGh5XzI4bm0uYwo+IEBAIC0zOSwxNSArMzksMTAgQEAg c3RhdGljIHZvaWQgZHNpXzI4bm1fZHBoeV9zZXRfdGltaW5nKHN0cnVjdCBtc21fZHNpX3BoeSAq cGh5LAo+ICAJCURTSV8yOG5tX1BIWV9USU1JTkdfQ1RSTF8xMV9UUklHM19DTUQoMCkpOwo+ICB9 Cj4gIAo+IC1zdGF0aWMgdm9pZCBkc2lfMjhubV9waHlfcmVndWxhdG9yX2N0cmwoc3RydWN0IG1z bV9kc2lfcGh5ICpwaHksIGJvb2wgZW5hYmxlKQo+ICtzdGF0aWMgdm9pZCBkc2lfMjhubV9waHlf cmVndWxhdG9yX2VuYWJsZV9kY2RjKHN0cnVjdCBtc21fZHNpX3BoeSAqcGh5KQo+ICB7Cj4gIAl2 b2lkIF9faW9tZW0gKmJhc2UgPSBwaHktPnJlZ19iYXNlOwo+ICAKPiAtCWlmICghZW5hYmxlKSB7 Cj4gLQkJZHNpX3BoeV93cml0ZShiYXNlICsgUkVHX0RTSV8yOG5tX1BIWV9SRUdVTEFUT1JfQ0FM X1BXUl9DRkcsIDApOwo+IC0JCXJldHVybjsKPiAtCX0KPiAtCj4gIAlkc2lfcGh5X3dyaXRlKGJh c2UgKyBSRUdfRFNJXzI4bm1fUEhZX1JFR1VMQVRPUl9DVFJMXzAsIDB4MCk7Cj4gIAlkc2lfcGh5 X3dyaXRlKGJhc2UgKyBSRUdfRFNJXzI4bm1fUEhZX1JFR1VMQVRPUl9DQUxfUFdSX0NGRywgMSk7 Cj4gIAlkc2lfcGh5X3dyaXRlKGJhc2UgKyBSRUdfRFNJXzI4bm1fUEhZX1JFR1VMQVRPUl9DVFJM XzUsIDApOwo+IEBAIC01Niw2ICs1MSwzOSBAQCBzdGF0aWMgdm9pZCBkc2lfMjhubV9waHlfcmVn dWxhdG9yX2N0cmwoc3RydWN0IG1zbV9kc2lfcGh5ICpwaHksIGJvb2wgZW5hYmxlKQo+ICAJZHNp X3BoeV93cml0ZShiYXNlICsgUkVHX0RTSV8yOG5tX1BIWV9SRUdVTEFUT1JfQ1RSTF8xLCAweDkp Owo+ICAJZHNpX3BoeV93cml0ZShiYXNlICsgUkVHX0RTSV8yOG5tX1BIWV9SRUdVTEFUT1JfQ1RS TF8wLCAweDcpOwo+ICAJZHNpX3BoeV93cml0ZShiYXNlICsgUkVHX0RTSV8yOG5tX1BIWV9SRUdV TEFUT1JfQ1RSTF80LCAweDIwKTsKPiArCWRzaV9waHlfd3JpdGUocGh5LT5iYXNlICsgUkVHX0RT SV8yOG5tX1BIWV9MRE9fQ05UUkwsIDB4MDApOwo+ICt9Cj4gKwo+ICtzdGF0aWMgdm9pZCBkc2lf MjhubV9waHlfcmVndWxhdG9yX2VuYWJsZV9sZG8oc3RydWN0IG1zbV9kc2lfcGh5ICpwaHkpCj4g K3sKPiArCXZvaWQgX19pb21lbSAqYmFzZSA9IHBoeS0+cmVnX2Jhc2U7Cj4gKwo+ICsJZHNpX3Bo eV93cml0ZShiYXNlICsgUkVHX0RTSV8yOG5tX1BIWV9SRUdVTEFUT1JfQ1RSTF8wLCAweDApOwo+ ICsJZHNpX3BoeV93cml0ZShiYXNlICsgUkVHX0RTSV8yOG5tX1BIWV9SRUdVTEFUT1JfQ0FMX1BX Ul9DRkcsIDApOwo+ICsJZHNpX3BoeV93cml0ZShiYXNlICsgUkVHX0RTSV8yOG5tX1BIWV9SRUdV TEFUT1JfQ1RSTF81LCAweDcpOwo+ICsJZHNpX3BoeV93cml0ZShiYXNlICsgUkVHX0RTSV8yOG5t X1BIWV9SRUdVTEFUT1JfQ1RSTF8zLCAwKTsKPiArCWRzaV9waHlfd3JpdGUoYmFzZSArIFJFR19E U0lfMjhubV9QSFlfUkVHVUxBVE9SX0NUUkxfMiwgMHgxKTsKPiArCWRzaV9waHlfd3JpdGUoYmFz ZSArIFJFR19EU0lfMjhubV9QSFlfUkVHVUxBVE9SX0NUUkxfMSwgMHgxKTsKPiArCWRzaV9waHlf d3JpdGUoYmFzZSArIFJFR19EU0lfMjhubV9QSFlfUkVHVUxBVE9SX0NUUkxfNCwgMHgyMCk7Cj4g Kwo+ICsJaWYgKHBoeS0+Y2ZnLT50eXBlID09IE1TTV9EU0lfUEhZXzI4Tk1fTFApCj4gKwkJZHNp X3BoeV93cml0ZShwaHktPmJhc2UgKyBSRUdfRFNJXzI4bm1fUEhZX0xET19DTlRSTCwgMHgwNSk7 Cj4gKwllbHNlCj4gKwkJZHNpX3BoeV93cml0ZShwaHktPmJhc2UgKyBSRUdfRFNJXzI4bm1fUEhZ X0xET19DTlRSTCwgMHgwZCk7Cj4gK30KPiArCj4gK3N0YXRpYyB2b2lkIGRzaV8yOG5tX3BoeV9y ZWd1bGF0b3JfY3RybChzdHJ1Y3QgbXNtX2RzaV9waHkgKnBoeSwgYm9vbCBlbmFibGUpCj4gK3sK PiArCWlmICghZW5hYmxlKSB7Cj4gKwkJZHNpX3BoeV93cml0ZShwaHktPnJlZ19iYXNlICsKPiAr CQkJICAgICAgUkVHX0RTSV8yOG5tX1BIWV9SRUdVTEFUT1JfQ0FMX1BXUl9DRkcsIDApOwo+ICsJ CXJldHVybjsKPiArCX0KPiArCj4gKwlpZiAocGh5LT5yZWd1bGF0b3JfbGRvX21vZGUpCj4gKwkJ ZHNpXzI4bm1fcGh5X3JlZ3VsYXRvcl9lbmFibGVfbGRvKHBoeSk7Cj4gKwllbHNlCj4gKwkJZHNp XzI4bm1fcGh5X3JlZ3VsYXRvcl9lbmFibGVfZGNkYyhwaHkpOwo+ICB9Cj4gIAo+ICBzdGF0aWMg aW50IGRzaV8yOG5tX3BoeV9lbmFibGUoc3RydWN0IG1zbV9kc2lfcGh5ICpwaHksIGludCBzcmNf cGxsX2lkLAo+IEBAIC03Nyw4ICsxMDUsNiBAQCBzdGF0aWMgaW50IGRzaV8yOG5tX3BoeV9lbmFi bGUoc3RydWN0IG1zbV9kc2lfcGh5ICpwaHksIGludCBzcmNfcGxsX2lkLAo+ICAKPiAgCWRzaV8y OG5tX3BoeV9yZWd1bGF0b3JfY3RybChwaHksIHRydWUpOwo+ICAKPiAtCWRzaV9waHlfd3JpdGUo YmFzZSArIFJFR19EU0lfMjhubV9QSFlfTERPX0NOVFJMLCAweDAwKTsKPiAtCj4gIAlkc2lfMjhu bV9kcGh5X3NldF90aW1pbmcocGh5LCB0aW1pbmcpOwo+ICAKPiAgCWRzaV9waHlfd3JpdGUoYmFz ZSArIFJFR19EU0lfMjhubV9QSFlfQ1RSTF8xLCAweDAwKTsKPiAtLSAKPiAyLjIzLjAKPiAKPiBf X19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fXwo+IEZyZWVkcmVu byBtYWlsaW5nIGxpc3QKPiBGcmVlZHJlbm9AbGlzdHMuZnJlZWRlc2t0b3Aub3JnCj4gaHR0cHM6 Ly9saXN0cy5mcmVlZGVza3RvcC5vcmcvbWFpbG1hbi9saXN0aW5mby9mcmVlZHJlbm8KCi0tIApT ZWFuIFBhdWwsIFNvZnR3YXJlIEVuZ2luZWVyLCBHb29nbGUgLyBDaHJvbWl1bSBPUwpfX19fX19f X19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fXwpkcmktZGV2ZWwgbWFpbGlu ZyBsaXN0CmRyaS1kZXZlbEBsaXN0cy5mcmVlZGVza3RvcC5vcmcKaHR0cHM6Ly9saXN0cy5mcmVl ZGVza3RvcC5vcmcvbWFpbG1hbi9saXN0aW5mby9kcmktZGV2ZWw=