From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-8.2 required=3.0 tests=HEADER_FROM_DIFFERENT_DOMAINS, INCLUDES_PATCH,MAILING_LIST_MULTI,SIGNED_OFF_BY,SPF_HELO_NONE,SPF_PASS, URIBL_BLOCKED,USER_AGENT_SANE_1 autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 53867C5DF62 for ; Wed, 6 Nov 2019 10:03:20 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [209.132.180.67]) by mail.kernel.org (Postfix) with ESMTP id 0BC2C217F5 for ; Wed, 6 Nov 2019 10:03:20 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726192AbfKFKDT (ORCPT ); Wed, 6 Nov 2019 05:03:19 -0500 Received: from foss.arm.com ([217.140.110.172]:37006 "EHLO foss.arm.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726143AbfKFKDT (ORCPT ); Wed, 6 Nov 2019 05:03:19 -0500 Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.121.207.14]) by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id CE9AB328; Wed, 6 Nov 2019 02:03:17 -0800 (PST) Received: from e110455-lin.cambridge.arm.com (usa-sjc-imap-foss1.foss.arm.com [10.121.207.14]) by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPSA id 8FB8B3F6C4; Wed, 6 Nov 2019 02:03:17 -0800 (PST) Received: by e110455-lin.cambridge.arm.com (Postfix, from userid 1000) id 43BB5681DBE; Wed, 6 Nov 2019 10:03:16 +0000 (GMT) Date: Wed, 6 Nov 2019 10:03:16 +0000 From: Liviu Dudau To: Andrew Murray Cc: Tsahee Zidenberg , Antoine Tenart , Rob Herring , Mark Rutland , Brijesh Singh , Suravee Suthikulpanit , Tom Lendacky , Sudeep Holla , Lorenzo Pieralisi , Robert Richter , Jayachandran C , Shawn Guo , Li Yang , Wei Xu , Andy Gross , Heiko Stuebner , Masahiro Yamada , Michal Simek , linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, linux-arm-msm@vger.kernel.org, linux-rockchip@lists.infradead.org Subject: Re: [PATCH v1 2/7] arm64: dts: Use IRQ flags for legacy PCI IRQ interrupts Message-ID: <20191106100316.2h5qfpxxoxvns4rz@e110455-lin.cambridge.arm.com> References: <20191104163834.8932-1-andrew.murray@arm.com> <20191104163834.8932-3-andrew.murray@arm.com> MIME-Version: 1.0 Content-Type: text/plain; charset=utf-8 Content-Disposition: inline Content-Transfer-Encoding: 8bit In-Reply-To: <20191104163834.8932-3-andrew.murray@arm.com> User-Agent: NeoMutt/20180716 Sender: linux-arm-msm-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-arm-msm@vger.kernel.org On Mon, Nov 04, 2019 at 04:38:16PM +0000, Andrew Murray wrote: > Replace magic numbers used to describe legacy PCI IRQ interrupts > with #define. > > Signed-off-by: Andrew Murray > --- > arch/arm64/boot/dts/al/alpine-v2.dtsi | 6 +++--- > arch/arm64/boot/dts/amd/amd-overdrive-rev-b0.dts | 2 +- > arch/arm64/boot/dts/amd/amd-overdrive-rev-b1.dts | 2 +- > arch/arm64/boot/dts/amd/amd-overdrive.dts | 2 +- > arch/arm64/boot/dts/amd/amd-seattle-soc.dtsi | 12 +++++++----- > arch/arm64/boot/dts/amd/husky.dts | 2 +- > arch/arm64/boot/dts/arm/fvp-base-revc.dts | 10 +++++----- > arch/arm64/boot/dts/arm/juno-base.dtsi | 12 +++++++----- > arch/arm64/boot/dts/cavium/thunder2-99xx.dtsi | 10 +++++----- > arch/arm64/boot/dts/freescale/fsl-ls1012a.dtsi | 10 +++++----- > arch/arm64/boot/dts/hisilicon/hi3660.dtsi | 10 +++++----- > arch/arm64/boot/dts/hisilicon/hip06.dtsi | 10 +++++----- > arch/arm64/boot/dts/qcom/msm8998.dtsi | 10 +++++----- > arch/arm64/boot/dts/qcom/qcs404.dtsi | 10 +++++----- > arch/arm64/boot/dts/rockchip/rk3399.dtsi | 10 +++++----- > arch/arm64/boot/dts/socionext/uniphier-ld20.dtsi | 11 ++++++----- > arch/arm64/boot/dts/socionext/uniphier-pxs3.dtsi | 11 ++++++----- > arch/arm64/boot/dts/xilinx/zynqmp.dtsi | 12 +++++++----- > 18 files changed, 80 insertions(+), 72 deletions(-) > > diff --git a/arch/arm64/boot/dts/al/alpine-v2.dtsi b/arch/arm64/boot/dts/al/alpine-v2.dtsi > index d5e7e2bb4e6c..35a540090026 100644 > --- a/arch/arm64/boot/dts/al/alpine-v2.dtsi > +++ b/arch/arm64/boot/dts/al/alpine-v2.dtsi > @@ -132,10 +132,10 @@ > #address-cells = <3>; > #interrupt-cells = <1>; > reg = <0x0 0xfbc00000 0x0 0x100000>; > - interrupt-map-mask = <0xf800 0 0 7>; > + interrupt-map-mask = <0xf800 0 0 IRQ_INT_ALL>; > /* add legacy interrupts for SATA only */ > - interrupt-map = <0x4000 0 0 1 &gic 0 53 4>, > - <0x4800 0 0 1 &gic 0 54 4>; > + interrupt-map = <0x4000 0 0 IRQ_INTA &gic 0 53 4>, > + <0x4800 0 0 IRQ_INTA &gic 0 54 4>; > /* 32 bit non prefetchable memory space */ > ranges = <0x2000000 0x0 0xfe000000 0x0 0xfe000000 0x0 0x1000000>; > bus-range = <0x00 0x00>; > diff --git a/arch/arm64/boot/dts/amd/amd-overdrive-rev-b0.dts b/arch/arm64/boot/dts/amd/amd-overdrive-rev-b0.dts > index 8e341be9a399..d4a8d3a5eebb 100644 > --- a/arch/arm64/boot/dts/amd/amd-overdrive-rev-b0.dts > +++ b/arch/arm64/boot/dts/amd/amd-overdrive-rev-b0.dts > @@ -8,7 +8,7 @@ > > /dts-v1/; > > -/include/ "amd-seattle-soc.dtsi" > +#include "amd-seattle-soc.dtsi" > > / { > model = "AMD Seattle (Rev.B0) Development Board (Overdrive)"; > diff --git a/arch/arm64/boot/dts/amd/amd-overdrive-rev-b1.dts b/arch/arm64/boot/dts/amd/amd-overdrive-rev-b1.dts > index 92cef05c6b74..e55254e714f2 100644 > --- a/arch/arm64/boot/dts/amd/amd-overdrive-rev-b1.dts > +++ b/arch/arm64/boot/dts/amd/amd-overdrive-rev-b1.dts > @@ -8,7 +8,7 @@ > > /dts-v1/; > > -/include/ "amd-seattle-soc.dtsi" > +#include "amd-seattle-soc.dtsi" > > / { > model = "AMD Seattle (Rev.B1) Development Board (Overdrive)"; > diff --git a/arch/arm64/boot/dts/amd/amd-overdrive.dts b/arch/arm64/boot/dts/amd/amd-overdrive.dts > index 41b3a6c0993d..4e09c9a2ceda 100644 > --- a/arch/arm64/boot/dts/amd/amd-overdrive.dts > +++ b/arch/arm64/boot/dts/amd/amd-overdrive.dts > @@ -7,7 +7,7 @@ > > /dts-v1/; > > -/include/ "amd-seattle-soc.dtsi" > +#include "amd-seattle-soc.dtsi" > > / { > model = "AMD Seattle Development Board (Overdrive)"; > diff --git a/arch/arm64/boot/dts/amd/amd-seattle-soc.dtsi b/arch/arm64/boot/dts/amd/amd-seattle-soc.dtsi > index b664e7af74eb..efc6f42f3bd1 100644 > --- a/arch/arm64/boot/dts/amd/amd-seattle-soc.dtsi > +++ b/arch/arm64/boot/dts/amd/amd-seattle-soc.dtsi > @@ -5,6 +5,8 @@ > * Copyright (C) 2014 Advanced Micro Devices, Inc. > */ > > +#include > + > / { > compatible = "amd,seattle"; > interrupt-parent = <&gic0>; > @@ -213,12 +215,12 @@ > msi-parent = <&v2m0>; > reg = <0 0xf0000000 0 0x10000000>; > > - interrupt-map-mask = <0xf800 0x0 0x0 0x7>; > + interrupt-map-mask = <0xf800 0x0 0x0 IRQ_INT_ALL>; > interrupt-map = > - <0x1000 0x0 0x0 0x1 &gic0 0x0 0x0 0x0 0x120 0x1>, > - <0x1000 0x0 0x0 0x2 &gic0 0x0 0x0 0x0 0x121 0x1>, > - <0x1000 0x0 0x0 0x3 &gic0 0x0 0x0 0x0 0x122 0x1>, > - <0x1000 0x0 0x0 0x4 &gic0 0x0 0x0 0x0 0x123 0x1>; > + <0x1000 0x0 0x0 IRQ_INTA &gic0 0x0 0x0 0x0 0x120 0x1>, > + <0x1000 0x0 0x0 IRQ_INTB &gic0 0x0 0x0 0x0 0x121 0x1>, > + <0x1000 0x0 0x0 IRQ_INTC &gic0 0x0 0x0 0x0 0x122 0x1>, > + <0x1000 0x0 0x0 IRQ_INTD &gic0 0x0 0x0 0x0 0x123 0x1>; > > dma-coherent; > dma-ranges = <0x43000000 0x0 0x0 0x0 0x0 0x100 0x0>; > diff --git a/arch/arm64/boot/dts/amd/husky.dts b/arch/arm64/boot/dts/amd/husky.dts > index 7acde34772cb..5463e89b2811 100644 > --- a/arch/arm64/boot/dts/amd/husky.dts > +++ b/arch/arm64/boot/dts/amd/husky.dts > @@ -8,7 +8,7 @@ > > /dts-v1/; > > -/include/ "amd-seattle-soc.dtsi" > +#include "amd-seattle-soc.dtsi" > > / { > model = "Linaro 96Boards Enterprise Edition Server (Husky) Board"; > diff --git a/arch/arm64/boot/dts/arm/fvp-base-revc.dts b/arch/arm64/boot/dts/arm/fvp-base-revc.dts > index 62ab0d54ff71..8352c3ad43ab 100644 > --- a/arch/arm64/boot/dts/arm/fvp-base-revc.dts > +++ b/arch/arm64/boot/dts/arm/fvp-base-revc.dts > @@ -161,11 +161,11 @@ > bus-range = <0x0 0x1>; > reg = <0x0 0x40000000 0x0 0x10000000>; > ranges = <0x2000000 0x0 0x50000000 0x0 0x50000000 0x0 0x10000000>; > - interrupt-map = <0 0 0 1 &gic GIC_SPI 168 IRQ_TYPE_LEVEL_HIGH>, > - <0 0 0 2 &gic GIC_SPI 169 IRQ_TYPE_LEVEL_HIGH>, > - <0 0 0 3 &gic GIC_SPI 170 IRQ_TYPE_LEVEL_HIGH>, > - <0 0 0 4 &gic GIC_SPI 171 IRQ_TYPE_LEVEL_HIGH>; > - interrupt-map-mask = <0x0 0x0 0x0 0x7>; > + interrupt-map = <0 0 0 IRQ_INTA &gic GIC_SPI 168 IRQ_TYPE_LEVEL_HIGH>, > + <0 0 0 IRQ_INTB &gic GIC_SPI 169 IRQ_TYPE_LEVEL_HIGH>, > + <0 0 0 IRQ_INTC &gic GIC_SPI 170 IRQ_TYPE_LEVEL_HIGH>, > + <0 0 0 IRQ_INTD &gic GIC_SPI 171 IRQ_TYPE_LEVEL_HIGH>; > + interrupt-map-mask = <0x0 0x0 0x0 IRQ_INT_ALL>; > msi-map = <0x0 &its 0x0 0x10000>; > iommu-map = <0x0 &smmu 0x0 0x10000>; > > diff --git a/arch/arm64/boot/dts/arm/juno-base.dtsi b/arch/arm64/boot/dts/arm/juno-base.dtsi > index 26a039a028b8..b01a922a9fbf 100644 > --- a/arch/arm64/boot/dts/arm/juno-base.dtsi > +++ b/arch/arm64/boot/dts/arm/juno-base.dtsi > @@ -1,4 +1,6 @@ > // SPDX-License-Identifier: GPL-2.0 > +#include > + > #include "juno-clocks.dtsi" > #include "juno-motherboard.dtsi" > > @@ -519,11 +521,11 @@ > <0x02000000 0x00 0x50000000 0x00 0x50000000 0x0 0x08000000>, > <0x42000000 0x40 0x00000000 0x40 0x00000000 0x1 0x00000000>; > #interrupt-cells = <1>; > - interrupt-map-mask = <0 0 0 7>; > - interrupt-map = <0 0 0 1 &gic 0 0 GIC_SPI 136 IRQ_TYPE_LEVEL_HIGH>, > - <0 0 0 2 &gic 0 0 GIC_SPI 137 IRQ_TYPE_LEVEL_HIGH>, > - <0 0 0 3 &gic 0 0 GIC_SPI 138 IRQ_TYPE_LEVEL_HIGH>, > - <0 0 0 4 &gic 0 0 GIC_SPI 139 IRQ_TYPE_LEVEL_HIGH>; > + interrupt-map-mask = <0 0 0 IRQ_INT_ALL>; > + interrupt-map = <0 0 0 IRQ_INTA &gic 0 0 GIC_SPI 136 IRQ_TYPE_LEVEL_HIGH>, > + <0 0 0 IRQ_INTB &gic 0 0 GIC_SPI 137 IRQ_TYPE_LEVEL_HIGH>, > + <0 0 0 IRQ_INTC &gic 0 0 GIC_SPI 138 IRQ_TYPE_LEVEL_HIGH>, > + <0 0 0 IRQ_INTD &gic 0 0 GIC_SPI 139 IRQ_TYPE_LEVEL_HIGH>; > msi-parent = <&v2m_0>; > status = "disabled"; > iommu-map-mask = <0x0>; /* RC has no means to output PCI RID */ For the Juno and FVP changes: Acked-by: Liviu Dudau Best regards, Liviu > diff --git a/arch/arm64/boot/dts/cavium/thunder2-99xx.dtsi b/arch/arm64/boot/dts/cavium/thunder2-99xx.dtsi > index dfb41705a9a9..6776b116e3db 100644 > --- a/arch/arm64/boot/dts/cavium/thunder2-99xx.dtsi > +++ b/arch/arm64/boot/dts/cavium/thunder2-99xx.dtsi > @@ -115,13 +115,13 @@ > <0x02000000 0 0x40000000 0 0x40000000 0 0x20000000 > 0x43000000 0x40 0x00000000 0x40 0x00000000 0x20 0x00000000>; > bus-range = <0 0xff>; > - interrupt-map-mask = <0 0 0 7>; > + interrupt-map-mask = <0 0 0 IRQ_INT_ALL>; > interrupt-map = > /* addr pin ic icaddr icintr */ > - <0 0 0 1 &gic 0 0 GIC_SPI 0 IRQ_TYPE_LEVEL_HIGH > - 0 0 0 2 &gic 0 0 GIC_SPI 1 IRQ_TYPE_LEVEL_HIGH > - 0 0 0 3 &gic 0 0 GIC_SPI 2 IRQ_TYPE_LEVEL_HIGH > - 0 0 0 4 &gic 0 0 GIC_SPI 3 IRQ_TYPE_LEVEL_HIGH>; > + <0 0 0 IRQ_INTA &gic 0 0 GIC_SPI 0 IRQ_TYPE_LEVEL_HIGH > + 0 0 0 IRQ_INTB &gic 0 0 GIC_SPI 1 IRQ_TYPE_LEVEL_HIGH > + 0 0 0 IRQ_INTC &gic 0 0 GIC_SPI 2 IRQ_TYPE_LEVEL_HIGH > + 0 0 0 IRQ_INTD &gic 0 0 GIC_SPI 3 IRQ_TYPE_LEVEL_HIGH>; > msi-parent = <&gicits>; > dma-coherent; > }; > diff --git a/arch/arm64/boot/dts/freescale/fsl-ls1012a.dtsi b/arch/arm64/boot/dts/freescale/fsl-ls1012a.dtsi > index 337919366dc8..662cbf7c6588 100644 > --- a/arch/arm64/boot/dts/freescale/fsl-ls1012a.dtsi > +++ b/arch/arm64/boot/dts/freescale/fsl-ls1012a.dtsi > @@ -492,11 +492,11 @@ > 0x82000000 0x0 0x40000000 0x40 0x40000000 0x0 0x40000000>; /* non-prefetchable memory */ > msi-parent = <&msi>; > #interrupt-cells = <1>; > - interrupt-map-mask = <0 0 0 7>; > - interrupt-map = <0000 0 0 1 &gic 0 110 IRQ_TYPE_LEVEL_HIGH>, > - <0000 0 0 2 &gic 0 111 IRQ_TYPE_LEVEL_HIGH>, > - <0000 0 0 3 &gic 0 112 IRQ_TYPE_LEVEL_HIGH>, > - <0000 0 0 4 &gic 0 113 IRQ_TYPE_LEVEL_HIGH>; > + interrupt-map-mask = <0 0 0 IRQ_INT_ALL>; > + interrupt-map = <0000 0 0 IRQ_INTA &gic 0 110 IRQ_TYPE_LEVEL_HIGH>, > + <0000 0 0 IRQ_INTB &gic 0 111 IRQ_TYPE_LEVEL_HIGH>, > + <0000 0 0 IRQ_INTC &gic 0 112 IRQ_TYPE_LEVEL_HIGH>, > + <0000 0 0 IRQ_INTD &gic 0 113 IRQ_TYPE_LEVEL_HIGH>; > status = "disabled"; > }; > }; > diff --git a/arch/arm64/boot/dts/hisilicon/hi3660.dtsi b/arch/arm64/boot/dts/hisilicon/hi3660.dtsi > index 253cc345f143..9469e1c935c0 100644 > --- a/arch/arm64/boot/dts/hisilicon/hi3660.dtsi > +++ b/arch/arm64/boot/dts/hisilicon/hi3660.dtsi > @@ -1013,14 +1013,14 @@ > #interrupt-cells = <1>; > interrupts = <0 283 4>; > interrupt-names = "msi"; > - interrupt-map-mask = <0xf800 0 0 7>; > - interrupt-map = <0x0 0 0 1 > + interrupt-map-mask = <0xf800 0 0 IRQ_INT_ALL>; > + interrupt-map = <0x0 0 0 IRQ_INTA > &gic GIC_SPI 282 IRQ_TYPE_LEVEL_HIGH>, > - <0x0 0 0 2 > + <0x0 0 0 IRQ_INTB > &gic GIC_SPI 283 IRQ_TYPE_LEVEL_HIGH>, > - <0x0 0 0 3 > + <0x0 0 0 IRQ_INTC > &gic GIC_SPI 284 IRQ_TYPE_LEVEL_HIGH>, > - <0x0 0 0 4 > + <0x0 0 0 IRQ_INTD > &gic GIC_SPI 285 IRQ_TYPE_LEVEL_HIGH>; > clocks = <&crg_ctrl HI3660_PCIEPHY_REF>, > <&crg_ctrl HI3660_CLK_GATE_PCIEAUX>, > diff --git a/arch/arm64/boot/dts/hisilicon/hip06.dtsi b/arch/arm64/boot/dts/hisilicon/hip06.dtsi > index 50ceaa959bdc..179a61e171de 100644 > --- a/arch/arm64/boot/dts/hisilicon/hip06.dtsi > +++ b/arch/arm64/boot/dts/hisilicon/hip06.dtsi > @@ -741,11 +741,11 @@ > 0x5ff0000 0x01000000 0 0 0 0xb7ff0000 > 0 0x10000>; > #interrupt-cells = <1>; > - interrupt-map-mask = <0xf800 0 0 7>; > - interrupt-map = <0x0 0 0 1 &mbigen_pcie0 650 4 > - 0x0 0 0 2 &mbigen_pcie0 650 4 > - 0x0 0 0 3 &mbigen_pcie0 650 4 > - 0x0 0 0 4 &mbigen_pcie0 650 4>; > + interrupt-map-mask = <0xf800 0 0 IRQ_INT_ALL>; > + interrupt-map = <0x0 0 0 IRQ_INTA &mbigen_pcie0 650 4 > + 0x0 0 0 IRQ_INTB &mbigen_pcie0 650 4 > + 0x0 0 0 IRQ_INTC &mbigen_pcie0 650 4 > + 0x0 0 0 IRQ_INTD &mbigen_pcie0 650 4>; > status = "disabled"; > }; > > diff --git a/arch/arm64/boot/dts/qcom/msm8998.dtsi b/arch/arm64/boot/dts/qcom/msm8998.dtsi > index c6f81431983e..63e72069d21e 100644 > --- a/arch/arm64/boot/dts/qcom/msm8998.dtsi > +++ b/arch/arm64/boot/dts/qcom/msm8998.dtsi > @@ -867,11 +867,11 @@ > #interrupt-cells = <1>; > interrupts = ; > interrupt-names = "msi"; > - interrupt-map-mask = <0 0 0 0x7>; > - interrupt-map = <0 0 0 1 &intc 0 135 IRQ_TYPE_LEVEL_HIGH>, > - <0 0 0 2 &intc 0 136 IRQ_TYPE_LEVEL_HIGH>, > - <0 0 0 3 &intc 0 138 IRQ_TYPE_LEVEL_HIGH>, > - <0 0 0 4 &intc 0 139 IRQ_TYPE_LEVEL_HIGH>; > + interrupt-map-mask = <0 0 0 IRQ_INT_ALL>; > + interrupt-map = <0 0 0 IRQ_INTA &intc 0 135 IRQ_TYPE_LEVEL_HIGH>, > + <0 0 0 IRQ_INTB &intc 0 136 IRQ_TYPE_LEVEL_HIGH>, > + <0 0 0 IRQ_INTC &intc 0 138 IRQ_TYPE_LEVEL_HIGH>, > + <0 0 0 IRQ_INTD &intc 0 139 IRQ_TYPE_LEVEL_HIGH>; > > clocks = <&gcc GCC_PCIE_0_PIPE_CLK>, > <&gcc GCC_PCIE_0_MSTR_AXI_CLK>, > diff --git a/arch/arm64/boot/dts/qcom/qcs404.dtsi b/arch/arm64/boot/dts/qcom/qcs404.dtsi > index a97eeb4569c0..8e0a9fa37c82 100644 > --- a/arch/arm64/boot/dts/qcom/qcs404.dtsi > +++ b/arch/arm64/boot/dts/qcom/qcs404.dtsi > @@ -980,11 +980,11 @@ > interrupts = ; > interrupt-names = "msi"; > #interrupt-cells = <1>; > - interrupt-map-mask = <0 0 0 0x7>; > - interrupt-map = <0 0 0 1 &intc GIC_SPI 68 IRQ_TYPE_LEVEL_HIGH>, /* int_a */ > - <0 0 0 2 &intc GIC_SPI 224 IRQ_TYPE_LEVEL_HIGH>, /* int_b */ > - <0 0 0 3 &intc GIC_SPI 267 IRQ_TYPE_LEVEL_HIGH>, /* int_c */ > - <0 0 0 4 &intc GIC_SPI 268 IRQ_TYPE_LEVEL_HIGH>; /* int_d */ > + interrupt-map-mask = <0 0 0 IRQ_INT_ALL>; > + interrupt-map = <0 0 0 IRQ_INTA &intc GIC_SPI 68 IRQ_TYPE_LEVEL_HIGH>, > + <0 0 0 IRQ_INTB &intc GIC_SPI 224 IRQ_TYPE_LEVEL_HIGH>, > + <0 0 0 IRQ_INTC &intc GIC_SPI 267 IRQ_TYPE_LEVEL_HIGH>, > + <0 0 0 IRQ_INTD &intc GIC_SPI 268 IRQ_TYPE_LEVEL_HIGH>; > clocks = <&gcc GCC_PCIE_0_CFG_AHB_CLK>, > <&gcc GCC_PCIE_0_AUX_CLK>, > <&gcc GCC_PCIE_0_MSTR_AXI_CLK>, > diff --git a/arch/arm64/boot/dts/rockchip/rk3399.dtsi b/arch/arm64/boot/dts/rockchip/rk3399.dtsi > index cede1ad81be2..bb68826bac6f 100644 > --- a/arch/arm64/boot/dts/rockchip/rk3399.dtsi > +++ b/arch/arm64/boot/dts/rockchip/rk3399.dtsi > @@ -242,11 +242,11 @@ > , > ; > interrupt-names = "sys", "legacy", "client"; > - interrupt-map-mask = <0 0 0 7>; > - interrupt-map = <0 0 0 1 &pcie0_intc 0>, > - <0 0 0 2 &pcie0_intc 1>, > - <0 0 0 3 &pcie0_intc 2>, > - <0 0 0 4 &pcie0_intc 3>; > + interrupt-map-mask = <0 0 0 IRQ_INT_ALL>; > + interrupt-map = <0 0 0 IRQ_INTA &pcie0_intc 0>, > + <0 0 0 IRQ_INTB &pcie0_intc 1>, > + <0 0 0 IRQ_INTC &pcie0_intc 2>, > + <0 0 0 IRQ_INTD &pcie0_intc 3>; > linux,pci-domain = <0>; > max-link-speed = <1>; > msi-map = <0x0 &its 0x0 0x1000>; > diff --git a/arch/arm64/boot/dts/socionext/uniphier-ld20.dtsi b/arch/arm64/boot/dts/socionext/uniphier-ld20.dtsi > index b658f2b641e2..8a1a3e5bb11c 100644 > --- a/arch/arm64/boot/dts/socionext/uniphier-ld20.dtsi > +++ b/arch/arm64/boot/dts/socionext/uniphier-ld20.dtsi > @@ -7,6 +7,7 @@ > > #include > #include > +#include > #include > > / { > @@ -900,11 +901,11 @@ > #interrupt-cells = <1>; > interrupt-names = "dma", "msi"; > interrupts = <0 224 4>, <0 225 4>; > - interrupt-map-mask = <0 0 0 7>; > - interrupt-map = <0 0 0 1 &pcie_intc 0>, /* INTA */ > - <0 0 0 2 &pcie_intc 1>, /* INTB */ > - <0 0 0 3 &pcie_intc 2>, /* INTC */ > - <0 0 0 4 &pcie_intc 3>; /* INTD */ > + interrupt-map-mask = <0 0 0 IRQ_INT_ALL>; > + interrupt-map = <0 0 0 IRQ_INTA &pcie_intc 0>, > + <0 0 0 IRQ_INTB &pcie_intc 1>, > + <0 0 0 IRQ_INTC &pcie_intc 2>, > + <0 0 0 IRQ_INTD &pcie_intc 3>; > phy-names = "pcie-phy"; > phys = <&pcie_phy>; > > diff --git a/arch/arm64/boot/dts/socionext/uniphier-pxs3.dtsi b/arch/arm64/boot/dts/socionext/uniphier-pxs3.dtsi > index d6f6cee4d549..ec20417fbd31 100644 > --- a/arch/arm64/boot/dts/socionext/uniphier-pxs3.dtsi > +++ b/arch/arm64/boot/dts/socionext/uniphier-pxs3.dtsi > @@ -7,6 +7,7 @@ > > #include > #include > +#include > > / { > compatible = "socionext,uniphier-pxs3"; > @@ -758,11 +759,11 @@ > #interrupt-cells = <1>; > interrupt-names = "dma", "msi"; > interrupts = <0 224 4>, <0 225 4>; > - interrupt-map-mask = <0 0 0 7>; > - interrupt-map = <0 0 0 1 &pcie_intc 0>, /* INTA */ > - <0 0 0 2 &pcie_intc 1>, /* INTB */ > - <0 0 0 3 &pcie_intc 2>, /* INTC */ > - <0 0 0 4 &pcie_intc 3>; /* INTD */ > + interrupt-map-mask = <0 0 0 IRQ_INT_ALL>; > + interrupt-map = <0 0 0 IRQ_INTA &pcie_intc 0>, > + <0 0 0 IRQ_INTB &pcie_intc 1>, > + <0 0 0 IRQ_INTC &pcie_intc 2>, > + <0 0 0 IRQ_INTD &pcie_intc 3>; > phy-names = "pcie-phy"; > phys = <&pcie_phy>; > > diff --git a/arch/arm64/boot/dts/xilinx/zynqmp.dtsi b/arch/arm64/boot/dts/xilinx/zynqmp.dtsi > index 9aa67340a4d8..30c9b0b275de 100644 > --- a/arch/arm64/boot/dts/xilinx/zynqmp.dtsi > +++ b/arch/arm64/boot/dts/xilinx/zynqmp.dtsi > @@ -12,6 +12,8 @@ > * the License, or (at your option) any later version. > */ > > +#include > + > / { > compatible = "xlnx,zynqmp"; > #address-cells = <2>; > @@ -462,11 +464,11 @@ > ranges = <0x02000000 0x00000000 0xe0000000 0x00000000 0xe0000000 0x00000000 0x10000000 /* non-prefetchable memory */ > 0x43000000 0x00000006 0x00000000 0x00000006 0x00000000 0x00000002 0x00000000>;/* prefetchable memory */ > bus-range = <0x00 0xff>; > - interrupt-map-mask = <0x0 0x0 0x0 0x7>; > - interrupt-map = <0x0 0x0 0x0 0x1 &pcie_intc 0x1>, > - <0x0 0x0 0x0 0x2 &pcie_intc 0x2>, > - <0x0 0x0 0x0 0x3 &pcie_intc 0x3>, > - <0x0 0x0 0x0 0x4 &pcie_intc 0x4>; > + interrupt-map-mask = <0x0 0x0 0x0 IRQ_INT_ALL>; > + interrupt-map = <0x0 0x0 0x0 IRQ_INTA &pcie_intc 0x1>, > + <0x0 0x0 0x0 IRQ_INTB &pcie_intc 0x2>, > + <0x0 0x0 0x0 IRQ_INTC &pcie_intc 0x3>, > + <0x0 0x0 0x0 IRQ_INTD &pcie_intc 0x4>; > pcie_intc: legacy-interrupt-controller { > interrupt-controller; > #address-cells = <0>; > -- > 2.21.0 > -- ==================== | I would like to | | fix the world, | | but they're not | | giving me the | \ source code! / --------------- ¯\_(ツ)_/¯ From mboxrd@z Thu Jan 1 00:00:00 1970 From: Liviu Dudau Subject: Re: [PATCH v1 2/7] arm64: dts: Use IRQ flags for legacy PCI IRQ interrupts Date: Wed, 6 Nov 2019 10:03:16 +0000 Message-ID: <20191106100316.2h5qfpxxoxvns4rz@e110455-lin.cambridge.arm.com> References: <20191104163834.8932-1-andrew.murray@arm.com> <20191104163834.8932-3-andrew.murray@arm.com> Mime-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: base64 Return-path: Content-Disposition: inline In-Reply-To: <20191104163834.8932-3-andrew.murray@arm.com> List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=m.gmane.org@lists.infradead.org To: Andrew Murray Cc: Mark Rutland , Heiko Stuebner , devicetree@vger.kernel.org, Masahiro Yamada , Lorenzo Pieralisi , Michal Simek , Wei Xu , linux-rockchip@lists.infradead.org, Andy Gross , Tsahee Zidenberg , Tom Lendacky , Antoine Tenart , linux-arm-msm@vger.kernel.org, Robert Richter , Rob Herring , Jayachandran C , linux-arm-kernel@lists.infradead.org, Brijesh Singh , Li Yang , Suravee Suthikulpanit , Sudeep Holla , Shawn Guo List-Id: linux-rockchip.vger.kernel.org T24gTW9uLCBOb3YgMDQsIDIwMTkgYXQgMDQ6Mzg6MTZQTSArMDAwMCwgQW5kcmV3IE11cnJheSB3 cm90ZToKPiBSZXBsYWNlIG1hZ2ljIG51bWJlcnMgdXNlZCB0byBkZXNjcmliZSBsZWdhY3kgUENJ IElSUSBpbnRlcnJ1cHRzCj4gd2l0aCAjZGVmaW5lLgo+IAo+IFNpZ25lZC1vZmYtYnk6IEFuZHJl dyBNdXJyYXkgPGFuZHJldy5tdXJyYXlAYXJtLmNvbT4KPiAtLS0KPiAgYXJjaC9hcm02NC9ib290 L2R0cy9hbC9hbHBpbmUtdjIuZHRzaSAgICAgICAgICAgIHwgIDYgKysrLS0tCj4gIGFyY2gvYXJt NjQvYm9vdC9kdHMvYW1kL2FtZC1vdmVyZHJpdmUtcmV2LWIwLmR0cyB8ICAyICstCj4gIGFyY2gv YXJtNjQvYm9vdC9kdHMvYW1kL2FtZC1vdmVyZHJpdmUtcmV2LWIxLmR0cyB8ICAyICstCj4gIGFy Y2gvYXJtNjQvYm9vdC9kdHMvYW1kL2FtZC1vdmVyZHJpdmUuZHRzICAgICAgICB8ICAyICstCj4g IGFyY2gvYXJtNjQvYm9vdC9kdHMvYW1kL2FtZC1zZWF0dGxlLXNvYy5kdHNpICAgICB8IDEyICsr KysrKystLS0tLQo+ICBhcmNoL2FybTY0L2Jvb3QvZHRzL2FtZC9odXNreS5kdHMgICAgICAgICAg ICAgICAgfCAgMiArLQo+ICBhcmNoL2FybTY0L2Jvb3QvZHRzL2FybS9mdnAtYmFzZS1yZXZjLmR0 cyAgICAgICAgfCAxMCArKysrKy0tLS0tCj4gIGFyY2gvYXJtNjQvYm9vdC9kdHMvYXJtL2p1bm8t YmFzZS5kdHNpICAgICAgICAgICB8IDEyICsrKysrKystLS0tLQo+ICBhcmNoL2FybTY0L2Jvb3Qv ZHRzL2Nhdml1bS90aHVuZGVyMi05OXh4LmR0c2kgICAgfCAxMCArKysrKy0tLS0tCj4gIGFyY2gv YXJtNjQvYm9vdC9kdHMvZnJlZXNjYWxlL2ZzbC1sczEwMTJhLmR0c2kgICB8IDEwICsrKysrLS0t LS0KPiAgYXJjaC9hcm02NC9ib290L2R0cy9oaXNpbGljb24vaGkzNjYwLmR0c2kgICAgICAgIHwg MTAgKysrKystLS0tLQo+ICBhcmNoL2FybTY0L2Jvb3QvZHRzL2hpc2lsaWNvbi9oaXAwNi5kdHNp ICAgICAgICAgfCAxMCArKysrKy0tLS0tCj4gIGFyY2gvYXJtNjQvYm9vdC9kdHMvcWNvbS9tc204 OTk4LmR0c2kgICAgICAgICAgICB8IDEwICsrKysrLS0tLS0KPiAgYXJjaC9hcm02NC9ib290L2R0 cy9xY29tL3FjczQwNC5kdHNpICAgICAgICAgICAgIHwgMTAgKysrKystLS0tLQo+ICBhcmNoL2Fy bTY0L2Jvb3QvZHRzL3JvY2tjaGlwL3JrMzM5OS5kdHNpICAgICAgICAgfCAxMCArKysrKy0tLS0t Cj4gIGFyY2gvYXJtNjQvYm9vdC9kdHMvc29jaW9uZXh0L3VuaXBoaWVyLWxkMjAuZHRzaSB8IDEx ICsrKysrKy0tLS0tCj4gIGFyY2gvYXJtNjQvYm9vdC9kdHMvc29jaW9uZXh0L3VuaXBoaWVyLXB4 czMuZHRzaSB8IDExICsrKysrKy0tLS0tCj4gIGFyY2gvYXJtNjQvYm9vdC9kdHMveGlsaW54L3p5 bnFtcC5kdHNpICAgICAgICAgICB8IDEyICsrKysrKystLS0tLQo+ICAxOCBmaWxlcyBjaGFuZ2Vk LCA4MCBpbnNlcnRpb25zKCspLCA3MiBkZWxldGlvbnMoLSkKPiAKPiBkaWZmIC0tZ2l0IGEvYXJj aC9hcm02NC9ib290L2R0cy9hbC9hbHBpbmUtdjIuZHRzaSBiL2FyY2gvYXJtNjQvYm9vdC9kdHMv YWwvYWxwaW5lLXYyLmR0c2kKPiBpbmRleCBkNWU3ZTJiYjRlNmMuLjM1YTU0MDA5MDAyNiAxMDA2 NDQKPiAtLS0gYS9hcmNoL2FybTY0L2Jvb3QvZHRzL2FsL2FscGluZS12Mi5kdHNpCj4gKysrIGIv YXJjaC9hcm02NC9ib290L2R0cy9hbC9hbHBpbmUtdjIuZHRzaQo+IEBAIC0xMzIsMTAgKzEzMiwx MCBAQAo+ICAJCQkjYWRkcmVzcy1jZWxscyA9IDwzPjsKPiAgCQkJI2ludGVycnVwdC1jZWxscyA9 IDwxPjsKPiAgCQkJcmVnID0gPDB4MCAweGZiYzAwMDAwIDB4MCAweDEwMDAwMD47Cj4gLQkJCWlu dGVycnVwdC1tYXAtbWFzayA9IDwweGY4MDAgMCAwIDc+Owo+ICsJCQlpbnRlcnJ1cHQtbWFwLW1h c2sgPSA8MHhmODAwIDAgMCBJUlFfSU5UX0FMTD47Cj4gIAkJCS8qIGFkZCBsZWdhY3kgaW50ZXJy dXB0cyBmb3IgU0FUQSBvbmx5ICovCj4gLQkJCWludGVycnVwdC1tYXAgPSA8MHg0MDAwIDAgMCAx ICZnaWMgMCA1MyA0PiwKPiAtCQkJCQk8MHg0ODAwIDAgMCAxICZnaWMgMCA1NCA0PjsKPiArCQkJ aW50ZXJydXB0LW1hcCA9IDwweDQwMDAgMCAwIElSUV9JTlRBICZnaWMgMCA1MyA0PiwKPiArCQkJ CQk8MHg0ODAwIDAgMCBJUlFfSU5UQSAmZ2ljIDAgNTQgND47Cj4gIAkJCS8qIDMyIGJpdCBub24g cHJlZmV0Y2hhYmxlIG1lbW9yeSBzcGFjZSAqLwo+ICAJCQlyYW5nZXMgPSA8MHgyMDAwMDAwIDB4 MCAweGZlMDAwMDAwIDB4MCAweGZlMDAwMDAwIDB4MCAweDEwMDAwMDA+Owo+ICAJCQlidXMtcmFu Z2UgPSA8MHgwMCAweDAwPjsKPiBkaWZmIC0tZ2l0IGEvYXJjaC9hcm02NC9ib290L2R0cy9hbWQv YW1kLW92ZXJkcml2ZS1yZXYtYjAuZHRzIGIvYXJjaC9hcm02NC9ib290L2R0cy9hbWQvYW1kLW92 ZXJkcml2ZS1yZXYtYjAuZHRzCj4gaW5kZXggOGUzNDFiZTlhMzk5Li5kNGE4ZDNhNWVlYmIgMTAw NjQ0Cj4gLS0tIGEvYXJjaC9hcm02NC9ib290L2R0cy9hbWQvYW1kLW92ZXJkcml2ZS1yZXYtYjAu ZHRzCj4gKysrIGIvYXJjaC9hcm02NC9ib290L2R0cy9hbWQvYW1kLW92ZXJkcml2ZS1yZXYtYjAu ZHRzCj4gQEAgLTgsNyArOCw3IEBACj4gIAo+ICAvZHRzLXYxLzsKPiAgCj4gLS9pbmNsdWRlLyAi YW1kLXNlYXR0bGUtc29jLmR0c2kiCj4gKyNpbmNsdWRlICJhbWQtc2VhdHRsZS1zb2MuZHRzaSIK PiAgCj4gIC8gewo+ICAJbW9kZWwgPSAiQU1EIFNlYXR0bGUgKFJldi5CMCkgRGV2ZWxvcG1lbnQg Qm9hcmQgKE92ZXJkcml2ZSkiOwo+IGRpZmYgLS1naXQgYS9hcmNoL2FybTY0L2Jvb3QvZHRzL2Ft ZC9hbWQtb3ZlcmRyaXZlLXJldi1iMS5kdHMgYi9hcmNoL2FybTY0L2Jvb3QvZHRzL2FtZC9hbWQt b3ZlcmRyaXZlLXJldi1iMS5kdHMKPiBpbmRleCA5MmNlZjA1YzZiNzQuLmU1NTI1NGU3MTRmMiAx MDA2NDQKPiAtLS0gYS9hcmNoL2FybTY0L2Jvb3QvZHRzL2FtZC9hbWQtb3ZlcmRyaXZlLXJldi1i MS5kdHMKPiArKysgYi9hcmNoL2FybTY0L2Jvb3QvZHRzL2FtZC9hbWQtb3ZlcmRyaXZlLXJldi1i MS5kdHMKPiBAQCAtOCw3ICs4LDcgQEAKPiAgCj4gIC9kdHMtdjEvOwo+ICAKPiAtL2luY2x1ZGUv ICJhbWQtc2VhdHRsZS1zb2MuZHRzaSIKPiArI2luY2x1ZGUgImFtZC1zZWF0dGxlLXNvYy5kdHNp Igo+ICAKPiAgLyB7Cj4gIAltb2RlbCA9ICJBTUQgU2VhdHRsZSAoUmV2LkIxKSBEZXZlbG9wbWVu dCBCb2FyZCAoT3ZlcmRyaXZlKSI7Cj4gZGlmZiAtLWdpdCBhL2FyY2gvYXJtNjQvYm9vdC9kdHMv YW1kL2FtZC1vdmVyZHJpdmUuZHRzIGIvYXJjaC9hcm02NC9ib290L2R0cy9hbWQvYW1kLW92ZXJk cml2ZS5kdHMKPiBpbmRleCA0MWIzYTZjMDk5M2QuLjRlMDljOWEyY2VkYSAxMDA2NDQKPiAtLS0g YS9hcmNoL2FybTY0L2Jvb3QvZHRzL2FtZC9hbWQtb3ZlcmRyaXZlLmR0cwo+ICsrKyBiL2FyY2gv YXJtNjQvYm9vdC9kdHMvYW1kL2FtZC1vdmVyZHJpdmUuZHRzCj4gQEAgLTcsNyArNyw3IEBACj4g IAo+ICAvZHRzLXYxLzsKPiAgCj4gLS9pbmNsdWRlLyAiYW1kLXNlYXR0bGUtc29jLmR0c2kiCj4g KyNpbmNsdWRlICJhbWQtc2VhdHRsZS1zb2MuZHRzaSIKPiAgCj4gIC8gewo+ICAJbW9kZWwgPSAi QU1EIFNlYXR0bGUgRGV2ZWxvcG1lbnQgQm9hcmQgKE92ZXJkcml2ZSkiOwo+IGRpZmYgLS1naXQg YS9hcmNoL2FybTY0L2Jvb3QvZHRzL2FtZC9hbWQtc2VhdHRsZS1zb2MuZHRzaSBiL2FyY2gvYXJt NjQvYm9vdC9kdHMvYW1kL2FtZC1zZWF0dGxlLXNvYy5kdHNpCj4gaW5kZXggYjY2NGU3YWY3NGVi Li5lZmM2ZjQyZjNiZDEgMTAwNjQ0Cj4gLS0tIGEvYXJjaC9hcm02NC9ib290L2R0cy9hbWQvYW1k LXNlYXR0bGUtc29jLmR0c2kKPiArKysgYi9hcmNoL2FybTY0L2Jvb3QvZHRzL2FtZC9hbWQtc2Vh dHRsZS1zb2MuZHRzaQo+IEBAIC01LDYgKzUsOCBAQAo+ICAgKiBDb3B5cmlnaHQgKEMpIDIwMTQg QWR2YW5jZWQgTWljcm8gRGV2aWNlcywgSW5jLgo+ICAgKi8KPiAgCj4gKyNpbmNsdWRlIDxkdC1i aW5kaW5ncy9pbnRlcnJ1cHQtY29udHJvbGxlci9pcnEuaD4KPiArCj4gIC8gewo+ICAJY29tcGF0 aWJsZSA9ICJhbWQsc2VhdHRsZSI7Cj4gIAlpbnRlcnJ1cHQtcGFyZW50ID0gPCZnaWMwPjsKPiBA QCAtMjEzLDEyICsyMTUsMTIgQEAKPiAgCQkJbXNpLXBhcmVudCA9IDwmdjJtMD47Cj4gIAkJCXJl ZyA9IDwwIDB4ZjAwMDAwMDAgMCAweDEwMDAwMDAwPjsKPiAgCj4gLQkJCWludGVycnVwdC1tYXAt bWFzayA9IDwweGY4MDAgMHgwIDB4MCAweDc+Owo+ICsJCQlpbnRlcnJ1cHQtbWFwLW1hc2sgPSA8 MHhmODAwIDB4MCAweDAgSVJRX0lOVF9BTEw+Owo+ICAJCQlpbnRlcnJ1cHQtbWFwID0KPiAtCQkJ CTwweDEwMDAgMHgwIDB4MCAweDEgJmdpYzAgMHgwIDB4MCAweDAgMHgxMjAgMHgxPiwKPiAtCQkJ CTwweDEwMDAgMHgwIDB4MCAweDIgJmdpYzAgMHgwIDB4MCAweDAgMHgxMjEgMHgxPiwKPiAtCQkJ CTwweDEwMDAgMHgwIDB4MCAweDMgJmdpYzAgMHgwIDB4MCAweDAgMHgxMjIgMHgxPiwKPiAtCQkJ CTwweDEwMDAgMHgwIDB4MCAweDQgJmdpYzAgMHgwIDB4MCAweDAgMHgxMjMgMHgxPjsKPiArCQkJ CTwweDEwMDAgMHgwIDB4MCBJUlFfSU5UQSAmZ2ljMCAweDAgMHgwIDB4MCAweDEyMCAweDE+LAo+ ICsJCQkJPDB4MTAwMCAweDAgMHgwIElSUV9JTlRCICZnaWMwIDB4MCAweDAgMHgwIDB4MTIxIDB4 MT4sCj4gKwkJCQk8MHgxMDAwIDB4MCAweDAgSVJRX0lOVEMgJmdpYzAgMHgwIDB4MCAweDAgMHgx MjIgMHgxPiwKPiArCQkJCTwweDEwMDAgMHgwIDB4MCBJUlFfSU5URCAmZ2ljMCAweDAgMHgwIDB4 MCAweDEyMyAweDE+Owo+ICAKPiAgCQkJZG1hLWNvaGVyZW50Owo+ICAJCQlkbWEtcmFuZ2VzID0g PDB4NDMwMDAwMDAgMHgwIDB4MCAweDAgMHgwIDB4MTAwIDB4MD47Cj4gZGlmZiAtLWdpdCBhL2Fy Y2gvYXJtNjQvYm9vdC9kdHMvYW1kL2h1c2t5LmR0cyBiL2FyY2gvYXJtNjQvYm9vdC9kdHMvYW1k L2h1c2t5LmR0cwo+IGluZGV4IDdhY2RlMzQ3NzJjYi4uNTQ2M2U4OWIyODExIDEwMDY0NAo+IC0t LSBhL2FyY2gvYXJtNjQvYm9vdC9kdHMvYW1kL2h1c2t5LmR0cwo+ICsrKyBiL2FyY2gvYXJtNjQv Ym9vdC9kdHMvYW1kL2h1c2t5LmR0cwo+IEBAIC04LDcgKzgsNyBAQAo+ICAKPiAgL2R0cy12MS87 Cj4gIAo+IC0vaW5jbHVkZS8gImFtZC1zZWF0dGxlLXNvYy5kdHNpIgo+ICsjaW5jbHVkZSAiYW1k LXNlYXR0bGUtc29jLmR0c2kiCj4gIAo+ICAvIHsKPiAgCW1vZGVsID0gIkxpbmFybyA5NkJvYXJk cyBFbnRlcnByaXNlIEVkaXRpb24gU2VydmVyIChIdXNreSkgQm9hcmQiOwo+IGRpZmYgLS1naXQg YS9hcmNoL2FybTY0L2Jvb3QvZHRzL2FybS9mdnAtYmFzZS1yZXZjLmR0cyBiL2FyY2gvYXJtNjQv Ym9vdC9kdHMvYXJtL2Z2cC1iYXNlLXJldmMuZHRzCj4gaW5kZXggNjJhYjBkNTRmZjcxLi44MzUy YzNhZDQzYWIgMTAwNjQ0Cj4gLS0tIGEvYXJjaC9hcm02NC9ib290L2R0cy9hcm0vZnZwLWJhc2Ut cmV2Yy5kdHMKPiArKysgYi9hcmNoL2FybTY0L2Jvb3QvZHRzL2FybS9mdnAtYmFzZS1yZXZjLmR0 cwo+IEBAIC0xNjEsMTEgKzE2MSwxMSBAQAo+ICAJCWJ1cy1yYW5nZSA9IDwweDAgMHgxPjsKPiAg CQlyZWcgPSA8MHgwIDB4NDAwMDAwMDAgMHgwIDB4MTAwMDAwMDA+Owo+ICAJCXJhbmdlcyA9IDww eDIwMDAwMDAgMHgwIDB4NTAwMDAwMDAgMHgwIDB4NTAwMDAwMDAgMHgwIDB4MTAwMDAwMDA+Owo+ IC0JCWludGVycnVwdC1tYXAgPSA8MCAwIDAgMSAmZ2ljIEdJQ19TUEkgMTY4IElSUV9UWVBFX0xF VkVMX0hJR0g+LAo+IC0JCQkJPDAgMCAwIDIgJmdpYyBHSUNfU1BJIDE2OSBJUlFfVFlQRV9MRVZF TF9ISUdIPiwKPiAtCQkJCTwwIDAgMCAzICZnaWMgR0lDX1NQSSAxNzAgSVJRX1RZUEVfTEVWRUxf SElHSD4sCj4gLQkJCQk8MCAwIDAgNCAmZ2ljIEdJQ19TUEkgMTcxIElSUV9UWVBFX0xFVkVMX0hJ R0g+Owo+IC0JCWludGVycnVwdC1tYXAtbWFzayA9IDwweDAgMHgwIDB4MCAweDc+Owo+ICsJCWlu dGVycnVwdC1tYXAgPSA8MCAwIDAgSVJRX0lOVEEgJmdpYyBHSUNfU1BJIDE2OCBJUlFfVFlQRV9M RVZFTF9ISUdIPiwKPiArCQkJCTwwIDAgMCBJUlFfSU5UQiAmZ2ljIEdJQ19TUEkgMTY5IElSUV9U WVBFX0xFVkVMX0hJR0g+LAo+ICsJCQkJPDAgMCAwIElSUV9JTlRDICZnaWMgR0lDX1NQSSAxNzAg SVJRX1RZUEVfTEVWRUxfSElHSD4sCj4gKwkJCQk8MCAwIDAgSVJRX0lOVEQgJmdpYyBHSUNfU1BJ IDE3MSBJUlFfVFlQRV9MRVZFTF9ISUdIPjsKPiArCQlpbnRlcnJ1cHQtbWFwLW1hc2sgPSA8MHgw IDB4MCAweDAgSVJRX0lOVF9BTEw+Owo+ICAJCW1zaS1tYXAgPSA8MHgwICZpdHMgMHgwIDB4MTAw MDA+Owo+ICAJCWlvbW11LW1hcCA9IDwweDAgJnNtbXUgMHgwIDB4MTAwMDA+Owo+ICAKPiBkaWZm IC0tZ2l0IGEvYXJjaC9hcm02NC9ib290L2R0cy9hcm0vanVuby1iYXNlLmR0c2kgYi9hcmNoL2Fy bTY0L2Jvb3QvZHRzL2FybS9qdW5vLWJhc2UuZHRzaQo+IGluZGV4IDI2YTAzOWEwMjhiOC4uYjAx YTkyMmE5ZmJmIDEwMDY0NAo+IC0tLSBhL2FyY2gvYXJtNjQvYm9vdC9kdHMvYXJtL2p1bm8tYmFz ZS5kdHNpCj4gKysrIGIvYXJjaC9hcm02NC9ib290L2R0cy9hcm0vanVuby1iYXNlLmR0c2kKPiBA QCAtMSw0ICsxLDYgQEAKPiAgLy8gU1BEWC1MaWNlbnNlLUlkZW50aWZpZXI6IEdQTC0yLjAKPiAr I2luY2x1ZGUgPGR0LWJpbmRpbmdzL2ludGVycnVwdC1jb250cm9sbGVyL2lycS5oPgo+ICsKPiAg I2luY2x1ZGUgImp1bm8tY2xvY2tzLmR0c2kiCj4gICNpbmNsdWRlICJqdW5vLW1vdGhlcmJvYXJk LmR0c2kiCj4gIAo+IEBAIC01MTksMTEgKzUyMSwxMSBAQAo+ICAJCQkgPDB4MDIwMDAwMDAgMHgw MCAweDUwMDAwMDAwIDB4MDAgMHg1MDAwMDAwMCAweDAgMHgwODAwMDAwMD4sCj4gIAkJCSA8MHg0 MjAwMDAwMCAweDQwIDB4MDAwMDAwMDAgMHg0MCAweDAwMDAwMDAwIDB4MSAweDAwMDAwMDAwPjsK PiAgCQkjaW50ZXJydXB0LWNlbGxzID0gPDE+Owo+IC0JCWludGVycnVwdC1tYXAtbWFzayA9IDww IDAgMCA3PjsKPiAtCQlpbnRlcnJ1cHQtbWFwID0gPDAgMCAwIDEgJmdpYyAwIDAgR0lDX1NQSSAx MzYgSVJRX1RZUEVfTEVWRUxfSElHSD4sCj4gLQkJCQk8MCAwIDAgMiAmZ2ljIDAgMCBHSUNfU1BJ IDEzNyBJUlFfVFlQRV9MRVZFTF9ISUdIPiwKPiAtCQkJCTwwIDAgMCAzICZnaWMgMCAwIEdJQ19T UEkgMTM4IElSUV9UWVBFX0xFVkVMX0hJR0g+LAo+IC0JCQkJPDAgMCAwIDQgJmdpYyAwIDAgR0lD X1NQSSAxMzkgSVJRX1RZUEVfTEVWRUxfSElHSD47Cj4gKwkJaW50ZXJydXB0LW1hcC1tYXNrID0g PDAgMCAwIElSUV9JTlRfQUxMPjsKPiArCQlpbnRlcnJ1cHQtbWFwID0gPDAgMCAwIElSUV9JTlRB ICZnaWMgMCAwIEdJQ19TUEkgMTM2IElSUV9UWVBFX0xFVkVMX0hJR0g+LAo+ICsJCQkJPDAgMCAw IElSUV9JTlRCICZnaWMgMCAwIEdJQ19TUEkgMTM3IElSUV9UWVBFX0xFVkVMX0hJR0g+LAo+ICsJ CQkJPDAgMCAwIElSUV9JTlRDICZnaWMgMCAwIEdJQ19TUEkgMTM4IElSUV9UWVBFX0xFVkVMX0hJ R0g+LAo+ICsJCQkJPDAgMCAwIElSUV9JTlREICZnaWMgMCAwIEdJQ19TUEkgMTM5IElSUV9UWVBF X0xFVkVMX0hJR0g+Owo+ICAJCW1zaS1wYXJlbnQgPSA8JnYybV8wPjsKPiAgCQlzdGF0dXMgPSAi ZGlzYWJsZWQiOwo+ICAJCWlvbW11LW1hcC1tYXNrID0gPDB4MD47CS8qIFJDIGhhcyBubyBtZWFu cyB0byBvdXRwdXQgUENJIFJJRCAqLwoKRm9yIHRoZSBKdW5vIGFuZCBGVlAgY2hhbmdlczoKCkFj a2VkLWJ5OiBMaXZpdSBEdWRhdSA8bGl2aXUuZHVkYXVAYXJtLmNvbT4KCkJlc3QgcmVnYXJkcywK TGl2aXUKCj4gZGlmZiAtLWdpdCBhL2FyY2gvYXJtNjQvYm9vdC9kdHMvY2F2aXVtL3RodW5kZXIy LTk5eHguZHRzaSBiL2FyY2gvYXJtNjQvYm9vdC9kdHMvY2F2aXVtL3RodW5kZXIyLTk5eHguZHRz aQo+IGluZGV4IGRmYjQxNzA1YTlhOS4uNjc3NmIxMTZlM2RiIDEwMDY0NAo+IC0tLSBhL2FyY2gv YXJtNjQvYm9vdC9kdHMvY2F2aXVtL3RodW5kZXIyLTk5eHguZHRzaQo+ICsrKyBiL2FyY2gvYXJt NjQvYm9vdC9kdHMvY2F2aXVtL3RodW5kZXIyLTk5eHguZHRzaQo+IEBAIC0xMTUsMTMgKzExNSwx MyBAQAo+ICAJCSAgPDB4MDIwMDAwMDAgICAgMCAweDQwMDAwMDAwICAgIDAgMHg0MDAwMDAwMCAg ICAwIDB4MjAwMDAwMDAKPiAgCQkgICAweDQzMDAwMDAwIDB4NDAgMHgwMDAwMDAwMCAweDQwIDB4 MDAwMDAwMDAgMHgyMCAweDAwMDAwMDAwPjsKPiAgCQlidXMtcmFuZ2UgPSA8MCAweGZmPjsKPiAt CQlpbnRlcnJ1cHQtbWFwLW1hc2sgPSA8MCAwIDAgNz47Cj4gKwkJaW50ZXJydXB0LW1hcC1tYXNr ID0gPDAgMCAwIElSUV9JTlRfQUxMPjsKPiAgCQlpbnRlcnJ1cHQtbWFwID0KPiAgCQkgICAgICAv KiBhZGRyICBwaW4gIGljICAgaWNhZGRyICBpY2ludHIgKi8KPiAtCQkJPDAgMCAwICAxICAmZ2lj ICAgMCAwICAgIEdJQ19TUEkgMCBJUlFfVFlQRV9MRVZFTF9ISUdICj4gLQkJCSAwIDAgMCAgMiAg JmdpYyAgIDAgMCAgICBHSUNfU1BJIDEgSVJRX1RZUEVfTEVWRUxfSElHSAo+IC0JCQkgMCAwIDAg IDMgICZnaWMgICAwIDAgICAgR0lDX1NQSSAyIElSUV9UWVBFX0xFVkVMX0hJR0gKPiAtCQkJIDAg MCAwICA0ICAmZ2ljICAgMCAwICAgIEdJQ19TUEkgMyBJUlFfVFlQRV9MRVZFTF9ISUdIPjsKPiAr CQkJPDAgMCAwICBJUlFfSU5UQSAgJmdpYyAgIDAgMCAgICBHSUNfU1BJIDAgSVJRX1RZUEVfTEVW RUxfSElHSAo+ICsJCQkgMCAwIDAgIElSUV9JTlRCICAmZ2ljICAgMCAwICAgIEdJQ19TUEkgMSBJ UlFfVFlQRV9MRVZFTF9ISUdICj4gKwkJCSAwIDAgMCAgSVJRX0lOVEMgICZnaWMgICAwIDAgICAg R0lDX1NQSSAyIElSUV9UWVBFX0xFVkVMX0hJR0gKPiArCQkJIDAgMCAwICBJUlFfSU5URCAgJmdp YyAgIDAgMCAgICBHSUNfU1BJIDMgSVJRX1RZUEVfTEVWRUxfSElHSD47Cj4gIAkJbXNpLXBhcmVu dCA9IDwmZ2ljaXRzPjsKPiAgCQlkbWEtY29oZXJlbnQ7Cj4gIAl9Owo+IGRpZmYgLS1naXQgYS9h cmNoL2FybTY0L2Jvb3QvZHRzL2ZyZWVzY2FsZS9mc2wtbHMxMDEyYS5kdHNpIGIvYXJjaC9hcm02 NC9ib290L2R0cy9mcmVlc2NhbGUvZnNsLWxzMTAxMmEuZHRzaQo+IGluZGV4IDMzNzkxOTM2NmRj OC4uNjYyY2JmN2M2NTg4IDEwMDY0NAo+IC0tLSBhL2FyY2gvYXJtNjQvYm9vdC9kdHMvZnJlZXNj YWxlL2ZzbC1sczEwMTJhLmR0c2kKPiArKysgYi9hcmNoL2FybTY0L2Jvb3QvZHRzL2ZyZWVzY2Fs ZS9mc2wtbHMxMDEyYS5kdHNpCj4gQEAgLTQ5MiwxMSArNDkyLDExIEBACj4gIAkJCQkgIDB4ODIw MDAwMDAgMHgwIDB4NDAwMDAwMDAgMHg0MCAweDQwMDAwMDAwIDB4MCAweDQwMDAwMDAwPjsgLyog bm9uLXByZWZldGNoYWJsZSBtZW1vcnkgKi8KPiAgCQkJbXNpLXBhcmVudCA9IDwmbXNpPjsKPiAg CQkJI2ludGVycnVwdC1jZWxscyA9IDwxPjsKPiAtCQkJaW50ZXJydXB0LW1hcC1tYXNrID0gPDAg MCAwIDc+Owo+IC0JCQlpbnRlcnJ1cHQtbWFwID0gPDAwMDAgMCAwIDEgJmdpYyAwIDExMCBJUlFf VFlQRV9MRVZFTF9ISUdIPiwKPiAtCQkJCQk8MDAwMCAwIDAgMiAmZ2ljIDAgMTExIElSUV9UWVBF X0xFVkVMX0hJR0g+LAo+IC0JCQkJCTwwMDAwIDAgMCAzICZnaWMgMCAxMTIgSVJRX1RZUEVfTEVW RUxfSElHSD4sCj4gLQkJCQkJPDAwMDAgMCAwIDQgJmdpYyAwIDExMyBJUlFfVFlQRV9MRVZFTF9I SUdIPjsKPiArCQkJaW50ZXJydXB0LW1hcC1tYXNrID0gPDAgMCAwIElSUV9JTlRfQUxMPjsKPiAr CQkJaW50ZXJydXB0LW1hcCA9IDwwMDAwIDAgMCBJUlFfSU5UQSAmZ2ljIDAgMTEwIElSUV9UWVBF X0xFVkVMX0hJR0g+LAo+ICsJCQkJCTwwMDAwIDAgMCBJUlFfSU5UQiAmZ2ljIDAgMTExIElSUV9U WVBFX0xFVkVMX0hJR0g+LAo+ICsJCQkJCTwwMDAwIDAgMCBJUlFfSU5UQyAmZ2ljIDAgMTEyIElS UV9UWVBFX0xFVkVMX0hJR0g+LAo+ICsJCQkJCTwwMDAwIDAgMCBJUlFfSU5URCAmZ2ljIDAgMTEz IElSUV9UWVBFX0xFVkVMX0hJR0g+Owo+ICAJCQlzdGF0dXMgPSAiZGlzYWJsZWQiOwo+ICAJCX07 Cj4gIAl9Owo+IGRpZmYgLS1naXQgYS9hcmNoL2FybTY0L2Jvb3QvZHRzL2hpc2lsaWNvbi9oaTM2 NjAuZHRzaSBiL2FyY2gvYXJtNjQvYm9vdC9kdHMvaGlzaWxpY29uL2hpMzY2MC5kdHNpCj4gaW5k ZXggMjUzY2MzNDVmMTQzLi45NDY5ZTFjOTM1YzAgMTAwNjQ0Cj4gLS0tIGEvYXJjaC9hcm02NC9i b290L2R0cy9oaXNpbGljb24vaGkzNjYwLmR0c2kKPiArKysgYi9hcmNoL2FybTY0L2Jvb3QvZHRz L2hpc2lsaWNvbi9oaTM2NjAuZHRzaQo+IEBAIC0xMDEzLDE0ICsxMDEzLDE0IEBACj4gIAkJCSNp bnRlcnJ1cHQtY2VsbHMgPSA8MT47Cj4gIAkJCWludGVycnVwdHMgPSA8MCAyODMgND47Cj4gIAkJ CWludGVycnVwdC1uYW1lcyA9ICJtc2kiOwo+IC0JCQlpbnRlcnJ1cHQtbWFwLW1hc2sgPSA8MHhm ODAwIDAgMCA3PjsKPiAtCQkJaW50ZXJydXB0LW1hcCA9IDwweDAgMCAwIDEKPiArCQkJaW50ZXJy dXB0LW1hcC1tYXNrID0gPDB4ZjgwMCAwIDAgSVJRX0lOVF9BTEw+Owo+ICsJCQlpbnRlcnJ1cHQt bWFwID0gPDB4MCAwIDAgSVJRX0lOVEEKPiAgCQkJCQkgJmdpYyBHSUNfU1BJIDI4MiBJUlFfVFlQ RV9MRVZFTF9ISUdIPiwKPiAtCQkJCQk8MHgwIDAgMCAyCj4gKwkJCQkJPDB4MCAwIDAgSVJRX0lO VEIKPiAgCQkJCQkgJmdpYyBHSUNfU1BJIDI4MyBJUlFfVFlQRV9MRVZFTF9ISUdIPiwKPiAtCQkJ CQk8MHgwIDAgMCAzCj4gKwkJCQkJPDB4MCAwIDAgSVJRX0lOVEMKPiAgCQkJCQkgJmdpYyBHSUNf U1BJIDI4NCBJUlFfVFlQRV9MRVZFTF9ISUdIPiwKPiAtCQkJCQk8MHgwIDAgMCA0Cj4gKwkJCQkJ PDB4MCAwIDAgSVJRX0lOVEQKPiAgCQkJCQkgJmdpYyBHSUNfU1BJIDI4NSBJUlFfVFlQRV9MRVZF TF9ISUdIPjsKPiAgCQkJY2xvY2tzID0gPCZjcmdfY3RybCBISTM2NjBfUENJRVBIWV9SRUY+LAo+ ICAJCQkJIDwmY3JnX2N0cmwgSEkzNjYwX0NMS19HQVRFX1BDSUVBVVg+LAo+IGRpZmYgLS1naXQg YS9hcmNoL2FybTY0L2Jvb3QvZHRzL2hpc2lsaWNvbi9oaXAwNi5kdHNpIGIvYXJjaC9hcm02NC9i b290L2R0cy9oaXNpbGljb24vaGlwMDYuZHRzaQo+IGluZGV4IDUwY2VhYTk1OWJkYy4uMTc5YTYx ZTE3MWRlIDEwMDY0NAo+IC0tLSBhL2FyY2gvYXJtNjQvYm9vdC9kdHMvaGlzaWxpY29uL2hpcDA2 LmR0c2kKPiArKysgYi9hcmNoL2FybTY0L2Jvb3QvZHRzL2hpc2lsaWNvbi9oaXAwNi5kdHNpCj4g QEAgLTc0MSwxMSArNzQxLDExIEBACj4gIAkJCQkgMHg1ZmYwMDAwIDB4MDEwMDAwMDAgMCAwIDAg MHhiN2ZmMDAwMAo+ICAJCQkJIDAgMHgxMDAwMD47Cj4gIAkJCSNpbnRlcnJ1cHQtY2VsbHMgPSA8 MT47Cj4gLQkJCWludGVycnVwdC1tYXAtbWFzayA9IDwweGY4MDAgMCAwIDc+Owo+IC0JCQlpbnRl cnJ1cHQtbWFwID0gPDB4MCAwIDAgMSAmbWJpZ2VuX3BjaWUwIDY1MCA0Cj4gLQkJCQkJMHgwIDAg MCAyICZtYmlnZW5fcGNpZTAgNjUwIDQKPiAtCQkJCQkweDAgMCAwIDMgJm1iaWdlbl9wY2llMCA2 NTAgNAo+IC0JCQkJCTB4MCAwIDAgNCAmbWJpZ2VuX3BjaWUwIDY1MCA0PjsKPiArCQkJaW50ZXJy dXB0LW1hcC1tYXNrID0gPDB4ZjgwMCAwIDAgSVJRX0lOVF9BTEw+Owo+ICsJCQlpbnRlcnJ1cHQt bWFwID0gPDB4MCAwIDAgSVJRX0lOVEEgJm1iaWdlbl9wY2llMCA2NTAgNAo+ICsJCQkJCTB4MCAw IDAgSVJRX0lOVEIgJm1iaWdlbl9wY2llMCA2NTAgNAo+ICsJCQkJCTB4MCAwIDAgSVJRX0lOVEMg Jm1iaWdlbl9wY2llMCA2NTAgNAo+ICsJCQkJCTB4MCAwIDAgSVJRX0lOVEQgJm1iaWdlbl9wY2ll MCA2NTAgND47Cj4gIAkJCXN0YXR1cyA9ICJkaXNhYmxlZCI7Cj4gIAkJfTsKPiAgCj4gZGlmZiAt LWdpdCBhL2FyY2gvYXJtNjQvYm9vdC9kdHMvcWNvbS9tc204OTk4LmR0c2kgYi9hcmNoL2FybTY0 L2Jvb3QvZHRzL3Fjb20vbXNtODk5OC5kdHNpCj4gaW5kZXggYzZmODE0MzE5ODNlLi42M2U3MjA2 OWQyMWUgMTAwNjQ0Cj4gLS0tIGEvYXJjaC9hcm02NC9ib290L2R0cy9xY29tL21zbTg5OTguZHRz aQo+ICsrKyBiL2FyY2gvYXJtNjQvYm9vdC9kdHMvcWNvbS9tc204OTk4LmR0c2kKPiBAQCAtODY3 LDExICs4NjcsMTEgQEAKPiAgCQkJI2ludGVycnVwdC1jZWxscyA9IDwxPjsKPiAgCQkJaW50ZXJy dXB0cyA9IDxHSUNfU1BJIDQwNSBJUlFfVFlQRV9MRVZFTF9ISUdIPjsKPiAgCQkJaW50ZXJydXB0 LW5hbWVzID0gIm1zaSI7Cj4gLQkJCWludGVycnVwdC1tYXAtbWFzayA9IDwwIDAgMCAweDc+Owo+ IC0JCQlpbnRlcnJ1cHQtbWFwID0JPDAgMCAwIDEgJmludGMgMCAxMzUgSVJRX1RZUEVfTEVWRUxf SElHSD4sCj4gLQkJCQkJPDAgMCAwIDIgJmludGMgMCAxMzYgSVJRX1RZUEVfTEVWRUxfSElHSD4s Cj4gLQkJCQkJPDAgMCAwIDMgJmludGMgMCAxMzggSVJRX1RZUEVfTEVWRUxfSElHSD4sCj4gLQkJ CQkJPDAgMCAwIDQgJmludGMgMCAxMzkgSVJRX1RZUEVfTEVWRUxfSElHSD47Cj4gKwkJCWludGVy cnVwdC1tYXAtbWFzayA9IDwwIDAgMCBJUlFfSU5UX0FMTD47Cj4gKwkJCWludGVycnVwdC1tYXAg PQk8MCAwIDAgSVJRX0lOVEEgJmludGMgMCAxMzUgSVJRX1RZUEVfTEVWRUxfSElHSD4sCj4gKwkJ CQkJPDAgMCAwIElSUV9JTlRCICZpbnRjIDAgMTM2IElSUV9UWVBFX0xFVkVMX0hJR0g+LAo+ICsJ CQkJCTwwIDAgMCBJUlFfSU5UQyAmaW50YyAwIDEzOCBJUlFfVFlQRV9MRVZFTF9ISUdIPiwKPiAr CQkJCQk8MCAwIDAgSVJRX0lOVEQgJmludGMgMCAxMzkgSVJRX1RZUEVfTEVWRUxfSElHSD47Cj4g IAo+ICAJCQljbG9ja3MgPSA8JmdjYyBHQ0NfUENJRV8wX1BJUEVfQ0xLPiwKPiAgCQkJCSA8Jmdj YyBHQ0NfUENJRV8wX01TVFJfQVhJX0NMSz4sCj4gZGlmZiAtLWdpdCBhL2FyY2gvYXJtNjQvYm9v dC9kdHMvcWNvbS9xY3M0MDQuZHRzaSBiL2FyY2gvYXJtNjQvYm9vdC9kdHMvcWNvbS9xY3M0MDQu ZHRzaQo+IGluZGV4IGE5N2VlYjQ1NjljMC4uOGUwYTlmYTM3YzgyIDEwMDY0NAo+IC0tLSBhL2Fy Y2gvYXJtNjQvYm9vdC9kdHMvcWNvbS9xY3M0MDQuZHRzaQo+ICsrKyBiL2FyY2gvYXJtNjQvYm9v dC9kdHMvcWNvbS9xY3M0MDQuZHRzaQo+IEBAIC05ODAsMTEgKzk4MCwxMSBAQAo+ICAJCQlpbnRl cnJ1cHRzID0gPEdJQ19TUEkgMjY2IElSUV9UWVBFX0xFVkVMX0hJR0g+Owo+ICAJCQlpbnRlcnJ1 cHQtbmFtZXMgPSAibXNpIjsKPiAgCQkJI2ludGVycnVwdC1jZWxscyA9IDwxPjsKPiAtCQkJaW50 ZXJydXB0LW1hcC1tYXNrID0gPDAgMCAwIDB4Nz47Cj4gLQkJCWludGVycnVwdC1tYXAgPSA8MCAw IDAgMSAmaW50YyBHSUNfU1BJIDY4IElSUV9UWVBFX0xFVkVMX0hJR0g+LCAvKiBpbnRfYSAqLwo+ IC0JCQkJCTwwIDAgMCAyICZpbnRjIEdJQ19TUEkgMjI0IElSUV9UWVBFX0xFVkVMX0hJR0g+LCAv KiBpbnRfYiAqLwo+IC0JCQkJCTwwIDAgMCAzICZpbnRjIEdJQ19TUEkgMjY3IElSUV9UWVBFX0xF VkVMX0hJR0g+LCAvKiBpbnRfYyAqLwo+IC0JCQkJCTwwIDAgMCA0ICZpbnRjIEdJQ19TUEkgMjY4 IElSUV9UWVBFX0xFVkVMX0hJR0g+OyAvKiBpbnRfZCAqLwo+ICsJCQlpbnRlcnJ1cHQtbWFwLW1h c2sgPSA8MCAwIDAgSVJRX0lOVF9BTEw+Owo+ICsJCQlpbnRlcnJ1cHQtbWFwID0gPDAgMCAwIElS UV9JTlRBICZpbnRjIEdJQ19TUEkgNjggSVJRX1RZUEVfTEVWRUxfSElHSD4sCj4gKwkJCQkJPDAg MCAwIElSUV9JTlRCICZpbnRjIEdJQ19TUEkgMjI0IElSUV9UWVBFX0xFVkVMX0hJR0g+LAo+ICsJ CQkJCTwwIDAgMCBJUlFfSU5UQyAmaW50YyBHSUNfU1BJIDI2NyBJUlFfVFlQRV9MRVZFTF9ISUdI PiwKPiArCQkJCQk8MCAwIDAgSVJRX0lOVEQgJmludGMgR0lDX1NQSSAyNjggSVJRX1RZUEVfTEVW RUxfSElHSD47Cj4gIAkJCWNsb2NrcyA9IDwmZ2NjIEdDQ19QQ0lFXzBfQ0ZHX0FIQl9DTEs+LAo+ ICAJCQkJIDwmZ2NjIEdDQ19QQ0lFXzBfQVVYX0NMSz4sCj4gIAkJCQkgPCZnY2MgR0NDX1BDSUVf MF9NU1RSX0FYSV9DTEs+LAo+IGRpZmYgLS1naXQgYS9hcmNoL2FybTY0L2Jvb3QvZHRzL3JvY2tj aGlwL3JrMzM5OS5kdHNpIGIvYXJjaC9hcm02NC9ib290L2R0cy9yb2NrY2hpcC9yazMzOTkuZHRz aQo+IGluZGV4IGNlZGUxYWQ4MWJlMi4uYmI2ODgyNmJhYzZmIDEwMDY0NAo+IC0tLSBhL2FyY2gv YXJtNjQvYm9vdC9kdHMvcm9ja2NoaXAvcmszMzk5LmR0c2kKPiArKysgYi9hcmNoL2FybTY0L2Jv b3QvZHRzL3JvY2tjaGlwL3JrMzM5OS5kdHNpCj4gQEAgLTI0MiwxMSArMjQyLDExIEBACj4gIAkJ CSAgICAgPEdJQ19TUEkgNTAgSVJRX1RZUEVfTEVWRUxfSElHSCAwPiwKPiAgCQkJICAgICA8R0lD X1NQSSA1MSBJUlFfVFlQRV9MRVZFTF9ISUdIIDA+Owo+ICAJCWludGVycnVwdC1uYW1lcyA9ICJz eXMiLCAibGVnYWN5IiwgImNsaWVudCI7Cj4gLQkJaW50ZXJydXB0LW1hcC1tYXNrID0gPDAgMCAw IDc+Owo+IC0JCWludGVycnVwdC1tYXAgPSA8MCAwIDAgMSAmcGNpZTBfaW50YyAwPiwKPiAtCQkJ CTwwIDAgMCAyICZwY2llMF9pbnRjIDE+LAo+IC0JCQkJPDAgMCAwIDMgJnBjaWUwX2ludGMgMj4s Cj4gLQkJCQk8MCAwIDAgNCAmcGNpZTBfaW50YyAzPjsKPiArCQlpbnRlcnJ1cHQtbWFwLW1hc2sg PSA8MCAwIDAgSVJRX0lOVF9BTEw+Owo+ICsJCWludGVycnVwdC1tYXAgPSA8MCAwIDAgSVJRX0lO VEEgJnBjaWUwX2ludGMgMD4sCj4gKwkJCQk8MCAwIDAgSVJRX0lOVEIgJnBjaWUwX2ludGMgMT4s Cj4gKwkJCQk8MCAwIDAgSVJRX0lOVEMgJnBjaWUwX2ludGMgMj4sCj4gKwkJCQk8MCAwIDAgSVJR X0lOVEQgJnBjaWUwX2ludGMgMz47Cj4gIAkJbGludXgscGNpLWRvbWFpbiA9IDwwPjsKPiAgCQlt YXgtbGluay1zcGVlZCA9IDwxPjsKPiAgCQltc2ktbWFwID0gPDB4MCAmaXRzIDB4MCAweDEwMDA+ Owo+IGRpZmYgLS1naXQgYS9hcmNoL2FybTY0L2Jvb3QvZHRzL3NvY2lvbmV4dC91bmlwaGllci1s ZDIwLmR0c2kgYi9hcmNoL2FybTY0L2Jvb3QvZHRzL3NvY2lvbmV4dC91bmlwaGllci1sZDIwLmR0 c2kKPiBpbmRleCBiNjU4ZjJiNjQxZTIuLjhhMWEzZTViYjExYyAxMDA2NDQKPiAtLS0gYS9hcmNo L2FybTY0L2Jvb3QvZHRzL3NvY2lvbmV4dC91bmlwaGllci1sZDIwLmR0c2kKPiArKysgYi9hcmNo L2FybTY0L2Jvb3QvZHRzL3NvY2lvbmV4dC91bmlwaGllci1sZDIwLmR0c2kKPiBAQCAtNyw2ICs3 LDcgQEAKPiAgCj4gICNpbmNsdWRlIDxkdC1iaW5kaW5ncy9ncGlvL2dwaW8uaD4KPiAgI2luY2x1 ZGUgPGR0LWJpbmRpbmdzL2dwaW8vdW5pcGhpZXItZ3Bpby5oPgo+ICsjaW5jbHVkZSA8ZHQtYmlu ZGluZ3MvaW50ZXJydXB0LWNvbnRyb2xsZXIvaXJxLmg+Cj4gICNpbmNsdWRlIDxkdC1iaW5kaW5n cy90aGVybWFsL3RoZXJtYWwuaD4KPiAgCj4gIC8gewo+IEBAIC05MDAsMTEgKzkwMSwxMSBAQAo+ ICAJCQkjaW50ZXJydXB0LWNlbGxzID0gPDE+Owo+ICAJCQlpbnRlcnJ1cHQtbmFtZXMgPSAiZG1h IiwgIm1zaSI7Cj4gIAkJCWludGVycnVwdHMgPSA8MCAyMjQgND4sIDwwIDIyNSA0PjsKPiAtCQkJ aW50ZXJydXB0LW1hcC1tYXNrID0gPDAgMCAwIDc+Owo+IC0JCQlpbnRlcnJ1cHQtbWFwID0gPDAg MCAwIDEgJnBjaWVfaW50YyAwPiwJLyogSU5UQSAqLwo+IC0JCQkJCTwwIDAgMCAyICZwY2llX2lu dGMgMT4sCS8qIElOVEIgKi8KPiAtCQkJCQk8MCAwIDAgMyAmcGNpZV9pbnRjIDI+LAkvKiBJTlRD ICovCj4gLQkJCQkJPDAgMCAwIDQgJnBjaWVfaW50YyAzPjsJLyogSU5URCAqLwo+ICsJCQlpbnRl cnJ1cHQtbWFwLW1hc2sgPSA8MCAwIDAgSVJRX0lOVF9BTEw+Owo+ICsJCQlpbnRlcnJ1cHQtbWFw ID0gPDAgMCAwIElSUV9JTlRBICZwY2llX2ludGMgMD4sCj4gKwkJCQkJPDAgMCAwIElSUV9JTlRC ICZwY2llX2ludGMgMT4sCj4gKwkJCQkJPDAgMCAwIElSUV9JTlRDICZwY2llX2ludGMgMj4sCj4g KwkJCQkJPDAgMCAwIElSUV9JTlREICZwY2llX2ludGMgMz47Cj4gIAkJCXBoeS1uYW1lcyA9ICJw Y2llLXBoeSI7Cj4gIAkJCXBoeXMgPSA8JnBjaWVfcGh5PjsKPiAgCj4gZGlmZiAtLWdpdCBhL2Fy Y2gvYXJtNjQvYm9vdC9kdHMvc29jaW9uZXh0L3VuaXBoaWVyLXB4czMuZHRzaSBiL2FyY2gvYXJt NjQvYm9vdC9kdHMvc29jaW9uZXh0L3VuaXBoaWVyLXB4czMuZHRzaQo+IGluZGV4IGQ2ZjZjZWU0 ZDU0OS4uZWMyMDQxN2ZiZDMxIDEwMDY0NAo+IC0tLSBhL2FyY2gvYXJtNjQvYm9vdC9kdHMvc29j aW9uZXh0L3VuaXBoaWVyLXB4czMuZHRzaQo+ICsrKyBiL2FyY2gvYXJtNjQvYm9vdC9kdHMvc29j aW9uZXh0L3VuaXBoaWVyLXB4czMuZHRzaQo+IEBAIC03LDYgKzcsNyBAQAo+ICAKPiAgI2luY2x1 ZGUgPGR0LWJpbmRpbmdzL2dwaW8vZ3Bpby5oPgo+ICAjaW5jbHVkZSA8ZHQtYmluZGluZ3MvZ3Bp by91bmlwaGllci1ncGlvLmg+Cj4gKyNpbmNsdWRlIDxkdC1iaW5kaW5ncy9pbnRlcnJ1cHQtY29u dHJvbGxlci9pcnEuaD4KPiAgCj4gIC8gewo+ICAJY29tcGF0aWJsZSA9ICJzb2Npb25leHQsdW5p cGhpZXItcHhzMyI7Cj4gQEAgLTc1OCwxMSArNzU5LDExIEBACj4gIAkJCSNpbnRlcnJ1cHQtY2Vs bHMgPSA8MT47Cj4gIAkJCWludGVycnVwdC1uYW1lcyA9ICJkbWEiLCAibXNpIjsKPiAgCQkJaW50 ZXJydXB0cyA9IDwwIDIyNCA0PiwgPDAgMjI1IDQ+Owo+IC0JCQlpbnRlcnJ1cHQtbWFwLW1hc2sg PSA8MCAwIDAgNz47Cj4gLQkJCWludGVycnVwdC1tYXAgPSA8MCAwIDAgMSAmcGNpZV9pbnRjIDA+ LAkvKiBJTlRBICovCj4gLQkJCQkJPDAgMCAwIDIgJnBjaWVfaW50YyAxPiwJLyogSU5UQiAqLwo+ IC0JCQkJCTwwIDAgMCAzICZwY2llX2ludGMgMj4sCS8qIElOVEMgKi8KPiAtCQkJCQk8MCAwIDAg NCAmcGNpZV9pbnRjIDM+OwkvKiBJTlREICovCj4gKwkJCWludGVycnVwdC1tYXAtbWFzayA9IDww IDAgMCBJUlFfSU5UX0FMTD47Cj4gKwkJCWludGVycnVwdC1tYXAgPSA8MCAwIDAgSVJRX0lOVEEg JnBjaWVfaW50YyAwPiwKPiArCQkJCQk8MCAwIDAgSVJRX0lOVEIgJnBjaWVfaW50YyAxPiwKPiAr CQkJCQk8MCAwIDAgSVJRX0lOVEMgJnBjaWVfaW50YyAyPiwKPiArCQkJCQk8MCAwIDAgSVJRX0lO VEQgJnBjaWVfaW50YyAzPjsKPiAgCQkJcGh5LW5hbWVzID0gInBjaWUtcGh5IjsKPiAgCQkJcGh5 cyA9IDwmcGNpZV9waHk+Owo+ICAKPiBkaWZmIC0tZ2l0IGEvYXJjaC9hcm02NC9ib290L2R0cy94 aWxpbngvenlucW1wLmR0c2kgYi9hcmNoL2FybTY0L2Jvb3QvZHRzL3hpbGlueC96eW5xbXAuZHRz aQo+IGluZGV4IDlhYTY3MzQwYTRkOC4uMzBjOWIwYjI3NWRlIDEwMDY0NAo+IC0tLSBhL2FyY2gv YXJtNjQvYm9vdC9kdHMveGlsaW54L3p5bnFtcC5kdHNpCj4gKysrIGIvYXJjaC9hcm02NC9ib290 L2R0cy94aWxpbngvenlucW1wLmR0c2kKPiBAQCAtMTIsNiArMTIsOCBAQAo+ICAgKiB0aGUgTGlj ZW5zZSwgb3IgKGF0IHlvdXIgb3B0aW9uKSBhbnkgbGF0ZXIgdmVyc2lvbi4KPiAgICovCj4gIAo+ ICsjaW5jbHVkZSA8ZHQtYmluZGluZ3MvaW50ZXJydXB0LWNvbnRyb2xsZXIvaXJxLmg+Cj4gKwo+ ICAvIHsKPiAgCWNvbXBhdGlibGUgPSAieGxueCx6eW5xbXAiOwo+ICAJI2FkZHJlc3MtY2VsbHMg PSA8Mj47Cj4gQEAgLTQ2MiwxMSArNDY0LDExIEBACj4gIAkJCXJhbmdlcyA9IDwweDAyMDAwMDAw IDB4MDAwMDAwMDAgMHhlMDAwMDAwMCAweDAwMDAwMDAwIDB4ZTAwMDAwMDAgMHgwMDAwMDAwMCAw eDEwMDAwMDAwCS8qIG5vbi1wcmVmZXRjaGFibGUgbWVtb3J5ICovCj4gIAkJCQkgIDB4NDMwMDAw MDAgMHgwMDAwMDAwNiAweDAwMDAwMDAwIDB4MDAwMDAwMDYgMHgwMDAwMDAwMCAweDAwMDAwMDAy IDB4MDAwMDAwMDA+Oy8qIHByZWZldGNoYWJsZSBtZW1vcnkgKi8KPiAgCQkJYnVzLXJhbmdlID0g PDB4MDAgMHhmZj47Cj4gLQkJCWludGVycnVwdC1tYXAtbWFzayA9IDwweDAgMHgwIDB4MCAweDc+ Owo+IC0JCQlpbnRlcnJ1cHQtbWFwID0gPDB4MCAweDAgMHgwIDB4MSAmcGNpZV9pbnRjIDB4MT4s Cj4gLQkJCQkJPDB4MCAweDAgMHgwIDB4MiAmcGNpZV9pbnRjIDB4Mj4sCj4gLQkJCQkJPDB4MCAw eDAgMHgwIDB4MyAmcGNpZV9pbnRjIDB4Mz4sCj4gLQkJCQkJPDB4MCAweDAgMHgwIDB4NCAmcGNp ZV9pbnRjIDB4ND47Cj4gKwkJCWludGVycnVwdC1tYXAtbWFzayA9IDwweDAgMHgwIDB4MCBJUlFf SU5UX0FMTD47Cj4gKwkJCWludGVycnVwdC1tYXAgPSA8MHgwIDB4MCAweDAgSVJRX0lOVEEgJnBj aWVfaW50YyAweDE+LAo+ICsJCQkJCTwweDAgMHgwIDB4MCBJUlFfSU5UQiAmcGNpZV9pbnRjIDB4 Mj4sCj4gKwkJCQkJPDB4MCAweDAgMHgwIElSUV9JTlRDICZwY2llX2ludGMgMHgzPiwKPiArCQkJ CQk8MHgwIDB4MCAweDAgSVJRX0lOVEQgJnBjaWVfaW50YyAweDQ+Owo+ICAJCQlwY2llX2ludGM6 IGxlZ2FjeS1pbnRlcnJ1cHQtY29udHJvbGxlciB7Cj4gIAkJCQlpbnRlcnJ1cHQtY29udHJvbGxl cjsKPiAgCQkJCSNhZGRyZXNzLWNlbGxzID0gPDA+Owo+IC0tIAo+IDIuMjEuMAo+IAoKLS0gCj09 PT09PT09PT09PT09PT09PT09CnwgSSB3b3VsZCBsaWtlIHRvIHwKfCBmaXggdGhlIHdvcmxkLCAg fAp8IGJ1dCB0aGV5J3JlIG5vdCB8CnwgZ2l2aW5nIG1lIHRoZSAgIHwKIFwgc291cmNlIGNvZGUh ICAvCiAgLS0tLS0tLS0tLS0tLS0tCiAgICDCr1xfKOODhClfL8KvCgpfX19fX19fX19fX19fX19f X19fX19fX19fX19fX19fX19fX19fX19fX19fX19fXwpsaW51eC1hcm0ta2VybmVsIG1haWxpbmcg bGlzdApsaW51eC1hcm0ta2VybmVsQGxpc3RzLmluZnJhZGVhZC5vcmcKaHR0cDovL2xpc3RzLmlu ZnJhZGVhZC5vcmcvbWFpbG1hbi9saXN0aW5mby9saW51eC1hcm0ta2VybmVsCg==