From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-9.7 required=3.0 tests=HEADER_FROM_DIFFERENT_DOMAINS, INCLUDES_PATCH,MAILING_LIST_MULTI,SIGNED_OFF_BY,SPF_HELO_NONE,SPF_PASS, URIBL_BLOCKED,USER_AGENT_GIT autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 60522C432C0 for ; Tue, 19 Nov 2019 02:19:40 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [209.132.180.67]) by mail.kernel.org (Postfix) with ESMTP id 3E61022317 for ; Tue, 19 Nov 2019 02:19:40 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727491AbfKSCTj (ORCPT ); Mon, 18 Nov 2019 21:19:39 -0500 Received: from mx2.suse.de ([195.135.220.15]:58058 "EHLO mx1.suse.de" rhost-flags-OK-OK-OK-FAIL) by vger.kernel.org with ESMTP id S1726952AbfKSCT0 (ORCPT ); Mon, 18 Nov 2019 21:19:26 -0500 X-Virus-Scanned: by amavisd-new at test-mx.suse.de Received: from relay2.suse.de (unknown [195.135.220.254]) by mx1.suse.de (Postfix) with ESMTP id 1869FB335; Tue, 19 Nov 2019 02:19:25 +0000 (UTC) From: =?UTF-8?q?Andreas=20F=C3=A4rber?= To: linux-realtek-soc@lists.infradead.org Cc: linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, =?UTF-8?q?Andreas=20F=C3=A4rber?= , Thomas Gleixner , Jason Cooper , Marc Zyngier Subject: [PATCH v4 7/8] irqchip: rtd1195-mux: Add RTD1395 definitions Date: Tue, 19 Nov 2019 03:19:16 +0100 Message-Id: <20191119021917.15917-8-afaerber@suse.de> X-Mailer: git-send-email 2.16.4 In-Reply-To: <20191119021917.15917-1-afaerber@suse.de> References: <20191119021917.15917-1-afaerber@suse.de> MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Add compatible strings and bit mappings for Realtek RTD1395 SoC. Based on BPI-M4-bsp linux-rtk/drivers/irqchip/irq-rtd139x.h. Signed-off-by: Andreas Färber --- v4: New drivers/irqchip/irq-rtd1195-mux.c | 83 ++++++++++++++++++++++++++++++++++++++- 1 file changed, 82 insertions(+), 1 deletion(-) diff --git a/drivers/irqchip/irq-rtd1195-mux.c b/drivers/irqchip/irq-rtd1195-mux.c index 765d72653383..ad4b0ef3071b 100644 --- a/drivers/irqchip/irq-rtd1195-mux.c +++ b/drivers/irqchip/irq-rtd1195-mux.c @@ -1,7 +1,8 @@ // SPDX-License-Identifier: GPL-2.0-or-later /* - * Realtek RTD1195/RTD1295 IRQ mux + * Realtek RTD1195/RTD1295/RTD1395 IRQ mux * + * Copyright (C) 2017 Realtek Semiconductor Corporation * Copyright (c) 2017-2019 Andreas Färber */ @@ -277,6 +278,62 @@ static const u32 rtd1295_misc_isr_to_scpu_int_en_mask[32] = { [RTD1295_ISR_FAN_SHIFT] = BIT(29), }; +enum rtd1395_iso_isr_bits { + RTD1395_ISO_ISR_UR0_SHIFT = 2, + RTD1395_ISO_ISR_IRDA_SHIFT = 5, + RTD1395_ISO_ISR_I2C0_SHIFT = 8, + RTD1395_ISO_ISR_I2C1_SHIFT = 11, + RTD1395_ISO_ISR_RTC_HSEC_SHIFT = 12, + RTD1395_ISO_ISR_RTC_ALARM_SHIFT = 13, + RTD1395_ISO_ISR_LSADC0_SHIFT = 16, + RTD1395_ISO_ISR_LSADC1_SHIFT = 17, + RTD1395_ISO_ISR_GPIOA_SHIFT = 19, + RTD1395_ISO_ISR_GPIODA_SHIFT = 20, + RTD1395_ISO_ISR_GPHY_HV_SHIFT = 28, + RTD1395_ISO_ISR_GPHY_DV_SHIFT = 29, + RTD1395_ISO_ISR_GPHY_AV_SHIFT = 30, + RTD1395_ISO_ISR_I2C1_REQ_SHIFT = 31, +}; + +static const u32 rtd1395_iso_isr_to_scpu_int_en_mask[32] = { + [RTD1395_ISO_ISR_UR0_SHIFT] = BIT(2), + [RTD1395_ISO_ISR_IRDA_SHIFT] = BIT(5), + [RTD1395_ISO_ISR_I2C0_SHIFT] = BIT(8), + [RTD1395_ISO_ISR_I2C1_SHIFT] = BIT(11), + [RTD1395_ISO_ISR_RTC_HSEC_SHIFT] = BIT(12), + [RTD1395_ISO_ISR_RTC_ALARM_SHIFT] = BIT(13), + [RTD1395_ISO_ISR_LSADC0_SHIFT] = BIT(16), + [RTD1395_ISO_ISR_LSADC1_SHIFT] = BIT(17), + [RTD1395_ISO_ISR_GPIOA_SHIFT] = BIT(19), + [RTD1395_ISO_ISR_GPIODA_SHIFT] = BIT(20), + [RTD1395_ISO_ISR_GPHY_HV_SHIFT] = BIT(28), + [RTD1395_ISO_ISR_GPHY_DV_SHIFT] = BIT(29), + [RTD1395_ISO_ISR_GPHY_AV_SHIFT] = BIT(30), + [RTD1395_ISO_ISR_I2C1_REQ_SHIFT] = BIT(31), +}; + +enum rtd1395_misc_isr_bits { + RTD1395_MISC_ISR_UR1_SHIFT = 3, + RTD1395_MISC_ISR_UR1_TO_SHIFT = 5, + RTD1395_MISC_ISR_UR2_SHIFT = 8, + RTD1395_MISC_ISR_UR2_TO_SHIFT = 13, + RTD1395_MISC_ISR_I2C5_SHIFT = 14, + RTD1395_MISC_ISR_SC0_SHIFT = 24, + RTD1395_MISC_ISR_SPI_SHIFT = 27, + RTD1395_MISC_ISR_FAN_SHIFT = 29, +}; + +static const u32 rtd1395_misc_isr_to_scpu_int_en_mask[32] = { + [RTD1395_MISC_ISR_UR1_SHIFT] = BIT(3), + [RTD1395_MISC_ISR_UR1_TO_SHIFT] = BIT(5), + [RTD1395_MISC_ISR_UR2_TO_SHIFT] = BIT(6), + [RTD1395_MISC_ISR_UR2_SHIFT] = BIT(7), + [RTD1395_MISC_ISR_I2C5_SHIFT] = BIT(14), + [RTD1395_MISC_ISR_SC0_SHIFT] = BIT(24), + [RTD1395_MISC_ISR_SPI_SHIFT] = BIT(27), + [RTD1395_MISC_ISR_FAN_SHIFT] = BIT(29), +}; + static const struct rtd1195_irq_mux_info rtd1195_iso_irq_mux_info = { .isr_offset = 0x0, .umsk_isr_offset = 0x4, @@ -291,6 +348,13 @@ static const struct rtd1195_irq_mux_info rtd1295_iso_irq_mux_info = { .isr_to_int_en_mask = rtd1295_iso_isr_to_scpu_int_en_mask, }; +static const struct rtd1195_irq_mux_info rtd1395_iso_irq_mux_info = { + .isr_offset = 0x0, + .umsk_isr_offset = 0x4, + .scpu_int_en_offset = 0x40, + .isr_to_int_en_mask = rtd1395_iso_isr_to_scpu_int_en_mask, +}; + static const struct rtd1195_irq_mux_info rtd1195_misc_irq_mux_info = { .umsk_isr_offset = 0x8, .isr_offset = 0xc, @@ -305,6 +369,13 @@ static const struct rtd1195_irq_mux_info rtd1295_misc_irq_mux_info = { .isr_to_int_en_mask = rtd1295_misc_isr_to_scpu_int_en_mask, }; +static const struct rtd1195_irq_mux_info rtd1395_misc_irq_mux_info = { + .umsk_isr_offset = 0x8, + .isr_offset = 0xc, + .scpu_int_en_offset = 0x80, + .isr_to_int_en_mask = rtd1395_misc_isr_to_scpu_int_en_mask, +}; + static const struct of_device_id rtd1295_irq_mux_dt_matches[] = { { .compatible = "realtek,rtd1195-iso-irq-mux", @@ -314,6 +385,10 @@ static const struct of_device_id rtd1295_irq_mux_dt_matches[] = { .compatible = "realtek,rtd1295-iso-irq-mux", .data = &rtd1295_iso_irq_mux_info, }, + { + .compatible = "realtek,rtd1395-iso-irq-mux", + .data = &rtd1395_iso_irq_mux_info, + }, { .compatible = "realtek,rtd1195-misc-irq-mux", .data = &rtd1195_misc_irq_mux_info, @@ -322,6 +397,10 @@ static const struct of_device_id rtd1295_irq_mux_dt_matches[] = { .compatible = "realtek,rtd1295-misc-irq-mux", .data = &rtd1295_misc_irq_mux_info, }, + { + .compatible = "realtek,rtd1395-misc-irq-mux", + .data = &rtd1395_misc_irq_mux_info, + }, { } }; @@ -378,5 +457,7 @@ static int __init rtd1195_irq_mux_init(struct device_node *node, } IRQCHIP_DECLARE(rtd1195_iso_mux, "realtek,rtd1195-iso-irq-mux", rtd1195_irq_mux_init); IRQCHIP_DECLARE(rtd1295_iso_mux, "realtek,rtd1295-iso-irq-mux", rtd1195_irq_mux_init); +IRQCHIP_DECLARE(rtd1395_iso_mux, "realtek,rtd1395-iso-irq-mux", rtd1195_irq_mux_init); IRQCHIP_DECLARE(rtd1195_misc_mux, "realtek,rtd1195-misc-irq-mux", rtd1195_irq_mux_init); IRQCHIP_DECLARE(rtd1295_misc_mux, "realtek,rtd1295-misc-irq-mux", rtd1195_irq_mux_init); +IRQCHIP_DECLARE(rtd1395_misc_mux, "realtek,rtd1395-misc-irq-mux", rtd1195_irq_mux_init); -- 2.16.4 From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-9.8 required=3.0 tests=DKIMWL_WL_HIGH,DKIM_SIGNED, DKIM_VALID,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_PATCH,MAILING_LIST_MULTI, SIGNED_OFF_BY,SPF_HELO_NONE,SPF_PASS,URIBL_BLOCKED,USER_AGENT_GIT autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 56576C432C0 for ; Tue, 19 Nov 2019 02:21:33 +0000 (UTC) Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 14A1F22310 for ; Tue, 19 Nov 2019 02:21:33 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (2048-bit key) header.d=lists.infradead.org header.i=@lists.infradead.org header.b="FsVG04pI" DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org 14A1F22310 Authentication-Results: mail.kernel.org; dmarc=none (p=none dis=none) header.from=suse.de Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-arm-kernel-bounces+infradead-linux-arm-kernel=archiver.kernel.org@lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20170209; h=Sender: Content-Transfer-Encoding:Content-Type:Cc:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To: Message-Id:Date:Subject:To:From:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=dIe6a35KNfrtVB9LjgI0hqPIOdu9Ew0775+InINVl6w=; b=FsVG04pISV+V2y sduugujj4wa/wJZZwgm7HXxQ3qMk5ETtILl5RtZ/S/ytEFxd5Eq0KmSE5WgJ6WPgWoUnJffRopvJt aRm48m1TQ6xogSmI5ed0r9f/g3vq9zVyty9xAX6qWqOLLz3w+2ixcICrLSVZUSGRTRj8JoCm1fBWm TET0quXApLaBOTYMrrzrZbNhaBPzJVsRELxg0aKz+E52XirSMGsdSWYexXkop2Vjy2BEdhrKjusuY bdVTpX89PSOQIfC4wAOOwOzWZi5/Lbh2nF7SnfLJ58bblkJM0UQXflxUZStvVYI82jUTR524K/IGM Ys7/Nb/Yy8hzd07I8ZDQ==; Received: from localhost ([127.0.0.1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.92.3 #3 (Red Hat Linux)) id 1iWt91-00016J-Sh; Tue, 19 Nov 2019 02:21:31 +0000 Received: from mx2.suse.de ([195.135.220.15] helo=mx1.suse.de) by bombadil.infradead.org with esmtps (Exim 4.92.3 #3 (Red Hat Linux)) id 1iWt76-0006Us-AM; Tue, 19 Nov 2019 02:19:36 +0000 X-Virus-Scanned: by amavisd-new at test-mx.suse.de Received: from relay2.suse.de (unknown [195.135.220.254]) by mx1.suse.de (Postfix) with ESMTP id 1869FB335; Tue, 19 Nov 2019 02:19:25 +0000 (UTC) From: =?UTF-8?q?Andreas=20F=C3=A4rber?= To: linux-realtek-soc@lists.infradead.org Subject: [PATCH v4 7/8] irqchip: rtd1195-mux: Add RTD1395 definitions Date: Tue, 19 Nov 2019 03:19:16 +0100 Message-Id: <20191119021917.15917-8-afaerber@suse.de> X-Mailer: git-send-email 2.16.4 In-Reply-To: <20191119021917.15917-1-afaerber@suse.de> References: <20191119021917.15917-1-afaerber@suse.de> MIME-Version: 1.0 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20191118_181932_662468_283EBFC5 X-CRM114-Status: GOOD ( 10.52 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: Jason Cooper , Marc Zyngier , linux-kernel@vger.kernel.org, Thomas Gleixner , =?UTF-8?q?Andreas=20F=C3=A4rber?= , linux-arm-kernel@lists.infradead.org Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: base64 Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+infradead-linux-arm-kernel=archiver.kernel.org@lists.infradead.org QWRkIGNvbXBhdGlibGUgc3RyaW5ncyBhbmQgYml0IG1hcHBpbmdzIGZvciBSZWFsdGVrIFJURDEz OTUgU29DLgoKQmFzZWQgb24gQlBJLU00LWJzcCBsaW51eC1ydGsvZHJpdmVycy9pcnFjaGlwL2ly cS1ydGQxMzl4LmguCgpTaWduZWQtb2ZmLWJ5OiBBbmRyZWFzIEbDpHJiZXIgPGFmYWVyYmVyQHN1 c2UuZGU+Ci0tLQogdjQ6IE5ldwogCiBkcml2ZXJzL2lycWNoaXAvaXJxLXJ0ZDExOTUtbXV4LmMg fCA4MyArKysrKysrKysrKysrKysrKysrKysrKysrKysrKysrKysrKysrKy0KIDEgZmlsZSBjaGFu Z2VkLCA4MiBpbnNlcnRpb25zKCspLCAxIGRlbGV0aW9uKC0pCgpkaWZmIC0tZ2l0IGEvZHJpdmVy cy9pcnFjaGlwL2lycS1ydGQxMTk1LW11eC5jIGIvZHJpdmVycy9pcnFjaGlwL2lycS1ydGQxMTk1 LW11eC5jCmluZGV4IDc2NWQ3MjY1MzM4My4uYWQ0YjBlZjMwNzFiIDEwMDY0NAotLS0gYS9kcml2 ZXJzL2lycWNoaXAvaXJxLXJ0ZDExOTUtbXV4LmMKKysrIGIvZHJpdmVycy9pcnFjaGlwL2lycS1y dGQxMTk1LW11eC5jCkBAIC0xLDcgKzEsOCBAQAogLy8gU1BEWC1MaWNlbnNlLUlkZW50aWZpZXI6 IEdQTC0yLjAtb3ItbGF0ZXIKIC8qCi0gKiBSZWFsdGVrIFJURDExOTUvUlREMTI5NSBJUlEgbXV4 CisgKiBSZWFsdGVrIFJURDExOTUvUlREMTI5NS9SVEQxMzk1IElSUSBtdXgKICAqCisgKiBDb3B5 cmlnaHQgKEMpIDIwMTcgUmVhbHRlayBTZW1pY29uZHVjdG9yIENvcnBvcmF0aW9uCiAgKiBDb3B5 cmlnaHQgKGMpIDIwMTctMjAxOSBBbmRyZWFzIEbDpHJiZXIKICAqLwogCkBAIC0yNzcsNiArMjc4 LDYyIEBAIHN0YXRpYyBjb25zdCB1MzIgcnRkMTI5NV9taXNjX2lzcl90b19zY3B1X2ludF9lbl9t YXNrWzMyXSA9IHsKIAlbUlREMTI5NV9JU1JfRkFOX1NISUZUXQkJCT0gQklUKDI5KSwKIH07CiAK K2VudW0gcnRkMTM5NV9pc29faXNyX2JpdHMgeworCVJURDEzOTVfSVNPX0lTUl9VUjBfU0hJRlQJ CT0gMiwKKwlSVEQxMzk1X0lTT19JU1JfSVJEQV9TSElGVAkJPSA1LAorCVJURDEzOTVfSVNPX0lT Ul9JMkMwX1NISUZUCQk9IDgsCisJUlREMTM5NV9JU09fSVNSX0kyQzFfU0hJRlQJCT0gMTEsCisJ UlREMTM5NV9JU09fSVNSX1JUQ19IU0VDX1NISUZUCQk9IDEyLAorCVJURDEzOTVfSVNPX0lTUl9S VENfQUxBUk1fU0hJRlQJCT0gMTMsCisJUlREMTM5NV9JU09fSVNSX0xTQURDMF9TSElGVAkJPSAx NiwKKwlSVEQxMzk1X0lTT19JU1JfTFNBREMxX1NISUZUCQk9IDE3LAorCVJURDEzOTVfSVNPX0lT Ul9HUElPQV9TSElGVAkJPSAxOSwKKwlSVEQxMzk1X0lTT19JU1JfR1BJT0RBX1NISUZUCQk9IDIw LAorCVJURDEzOTVfSVNPX0lTUl9HUEhZX0hWX1NISUZUCQk9IDI4LAorCVJURDEzOTVfSVNPX0lT Ul9HUEhZX0RWX1NISUZUCQk9IDI5LAorCVJURDEzOTVfSVNPX0lTUl9HUEhZX0FWX1NISUZUCQk9 IDMwLAorCVJURDEzOTVfSVNPX0lTUl9JMkMxX1JFUV9TSElGVAkJPSAzMSwKK307CisKK3N0YXRp YyBjb25zdCB1MzIgcnRkMTM5NV9pc29faXNyX3RvX3NjcHVfaW50X2VuX21hc2tbMzJdID0gewor CVtSVEQxMzk1X0lTT19JU1JfVVIwX1NISUZUXQkJPSBCSVQoMiksCisJW1JURDEzOTVfSVNPX0lT Ul9JUkRBX1NISUZUXQkJPSBCSVQoNSksCisJW1JURDEzOTVfSVNPX0lTUl9JMkMwX1NISUZUXQkJ PSBCSVQoOCksCisJW1JURDEzOTVfSVNPX0lTUl9JMkMxX1NISUZUXQkJPSBCSVQoMTEpLAorCVtS VEQxMzk1X0lTT19JU1JfUlRDX0hTRUNfU0hJRlRdCT0gQklUKDEyKSwKKwlbUlREMTM5NV9JU09f SVNSX1JUQ19BTEFSTV9TSElGVF0JPSBCSVQoMTMpLAorCVtSVEQxMzk1X0lTT19JU1JfTFNBREMw X1NISUZUXQkJPSBCSVQoMTYpLAorCVtSVEQxMzk1X0lTT19JU1JfTFNBREMxX1NISUZUXQkJPSBC SVQoMTcpLAorCVtSVEQxMzk1X0lTT19JU1JfR1BJT0FfU0hJRlRdCQk9IEJJVCgxOSksCisJW1JU RDEzOTVfSVNPX0lTUl9HUElPREFfU0hJRlRdCQk9IEJJVCgyMCksCisJW1JURDEzOTVfSVNPX0lT Ul9HUEhZX0hWX1NISUZUXQkJPSBCSVQoMjgpLAorCVtSVEQxMzk1X0lTT19JU1JfR1BIWV9EVl9T SElGVF0JCT0gQklUKDI5KSwKKwlbUlREMTM5NV9JU09fSVNSX0dQSFlfQVZfU0hJRlRdCQk9IEJJ VCgzMCksCisJW1JURDEzOTVfSVNPX0lTUl9JMkMxX1JFUV9TSElGVF0JPSBCSVQoMzEpLAorfTsK KworZW51bSBydGQxMzk1X21pc2NfaXNyX2JpdHMgeworCVJURDEzOTVfTUlTQ19JU1JfVVIxX1NI SUZUCQk9IDMsCisJUlREMTM5NV9NSVNDX0lTUl9VUjFfVE9fU0hJRlQJCT0gNSwKKwlSVEQxMzk1 X01JU0NfSVNSX1VSMl9TSElGVAkJPSA4LAorCVJURDEzOTVfTUlTQ19JU1JfVVIyX1RPX1NISUZU CQk9IDEzLAorCVJURDEzOTVfTUlTQ19JU1JfSTJDNV9TSElGVAkJPSAxNCwKKwlSVEQxMzk1X01J U0NfSVNSX1NDMF9TSElGVAkJPSAyNCwKKwlSVEQxMzk1X01JU0NfSVNSX1NQSV9TSElGVAkJPSAy NywKKwlSVEQxMzk1X01JU0NfSVNSX0ZBTl9TSElGVAkJPSAyOSwKK307CisKK3N0YXRpYyBjb25z dCB1MzIgcnRkMTM5NV9taXNjX2lzcl90b19zY3B1X2ludF9lbl9tYXNrWzMyXSA9IHsKKwlbUlRE MTM5NV9NSVNDX0lTUl9VUjFfU0hJRlRdCQk9IEJJVCgzKSwKKwlbUlREMTM5NV9NSVNDX0lTUl9V UjFfVE9fU0hJRlRdCQk9IEJJVCg1KSwKKwlbUlREMTM5NV9NSVNDX0lTUl9VUjJfVE9fU0hJRlRd CQk9IEJJVCg2KSwKKwlbUlREMTM5NV9NSVNDX0lTUl9VUjJfU0hJRlRdCQk9IEJJVCg3KSwKKwlb UlREMTM5NV9NSVNDX0lTUl9JMkM1X1NISUZUXQkJPSBCSVQoMTQpLAorCVtSVEQxMzk1X01JU0Nf SVNSX1NDMF9TSElGVF0JCT0gQklUKDI0KSwKKwlbUlREMTM5NV9NSVNDX0lTUl9TUElfU0hJRlRd CQk9IEJJVCgyNyksCisJW1JURDEzOTVfTUlTQ19JU1JfRkFOX1NISUZUXQkJPSBCSVQoMjkpLAor fTsKKwogc3RhdGljIGNvbnN0IHN0cnVjdCBydGQxMTk1X2lycV9tdXhfaW5mbyBydGQxMTk1X2lz b19pcnFfbXV4X2luZm8gPSB7CiAJLmlzcl9vZmZzZXQJCT0gMHgwLAogCS51bXNrX2lzcl9vZmZz ZXQJPSAweDQsCkBAIC0yOTEsNiArMzQ4LDEzIEBAIHN0YXRpYyBjb25zdCBzdHJ1Y3QgcnRkMTE5 NV9pcnFfbXV4X2luZm8gcnRkMTI5NV9pc29faXJxX211eF9pbmZvID0gewogCS5pc3JfdG9faW50 X2VuX21hc2sJPSBydGQxMjk1X2lzb19pc3JfdG9fc2NwdV9pbnRfZW5fbWFzaywKIH07CiAKK3N0 YXRpYyBjb25zdCBzdHJ1Y3QgcnRkMTE5NV9pcnFfbXV4X2luZm8gcnRkMTM5NV9pc29faXJxX211 eF9pbmZvID0geworCS5pc3Jfb2Zmc2V0CQk9IDB4MCwKKwkudW1za19pc3Jfb2Zmc2V0CT0gMHg0 LAorCS5zY3B1X2ludF9lbl9vZmZzZXQJPSAweDQwLAorCS5pc3JfdG9faW50X2VuX21hc2sJPSBy dGQxMzk1X2lzb19pc3JfdG9fc2NwdV9pbnRfZW5fbWFzaywKK307CisKIHN0YXRpYyBjb25zdCBz dHJ1Y3QgcnRkMTE5NV9pcnFfbXV4X2luZm8gcnRkMTE5NV9taXNjX2lycV9tdXhfaW5mbyA9IHsK IAkudW1za19pc3Jfb2Zmc2V0CT0gMHg4LAogCS5pc3Jfb2Zmc2V0CQk9IDB4YywKQEAgLTMwNSw2 ICszNjksMTMgQEAgc3RhdGljIGNvbnN0IHN0cnVjdCBydGQxMTk1X2lycV9tdXhfaW5mbyBydGQx Mjk1X21pc2NfaXJxX211eF9pbmZvID0gewogCS5pc3JfdG9faW50X2VuX21hc2sJPSBydGQxMjk1 X21pc2NfaXNyX3RvX3NjcHVfaW50X2VuX21hc2ssCiB9OwogCitzdGF0aWMgY29uc3Qgc3RydWN0 IHJ0ZDExOTVfaXJxX211eF9pbmZvIHJ0ZDEzOTVfbWlzY19pcnFfbXV4X2luZm8gPSB7CisJLnVt c2tfaXNyX29mZnNldAk9IDB4OCwKKwkuaXNyX29mZnNldAkJPSAweGMsCisJLnNjcHVfaW50X2Vu X29mZnNldAk9IDB4ODAsCisJLmlzcl90b19pbnRfZW5fbWFzawk9IHJ0ZDEzOTVfbWlzY19pc3Jf dG9fc2NwdV9pbnRfZW5fbWFzaywKK307CisKIHN0YXRpYyBjb25zdCBzdHJ1Y3Qgb2ZfZGV2aWNl X2lkIHJ0ZDEyOTVfaXJxX211eF9kdF9tYXRjaGVzW10gPSB7CiAJewogCQkuY29tcGF0aWJsZSA9 ICJyZWFsdGVrLHJ0ZDExOTUtaXNvLWlycS1tdXgiLApAQCAtMzE0LDYgKzM4NSwxMCBAQCBzdGF0 aWMgY29uc3Qgc3RydWN0IG9mX2RldmljZV9pZCBydGQxMjk1X2lycV9tdXhfZHRfbWF0Y2hlc1td ID0gewogCQkuY29tcGF0aWJsZSA9ICJyZWFsdGVrLHJ0ZDEyOTUtaXNvLWlycS1tdXgiLAogCQku ZGF0YSA9ICZydGQxMjk1X2lzb19pcnFfbXV4X2luZm8sCiAJfSwKKwl7CisJCS5jb21wYXRpYmxl ID0gInJlYWx0ZWsscnRkMTM5NS1pc28taXJxLW11eCIsCisJCS5kYXRhID0gJnJ0ZDEzOTVfaXNv X2lycV9tdXhfaW5mbywKKwl9LAogCXsKIAkJLmNvbXBhdGlibGUgPSAicmVhbHRlayxydGQxMTk1 LW1pc2MtaXJxLW11eCIsCiAJCS5kYXRhID0gJnJ0ZDExOTVfbWlzY19pcnFfbXV4X2luZm8sCkBA IC0zMjIsNiArMzk3LDEwIEBAIHN0YXRpYyBjb25zdCBzdHJ1Y3Qgb2ZfZGV2aWNlX2lkIHJ0ZDEy OTVfaXJxX211eF9kdF9tYXRjaGVzW10gPSB7CiAJCS5jb21wYXRpYmxlID0gInJlYWx0ZWsscnRk MTI5NS1taXNjLWlycS1tdXgiLAogCQkuZGF0YSA9ICZydGQxMjk1X21pc2NfaXJxX211eF9pbmZv LAogCX0sCisJeworCQkuY29tcGF0aWJsZSA9ICJyZWFsdGVrLHJ0ZDEzOTUtbWlzYy1pcnEtbXV4 IiwKKwkJLmRhdGEgPSAmcnRkMTM5NV9taXNjX2lycV9tdXhfaW5mbywKKwl9LAogCXsKIAl9CiB9 OwpAQCAtMzc4LDUgKzQ1Nyw3IEBAIHN0YXRpYyBpbnQgX19pbml0IHJ0ZDExOTVfaXJxX211eF9p bml0KHN0cnVjdCBkZXZpY2Vfbm9kZSAqbm9kZSwKIH0KIElSUUNISVBfREVDTEFSRShydGQxMTk1 X2lzb19tdXgsICJyZWFsdGVrLHJ0ZDExOTUtaXNvLWlycS1tdXgiLCBydGQxMTk1X2lycV9tdXhf aW5pdCk7CiBJUlFDSElQX0RFQ0xBUkUocnRkMTI5NV9pc29fbXV4LCAicmVhbHRlayxydGQxMjk1 LWlzby1pcnEtbXV4IiwgcnRkMTE5NV9pcnFfbXV4X2luaXQpOworSVJRQ0hJUF9ERUNMQVJFKHJ0 ZDEzOTVfaXNvX211eCwgInJlYWx0ZWsscnRkMTM5NS1pc28taXJxLW11eCIsIHJ0ZDExOTVfaXJx X211eF9pbml0KTsKIElSUUNISVBfREVDTEFSRShydGQxMTk1X21pc2NfbXV4LCAicmVhbHRlayxy dGQxMTk1LW1pc2MtaXJxLW11eCIsIHJ0ZDExOTVfaXJxX211eF9pbml0KTsKIElSUUNISVBfREVD TEFSRShydGQxMjk1X21pc2NfbXV4LCAicmVhbHRlayxydGQxMjk1LW1pc2MtaXJxLW11eCIsIHJ0 ZDExOTVfaXJxX211eF9pbml0KTsKK0lSUUNISVBfREVDTEFSRShydGQxMzk1X21pc2NfbXV4LCAi cmVhbHRlayxydGQxMzk1LW1pc2MtaXJxLW11eCIsIHJ0ZDExOTVfaXJxX211eF9pbml0KTsKLS0g CjIuMTYuNAoKCl9fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19f CmxpbnV4LWFybS1rZXJuZWwgbWFpbGluZyBsaXN0CmxpbnV4LWFybS1rZXJuZWxAbGlzdHMuaW5m cmFkZWFkLm9yZwpodHRwOi8vbGlzdHMuaW5mcmFkZWFkLm9yZy9tYWlsbWFuL2xpc3RpbmZvL2xp bnV4LWFybS1rZXJuZWwK