From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-8.2 required=3.0 tests=HEADER_FROM_DIFFERENT_DOMAINS, INCLUDES_PATCH,MAILING_LIST_MULTI,SIGNED_OFF_BY,SPF_HELO_NONE,SPF_PASS, USER_AGENT_SANE_1 autolearn=unavailable autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id A151CC2D0D0 for ; Tue, 24 Dec 2019 16:33:23 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [209.132.180.67]) by mail.kernel.org (Postfix) with ESMTP id 78CFA20643 for ; Tue, 24 Dec 2019 16:33:23 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726224AbfLXQdV (ORCPT ); Tue, 24 Dec 2019 11:33:21 -0500 Received: from relay1-d.mail.gandi.net ([217.70.183.193]:41687 "EHLO relay1-d.mail.gandi.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726168AbfLXQdV (ORCPT ); Tue, 24 Dec 2019 11:33:21 -0500 X-Originating-IP: 88.190.179.123 Received: from localhost (unknown [88.190.179.123]) (Authenticated sender: repk@triplefau.lt) by relay1-d.mail.gandi.net (Postfix) with ESMTPSA id 831FE240004; Tue, 24 Dec 2019 16:33:17 +0000 (UTC) Date: Tue, 24 Dec 2019 17:41:22 +0100 From: Remi Pommarel To: Kishon Vijay Abraham I Cc: Yue Wang , Lorenzo Pieralisi , Andrew Murray , Kevin Hilman , Martin Blumenstingl , Neil Armstrong , Jerome Brunet , linux-kernel@vger.kernel.org, linux-pci@vger.kernel.org, linux-amlogic@lists.infradead.org Subject: Re: [PATCH v2 3/3] PCI: amlogic: Use AXG PCIE and shared MIPI/PCIE PHYs Message-ID: <20191224164122.GE7304@voidbox> References: <20191223214529.20377-1-repk@triplefau.lt> <20191223214529.20377-4-repk@triplefau.lt> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: User-Agent: Mutt/1.12.2 (2019-09-21) Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Tue, Dec 24, 2019 at 03:44:41PM +0530, Kishon Vijay Abraham I wrote: > Hi, > > On 24/12/19 3:15 AM, Remi Pommarel wrote: > > Now that PCIE PHY has been introduced for AXG, the whole has_shared_phy > > logic can be mutualized between AXG and G12A platforms. > > > > This also makes use of the optional MIPI/PCIE shared fonctionality PHY > > found on AXG platforms, which need to be used in order to have reliable > > PCIE communications. > > > > Signed-off-by: Remi Pommarel > > --- > > drivers/pci/controller/dwc/pci-meson.c | 140 ++++++++----------------- > > 1 file changed, 46 insertions(+), 94 deletions(-) > > > > diff --git a/drivers/pci/controller/dwc/pci-meson.c b/drivers/pci/controller/dwc/pci-meson.c > > index 3772b02a5c55..3d12155c32f6 100644 > > --- a/drivers/pci/controller/dwc/pci-meson.c > > +++ b/drivers/pci/controller/dwc/pci-meson.c > > @@ -66,7 +66,6 @@ > > #define PORT_CLK_RATE 100000000UL > > #define MAX_PAYLOAD_SIZE 256 > > #define MAX_READ_REQ_SIZE 256 > > -#define MESON_PCIE_PHY_POWERUP 0x1c > > #define PCIE_RESET_DELAY 500 > > #define PCIE_SHARED_RESET 1 > > #define PCIE_NORMAL_RESET 0 > > @@ -81,26 +80,19 @@ enum pcie_data_rate { > > struct meson_pcie_mem_res { > > void __iomem *elbi_base; > > void __iomem *cfg_base; > > - void __iomem *phy_base; > > }; > > > > struct meson_pcie_clk_res { > > struct clk *clk; > > - struct clk *mipi_gate; > > struct clk *port_clk; > > struct clk *general_clk; > > }; > > > > struct meson_pcie_rc_reset { > > - struct reset_control *phy; > > struct reset_control *port; > > struct reset_control *apb; > > }; > > > > -struct meson_pcie_param { > > - bool has_shared_phy; > > -}; > > - > > struct meson_pcie { > > struct dw_pcie pci; > > struct meson_pcie_mem_res mem_res; > > @@ -108,7 +100,7 @@ struct meson_pcie { > > struct meson_pcie_rc_reset mrst; > > struct gpio_desc *reset_gpio; > > struct phy *phy; > > - const struct meson_pcie_param *param; > > + struct phy *shared_phy; > > }; > > > > static struct reset_control *meson_pcie_get_reset(struct meson_pcie *mp, > > @@ -130,13 +122,6 @@ static int meson_pcie_get_resets(struct meson_pcie *mp) > > { > > struct meson_pcie_rc_reset *mrst = &mp->mrst; > > > > - if (!mp->param->has_shared_phy) { > > - mrst->phy = meson_pcie_get_reset(mp, "phy", PCIE_SHARED_RESET); > > - if (IS_ERR(mrst->phy)) > > - return PTR_ERR(mrst->phy); > > - reset_control_deassert(mrst->phy); > > - } > > - > > mrst->port = meson_pcie_get_reset(mp, "port", PCIE_NORMAL_RESET); > > if (IS_ERR(mrst->port)) > > return PTR_ERR(mrst->port); > > @@ -162,22 +147,6 @@ static void __iomem *meson_pcie_get_mem(struct platform_device *pdev, > > return devm_ioremap_resource(dev, res); > > } > > > > -static void __iomem *meson_pcie_get_mem_shared(struct platform_device *pdev, > > - struct meson_pcie *mp, > > - const char *id) > > -{ > > - struct device *dev = mp->pci.dev; > > - struct resource *res; > > - > > - res = platform_get_resource_byname(pdev, IORESOURCE_MEM, id); > > - if (!res) { > > - dev_err(dev, "No REG resource %s\n", id); > > - return ERR_PTR(-ENXIO); > > - } > > - > > - return devm_ioremap(dev, res->start, resource_size(res)); > > -} > > - > > static int meson_pcie_get_mems(struct platform_device *pdev, > > struct meson_pcie *mp) > > { > > @@ -189,14 +158,6 @@ static int meson_pcie_get_mems(struct platform_device *pdev, > > if (IS_ERR(mp->mem_res.cfg_base)) > > return PTR_ERR(mp->mem_res.cfg_base); > > > > - /* Meson AXG SoC has two PCI controllers use same phy register */ > > - if (!mp->param->has_shared_phy) { > > - mp->mem_res.phy_base = > > - meson_pcie_get_mem_shared(pdev, mp, "phy"); > > - if (IS_ERR(mp->mem_res.phy_base)) > > - return PTR_ERR(mp->mem_res.phy_base); > > - } > > - > > return 0; > > } > > > > @@ -204,20 +165,40 @@ static int meson_pcie_power_on(struct meson_pcie *mp) > > { > > int ret = 0; > > > > - if (mp->param->has_shared_phy) { > > - ret = phy_init(mp->phy); > > - if (ret) > > - return ret; > > + ret = phy_init(mp->phy); > > + if (ret) > > + goto err; > > > > - ret = phy_power_on(mp->phy); > > - if (ret) { > > - phy_exit(mp->phy); > > - return ret; > > - } > > - } else > > - writel(MESON_PCIE_PHY_POWERUP, mp->mem_res.phy_base); > > + ret = phy_init(mp->shared_phy); > > + if (ret) > > + goto exit; > > + > > + ret = phy_power_on(mp->phy); > > + if (ret) > > + goto shared_exit; > > + > > + ret = phy_power_on(mp->shared_phy); > > + if (ret) > > + goto power_off; > > > > return 0; > > + > > +power_off: > > + phy_power_off(mp->phy); > > +shared_exit: > > + phy_exit(mp->shared_phy); > > +exit: > > + phy_exit(mp->phy); > > +err: > > + return ret; > > +} > > + > > +static void meson_pcie_power_off(struct meson_pcie *mp) > > +{ > > + phy_power_off(mp->shared_phy); > > + phy_power_off(mp->phy); > > + phy_exit(mp->shared_phy); > > + phy_exit(mp->phy); > > } > > > > static int meson_pcie_reset(struct meson_pcie *mp) > > @@ -225,16 +206,13 @@ static int meson_pcie_reset(struct meson_pcie *mp) > > struct meson_pcie_rc_reset *mrst = &mp->mrst; > > int ret = 0; > > > > - if (mp->param->has_shared_phy) { > > - ret = phy_reset(mp->phy); > > - if (ret) > > - return ret; > > - } else { > > - reset_control_assert(mrst->phy); > > - udelay(PCIE_RESET_DELAY); > > - reset_control_deassert(mrst->phy); > > - udelay(PCIE_RESET_DELAY); > > - } > > + ret = phy_reset(mp->phy); > > + if (ret) > > + return ret; > > + > > + ret = phy_reset(mp->shared_phy); > > + if (ret) > > + return ret; > > > > reset_control_assert(mrst->port); > > reset_control_assert(mrst->apb); > > @@ -286,12 +264,6 @@ static int meson_pcie_probe_clocks(struct meson_pcie *mp) > > if (IS_ERR(res->port_clk)) > > return PTR_ERR(res->port_clk); > > > > - if (!mp->param->has_shared_phy) { > > - res->mipi_gate = meson_pcie_probe_clock(dev, "mipi", 0); > > - if (IS_ERR(res->mipi_gate)) > > - return PTR_ERR(res->mipi_gate); > > - } > > - > > res->general_clk = meson_pcie_probe_clock(dev, "general", 0); > > if (IS_ERR(res->general_clk)) > > return PTR_ERR(res->general_clk); > > @@ -562,7 +534,6 @@ static const struct dw_pcie_ops dw_pcie_ops = { > > > > static int meson_pcie_probe(struct platform_device *pdev) > > { > > - const struct meson_pcie_param *match_data; > > struct device *dev = &pdev->dev; > > struct dw_pcie *pci; > > struct meson_pcie *mp; > > @@ -576,18 +547,13 @@ static int meson_pcie_probe(struct platform_device *pdev) > > pci->dev = dev; > > pci->ops = &dw_pcie_ops; > > > > - match_data = of_device_get_match_data(dev); > > - if (!match_data) { > > - dev_err(dev, "failed to get match data\n"); > > - return -ENODEV; > > - } > > - mp->param = match_data; > > + mp->phy = devm_phy_get(dev, "pcie"); > > + if (IS_ERR(mp->phy)) > > + return PTR_ERR(mp->phy); > > > > - if (mp->param->has_shared_phy) { > > - mp->phy = devm_phy_get(dev, "pcie"); > > - if (IS_ERR(mp->phy)) > > - return PTR_ERR(mp->phy); > > - } > > + mp->shared_phy = devm_phy_optional_get(dev, "shared"); > > + if (IS_ERR(mp->phy)) > > + return PTR_ERR(mp->phy); > > This also requires dt-binding updation.Is PCIe connected to two > different PHYs here? Not exactly, it is that the PCIE PHY is using some non documented bits from the range of the MIPI one. But now that I have read about syscon it seems that those registers are defined to be handled by syscon subsystem in the device tree. Thus I think It would make much more sense to remove the shared MIPI/PCIE PHY driver in patch 1/3 and set the appropriate bits in the PCIE PHY driver itself from patch 2/3 through syscon subsystem. Sorry for the noise, will send v3 with only 1 PHY driver and appropriate binding documentation. Thanks, -- Remi From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-8.3 required=3.0 tests=DKIMWL_WL_HIGH,DKIM_SIGNED, DKIM_VALID,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_PATCH,MAILING_LIST_MULTI, SIGNED_OFF_BY,SPF_HELO_NONE,SPF_PASS,USER_AGENT_SANE_1 autolearn=unavailable autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 76698C2D0CF for ; Tue, 24 Dec 2019 16:33:35 +0000 (UTC) Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 49F7C20643 for ; Tue, 24 Dec 2019 16:33:35 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (2048-bit key) header.d=lists.infradead.org header.i=@lists.infradead.org header.b="sPA11eqp" DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org 49F7C20643 Authentication-Results: mail.kernel.org; dmarc=none (p=none dis=none) header.from=triplefau.lt Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-amlogic-bounces+linux-amlogic=archiver.kernel.org@lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20170209; h=Sender: Content-Transfer-Encoding:Content-Type:Cc:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:In-Reply-To:MIME-Version:References: Message-ID:Subject:To:From:Date:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=Ij2Y6JoCBVEuMUGehSUBFGHc6XuBTLdpm/pttCD1TDs=; b=sPA11eqpTipBi+ 5KvXSCc6COedqJOjQhij3afVswoDwOKdT8yqckJNB7fUzXtUNcQ/b3cAtkdyNK0edmBIjyNqNWaUf YODEB84bkem8R4QVY323I1TbhVeg+UGtXVt58ALIHgmfthJgbc5SQwIFsc8MtTefFm5jaJccdqsi7 a1UOxoUcNbR7mRFS3XYjX41QNyY1kG8g/5hfoQsl1GjD+jtiLRS15ddsSQOXfYiq6eIH4fSOHPapY jElSVAxIHjvGo7f9rYXDTkolwlqI8OAsP5yHGziy7EKUpBfD8Trsn4AleOhr93n7eG9SNSZQhaV3v 2FQTuQePqwQX3fkzOS3A==; Received: from localhost ([127.0.0.1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.92.3 #3 (Red Hat Linux)) id 1ijn7h-0008L2-Oo; Tue, 24 Dec 2019 16:33:29 +0000 Received: from relay1-d.mail.gandi.net ([217.70.183.193]) by bombadil.infradead.org with esmtps (Exim 4.92.3 #3 (Red Hat Linux)) id 1ijn7e-0008Kc-Ca for linux-amlogic@lists.infradead.org; Tue, 24 Dec 2019 16:33:28 +0000 X-Originating-IP: 88.190.179.123 Received: from localhost (unknown [88.190.179.123]) (Authenticated sender: repk@triplefau.lt) by relay1-d.mail.gandi.net (Postfix) with ESMTPSA id 831FE240004; Tue, 24 Dec 2019 16:33:17 +0000 (UTC) Date: Tue, 24 Dec 2019 17:41:22 +0100 From: Remi Pommarel To: Kishon Vijay Abraham I Subject: Re: [PATCH v2 3/3] PCI: amlogic: Use AXG PCIE and shared MIPI/PCIE PHYs Message-ID: <20191224164122.GE7304@voidbox> References: <20191223214529.20377-1-repk@triplefau.lt> <20191223214529.20377-4-repk@triplefau.lt> MIME-Version: 1.0 Content-Disposition: inline In-Reply-To: User-Agent: Mutt/1.12.2 (2019-09-21) X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20191224_083326_701214_1CFC65B1 X-CRM114-Status: GOOD ( 19.55 ) X-BeenThere: linux-amlogic@lists.infradead.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: Lorenzo Pieralisi , Neil Armstrong , Martin Blumenstingl , Kevin Hilman , linux-kernel@vger.kernel.org, Yue Wang , linux-pci@vger.kernel.org, Andrew Murray , linux-amlogic@lists.infradead.org, Jerome Brunet Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: "linux-amlogic" Errors-To: linux-amlogic-bounces+linux-amlogic=archiver.kernel.org@lists.infradead.org On Tue, Dec 24, 2019 at 03:44:41PM +0530, Kishon Vijay Abraham I wrote: > Hi, > > On 24/12/19 3:15 AM, Remi Pommarel wrote: > > Now that PCIE PHY has been introduced for AXG, the whole has_shared_phy > > logic can be mutualized between AXG and G12A platforms. > > > > This also makes use of the optional MIPI/PCIE shared fonctionality PHY > > found on AXG platforms, which need to be used in order to have reliable > > PCIE communications. > > > > Signed-off-by: Remi Pommarel > > --- > > drivers/pci/controller/dwc/pci-meson.c | 140 ++++++++----------------- > > 1 file changed, 46 insertions(+), 94 deletions(-) > > > > diff --git a/drivers/pci/controller/dwc/pci-meson.c b/drivers/pci/controller/dwc/pci-meson.c > > index 3772b02a5c55..3d12155c32f6 100644 > > --- a/drivers/pci/controller/dwc/pci-meson.c > > +++ b/drivers/pci/controller/dwc/pci-meson.c > > @@ -66,7 +66,6 @@ > > #define PORT_CLK_RATE 100000000UL > > #define MAX_PAYLOAD_SIZE 256 > > #define MAX_READ_REQ_SIZE 256 > > -#define MESON_PCIE_PHY_POWERUP 0x1c > > #define PCIE_RESET_DELAY 500 > > #define PCIE_SHARED_RESET 1 > > #define PCIE_NORMAL_RESET 0 > > @@ -81,26 +80,19 @@ enum pcie_data_rate { > > struct meson_pcie_mem_res { > > void __iomem *elbi_base; > > void __iomem *cfg_base; > > - void __iomem *phy_base; > > }; > > > > struct meson_pcie_clk_res { > > struct clk *clk; > > - struct clk *mipi_gate; > > struct clk *port_clk; > > struct clk *general_clk; > > }; > > > > struct meson_pcie_rc_reset { > > - struct reset_control *phy; > > struct reset_control *port; > > struct reset_control *apb; > > }; > > > > -struct meson_pcie_param { > > - bool has_shared_phy; > > -}; > > - > > struct meson_pcie { > > struct dw_pcie pci; > > struct meson_pcie_mem_res mem_res; > > @@ -108,7 +100,7 @@ struct meson_pcie { > > struct meson_pcie_rc_reset mrst; > > struct gpio_desc *reset_gpio; > > struct phy *phy; > > - const struct meson_pcie_param *param; > > + struct phy *shared_phy; > > }; > > > > static struct reset_control *meson_pcie_get_reset(struct meson_pcie *mp, > > @@ -130,13 +122,6 @@ static int meson_pcie_get_resets(struct meson_pcie *mp) > > { > > struct meson_pcie_rc_reset *mrst = &mp->mrst; > > > > - if (!mp->param->has_shared_phy) { > > - mrst->phy = meson_pcie_get_reset(mp, "phy", PCIE_SHARED_RESET); > > - if (IS_ERR(mrst->phy)) > > - return PTR_ERR(mrst->phy); > > - reset_control_deassert(mrst->phy); > > - } > > - > > mrst->port = meson_pcie_get_reset(mp, "port", PCIE_NORMAL_RESET); > > if (IS_ERR(mrst->port)) > > return PTR_ERR(mrst->port); > > @@ -162,22 +147,6 @@ static void __iomem *meson_pcie_get_mem(struct platform_device *pdev, > > return devm_ioremap_resource(dev, res); > > } > > > > -static void __iomem *meson_pcie_get_mem_shared(struct platform_device *pdev, > > - struct meson_pcie *mp, > > - const char *id) > > -{ > > - struct device *dev = mp->pci.dev; > > - struct resource *res; > > - > > - res = platform_get_resource_byname(pdev, IORESOURCE_MEM, id); > > - if (!res) { > > - dev_err(dev, "No REG resource %s\n", id); > > - return ERR_PTR(-ENXIO); > > - } > > - > > - return devm_ioremap(dev, res->start, resource_size(res)); > > -} > > - > > static int meson_pcie_get_mems(struct platform_device *pdev, > > struct meson_pcie *mp) > > { > > @@ -189,14 +158,6 @@ static int meson_pcie_get_mems(struct platform_device *pdev, > > if (IS_ERR(mp->mem_res.cfg_base)) > > return PTR_ERR(mp->mem_res.cfg_base); > > > > - /* Meson AXG SoC has two PCI controllers use same phy register */ > > - if (!mp->param->has_shared_phy) { > > - mp->mem_res.phy_base = > > - meson_pcie_get_mem_shared(pdev, mp, "phy"); > > - if (IS_ERR(mp->mem_res.phy_base)) > > - return PTR_ERR(mp->mem_res.phy_base); > > - } > > - > > return 0; > > } > > > > @@ -204,20 +165,40 @@ static int meson_pcie_power_on(struct meson_pcie *mp) > > { > > int ret = 0; > > > > - if (mp->param->has_shared_phy) { > > - ret = phy_init(mp->phy); > > - if (ret) > > - return ret; > > + ret = phy_init(mp->phy); > > + if (ret) > > + goto err; > > > > - ret = phy_power_on(mp->phy); > > - if (ret) { > > - phy_exit(mp->phy); > > - return ret; > > - } > > - } else > > - writel(MESON_PCIE_PHY_POWERUP, mp->mem_res.phy_base); > > + ret = phy_init(mp->shared_phy); > > + if (ret) > > + goto exit; > > + > > + ret = phy_power_on(mp->phy); > > + if (ret) > > + goto shared_exit; > > + > > + ret = phy_power_on(mp->shared_phy); > > + if (ret) > > + goto power_off; > > > > return 0; > > + > > +power_off: > > + phy_power_off(mp->phy); > > +shared_exit: > > + phy_exit(mp->shared_phy); > > +exit: > > + phy_exit(mp->phy); > > +err: > > + return ret; > > +} > > + > > +static void meson_pcie_power_off(struct meson_pcie *mp) > > +{ > > + phy_power_off(mp->shared_phy); > > + phy_power_off(mp->phy); > > + phy_exit(mp->shared_phy); > > + phy_exit(mp->phy); > > } > > > > static int meson_pcie_reset(struct meson_pcie *mp) > > @@ -225,16 +206,13 @@ static int meson_pcie_reset(struct meson_pcie *mp) > > struct meson_pcie_rc_reset *mrst = &mp->mrst; > > int ret = 0; > > > > - if (mp->param->has_shared_phy) { > > - ret = phy_reset(mp->phy); > > - if (ret) > > - return ret; > > - } else { > > - reset_control_assert(mrst->phy); > > - udelay(PCIE_RESET_DELAY); > > - reset_control_deassert(mrst->phy); > > - udelay(PCIE_RESET_DELAY); > > - } > > + ret = phy_reset(mp->phy); > > + if (ret) > > + return ret; > > + > > + ret = phy_reset(mp->shared_phy); > > + if (ret) > > + return ret; > > > > reset_control_assert(mrst->port); > > reset_control_assert(mrst->apb); > > @@ -286,12 +264,6 @@ static int meson_pcie_probe_clocks(struct meson_pcie *mp) > > if (IS_ERR(res->port_clk)) > > return PTR_ERR(res->port_clk); > > > > - if (!mp->param->has_shared_phy) { > > - res->mipi_gate = meson_pcie_probe_clock(dev, "mipi", 0); > > - if (IS_ERR(res->mipi_gate)) > > - return PTR_ERR(res->mipi_gate); > > - } > > - > > res->general_clk = meson_pcie_probe_clock(dev, "general", 0); > > if (IS_ERR(res->general_clk)) > > return PTR_ERR(res->general_clk); > > @@ -562,7 +534,6 @@ static const struct dw_pcie_ops dw_pcie_ops = { > > > > static int meson_pcie_probe(struct platform_device *pdev) > > { > > - const struct meson_pcie_param *match_data; > > struct device *dev = &pdev->dev; > > struct dw_pcie *pci; > > struct meson_pcie *mp; > > @@ -576,18 +547,13 @@ static int meson_pcie_probe(struct platform_device *pdev) > > pci->dev = dev; > > pci->ops = &dw_pcie_ops; > > > > - match_data = of_device_get_match_data(dev); > > - if (!match_data) { > > - dev_err(dev, "failed to get match data\n"); > > - return -ENODEV; > > - } > > - mp->param = match_data; > > + mp->phy = devm_phy_get(dev, "pcie"); > > + if (IS_ERR(mp->phy)) > > + return PTR_ERR(mp->phy); > > > > - if (mp->param->has_shared_phy) { > > - mp->phy = devm_phy_get(dev, "pcie"); > > - if (IS_ERR(mp->phy)) > > - return PTR_ERR(mp->phy); > > - } > > + mp->shared_phy = devm_phy_optional_get(dev, "shared"); > > + if (IS_ERR(mp->phy)) > > + return PTR_ERR(mp->phy); > > This also requires dt-binding updation.Is PCIe connected to two > different PHYs here? Not exactly, it is that the PCIE PHY is using some non documented bits from the range of the MIPI one. But now that I have read about syscon it seems that those registers are defined to be handled by syscon subsystem in the device tree. Thus I think It would make much more sense to remove the shared MIPI/PCIE PHY driver in patch 1/3 and set the appropriate bits in the PCIE PHY driver itself from patch 2/3 through syscon subsystem. Sorry for the noise, will send v3 with only 1 PHY driver and appropriate binding documentation. Thanks, -- Remi _______________________________________________ linux-amlogic mailing list linux-amlogic@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-amlogic