From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-9.8 required=3.0 tests=DKIM_SIGNED,DKIM_VALID, DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_PATCH,MAILING_LIST_MULTI, MIME_BASE64_TEXT,SIGNED_OFF_BY,SPF_HELO_NONE,SPF_PASS,UNPARSEABLE_RELAY, USER_AGENT_GIT autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id BE30FC33CB2 for ; Wed, 15 Jan 2020 14:01:47 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [209.132.180.67]) by mail.kernel.org (Postfix) with ESMTP id 89B18222C3 for ; Wed, 15 Jan 2020 14:01:47 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (1024-bit key) header.d=mediatek.com header.i=@mediatek.com header.b="bx0+WAFt" Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1729794AbgAOOBq (ORCPT ); Wed, 15 Jan 2020 09:01:46 -0500 Received: from mailgw02.mediatek.com ([1.203.163.81]:32102 "EHLO mailgw02.mediatek.com" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S1729751AbgAOOBn (ORCPT ); Wed, 15 Jan 2020 09:01:43 -0500 X-UUID: fcbe6c9ffa7b46d888e2fd5a911db483-20200115 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=Content-Transfer-Encoding:Content-Type:MIME-Version:References:In-Reply-To:Message-ID:Date:Subject:CC:To:From; bh=4g608X1G+j+xv5qeMRfbQHl0wdhs5Wf++CEUgpvOxNY=; b=bx0+WAFtiAxz7hEWF5dsQjem9CDTg6vfejN48mLXtL4ACCmJxOtblZhvy6SP5ZGKXG5YWW2lL95U7QmhLzdpOffkoxUaguj9W2AFnba9S1r2kRnNBTEWpoEPygPRKG3eynhiaa+y4GjTSYI7P98389LQjPQo1DEwu76gZkKkiTg=; X-UUID: fcbe6c9ffa7b46d888e2fd5a911db483-20200115 Received: from mtkcas36.mediatek.inc [(172.27.4.253)] by mailgw02.mediatek.com (envelope-from ) (mailgw01.mediatek.com ESMTP with TLS) with ESMTP id 1318032820; Wed, 15 Jan 2020 22:01:03 +0800 Received: from MTKCAS32.mediatek.inc (172.27.4.184) by MTKMBS33DR.mediatek.inc (172.27.6.106) with Microsoft SMTP Server (TLS) id 15.0.1395.4; Wed, 15 Jan 2020 21:57:48 +0800 Received: from mszsdclx1018.gcn.mediatek.inc (10.16.6.18) by MTKCAS32.mediatek.inc (172.27.4.170) with Microsoft SMTP Server id 15.0.1395.4 via Frontend Transport; Wed, 15 Jan 2020 22:01:12 +0800 From: Jitao Shi To: Thierry Reding , Sam Ravnborg , David Airlie , Daniel Vetter , Matthias Brugger , , CC: , , , , , , , , Jitao Shi Subject: [PATCH v8 4/8] drm/panel: support for auo,kd101n80-45na wuxga dsi video mode panel Date: Wed, 15 Jan 2020 21:59:54 +0800 Message-ID: <20200115135958.126303-5-jitao.shi@mediatek.com> X-Mailer: git-send-email 2.21.0 In-Reply-To: <20200115135958.126303-1-jitao.shi@mediatek.com> References: <20200115135958.126303-1-jitao.shi@mediatek.com> MIME-Version: 1.0 Content-Type: text/plain X-TM-SNTS-SMTP: 0CE60C29589A534C1C2C5975AC573A3481789FB9247A42479E8F8FFA2086C5172000:8 X-MTK: N Content-Transfer-Encoding: base64 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org QXVvLGtkMTAxbjgwLTQ1bmEncyBjb25uZWN0b3IgaXMgc2FtZSBhcyBib2UsdHYxMDF3dW0tbmw2 Lg0KVGhlIG1vc3QgY29kZXMgY2FuIGJlIHJldXNlLg0KU28gYXVvLGtkMTAxbjgwLTQ1bmEgYW5k IGJvZSx0djEwMXd1bS1ubDYgdXNlIG9uZSBkcml2ZXIgZmlsZS4NCkFkZCB0aGUgZGlmZmVyZW50 IHBhcnRzIGluIGRyaXZlciBkYXRhLg0KDQpTaWduZWQtb2ZmLWJ5OiBKaXRhbyBTaGkgPGppdGFv LnNoaUBtZWRpYXRlay5jb20+DQotLS0NCiBkcml2ZXJzL2dwdS9kcm0vcGFuZWwvS2NvbmZpZyAg ICAgICAgICAgICAgICAgfCAgNiArLQ0KIC4uLi9ncHUvZHJtL3BhbmVsL3BhbmVsLWJvZS10djEw MXd1bS1ubDYuYyAgICB8IDY0ICsrKysrKysrKysrKysrKysrLS0NCiAyIGZpbGVzIGNoYW5nZWQs IDYxIGluc2VydGlvbnMoKyksIDkgZGVsZXRpb25zKC0pDQoNCmRpZmYgLS1naXQgYS9kcml2ZXJz L2dwdS9kcm0vcGFuZWwvS2NvbmZpZyBiL2RyaXZlcnMvZ3B1L2RybS9wYW5lbC9LY29uZmlnDQpp bmRleCBjYTcyN2MyMzNhOWEuLmI1NDEzZWRkNjI1YiAxMDA2NDQNCi0tLSBhL2RyaXZlcnMvZ3B1 L2RybS9wYW5lbC9LY29uZmlnDQorKysgYi9kcml2ZXJzL2dwdS9kcm0vcGFuZWwvS2NvbmZpZw0K QEAgLTMwLDEzICszMCwxMyBAQCBjb25maWcgRFJNX1BBTkVMX0JPRV9ISU1BWDgyNzlEDQogCSAg dGhlIGhvc3QgYW5kIGhhcyBhIGJ1aWx0LWluIExFRCBiYWNrbGlnaHQuDQogDQogY29uZmlnIERS TV9QQU5FTF9CT0VfVFYxMDFXVU1fTkw2DQotCXRyaXN0YXRlICJCT0UgVFYxMDFXVU0gMTIwMHgx OTIwIHBhbmVsIg0KKwl0cmlzdGF0ZSAiQk9FIFRWMTAxV1VNIGFuZCBBVU8gS0QxMDFOODAgNDVO QSAxMjAweDE5MjAgcGFuZWwiDQogCWRlcGVuZHMgb24gT0YNCiAJZGVwZW5kcyBvbiBEUk1fTUlQ SV9EU0kNCiAJZGVwZW5kcyBvbiBCQUNLTElHSFRfQ0xBU1NfREVWSUNFDQogCWhlbHANCi0JICBT YXkgWSBoZXJlIGlmIHlvdSB3YW50IHRvIHN1cHBvcnQgZm9yIEJPRSBUVjEwMVdVTSBXVVhHQSBQ QU5FTA0KLQkgIERTSSBWaWRlbyBNb2RlIHBhbmVsDQorCSAgU2F5IFkgaGVyZSBpZiB5b3Ugd2Fu dCB0byBzdXBwb3J0IGZvciBCT0UgVFYxMDFXVU0gYW5kIEFVTyBLRDEwMU44MA0KKwkgIDQ1TkEg V1VYR0EgUEFORUwgRFNJIFZpZGVvIE1vZGUgcGFuZWwNCiANCiBjb25maWcgRFJNX1BBTkVMX0xW RFMNCiAJdHJpc3RhdGUgIkdlbmVyaWMgTFZEUyBwYW5lbCBkcml2ZXIiDQpkaWZmIC0tZ2l0IGEv ZHJpdmVycy9ncHUvZHJtL3BhbmVsL3BhbmVsLWJvZS10djEwMXd1bS1ubDYuYyBiL2RyaXZlcnMv Z3B1L2RybS9wYW5lbC9wYW5lbC1ib2UtdHYxMDF3dW0tbmw2LmMNCmluZGV4IDc5MzM0N2Y1MWY0 Yi4uN2Y1ZDA2NGJlYTY5IDEwMDY0NA0KLS0tIGEvZHJpdmVycy9ncHUvZHJtL3BhbmVsL3BhbmVs LWJvZS10djEwMXd1bS1ubDYuYw0KKysrIGIvZHJpdmVycy9ncHUvZHJtL3BhbmVsL3BhbmVsLWJv ZS10djEwMXd1bS1ubDYuYw0KQEAgLTM0LDYgKzM0LDcgQEAgc3RydWN0IHBhbmVsX2Rlc2Mgew0K IAllbnVtIG1pcGlfZHNpX3BpeGVsX2Zvcm1hdCBmb3JtYXQ7DQogCWNvbnN0IHN0cnVjdCBwYW5l bF9pbml0X2NtZCAqaW5pdF9jbWRzOw0KIAl1bnNpZ25lZCBpbnQgbGFuZXM7DQorCWJvb2wgZGlz Y2hhcmdlX29uX2Rpc2FibGU7DQogfTsNCiANCiBzdHJ1Y3QgYm9lX3BhbmVsIHsNCkBAIC0zNjcs NiArMzY4LDE1IEBAIHN0YXRpYyBjb25zdCBzdHJ1Y3QgcGFuZWxfaW5pdF9jbWQgYm9lX2luaXRf Y21kW10gPSB7DQogCXt9LA0KIH07DQogDQorc3RhdGljIGNvbnN0IHN0cnVjdCBwYW5lbF9pbml0 X2NtZCBhdW9fa2QxMDFuODBfNDVuYV9pbml0X2NtZFtdID0gew0KKwlfSU5JVF9ERUxBWV9DTUQo MjQpLA0KKwlfSU5JVF9EQ1NfQ01EKDB4MTEpLA0KKwlfSU5JVF9ERUxBWV9DTUQoMTIwKSwNCisJ X0lOSVRfRENTX0NNRCgweDI5KSwNCisJX0lOSVRfREVMQVlfQ01EKDEyMCksDQorCXt9LA0KK307 DQorDQogc3RhdGljIGlubGluZSBzdHJ1Y3QgYm9lX3BhbmVsICp0b19ib2VfcGFuZWwoc3RydWN0 IGRybV9wYW5lbCAqcGFuZWwpDQogew0KIAlyZXR1cm4gY29udGFpbmVyX29mKHBhbmVsLCBzdHJ1 Y3QgYm9lX3BhbmVsLCBiYXNlKTsNCkBAIC00NDQsMTIgKzQ1NCwyMiBAQCBzdGF0aWMgaW50IGJv ZV9wYW5lbF91bnByZXBhcmUoc3RydWN0IGRybV9wYW5lbCAqcGFuZWwpDQogCX0NCiANCiAJbXNs ZWVwKDE1MCk7DQotCWdwaW9kX3NldF92YWx1ZShib2UtPmVuYWJsZV9ncGlvLCAwKTsNCi0JdXNs ZWVwX3JhbmdlKDUwMCwgMTAwMCk7DQotCXJlZ3VsYXRvcl9kaXNhYmxlKGJvZS0+YXZlZSk7DQot CXJlZ3VsYXRvcl9kaXNhYmxlKGJvZS0+YXZkZCk7DQotCXVzbGVlcF9yYW5nZSg1MDAwLCA3MDAw KTsNCi0JcmVndWxhdG9yX2Rpc2FibGUoYm9lLT5wcDE4MDApOw0KKw0KKwlpZiAoYm9lLT5kZXNj LT5kaXNjaGFyZ2Vfb25fZGlzYWJsZSkgew0KKwkJcmVndWxhdG9yX2Rpc2FibGUoYm9lLT5hdmVl KTsNCisJCXJlZ3VsYXRvcl9kaXNhYmxlKGJvZS0+YXZkZCk7DQorCQl1c2xlZXBfcmFuZ2UoNTAw MCwgNzAwMCk7DQorCQlncGlvZF9zZXRfdmFsdWUoYm9lLT5lbmFibGVfZ3BpbywgMCk7DQorCQl1 c2xlZXBfcmFuZ2UoNTAwMCwgNzAwMCk7DQorCQlyZWd1bGF0b3JfZGlzYWJsZShib2UtPnBwMTgw MCk7DQorCX0gZWxzZSB7DQorCQlncGlvZF9zZXRfdmFsdWUoYm9lLT5lbmFibGVfZ3BpbywgMCk7 DQorCQl1c2xlZXBfcmFuZ2UoNTAwLCAxMDAwKTsNCisJCXJlZ3VsYXRvcl9kaXNhYmxlKGJvZS0+ YXZlZSk7DQorCQlyZWd1bGF0b3JfZGlzYWJsZShib2UtPmF2ZGQpOw0KKwkJdXNsZWVwX3Jhbmdl KDUwMDAsIDcwMDApOw0KKwkJcmVndWxhdG9yX2Rpc2FibGUoYm9lLT5wcDE4MDApOw0KKwl9DQog DQogCWJvZS0+cHJlcGFyZWQgPSBmYWxzZTsNCiANCkBAIC01NDIsNiArNTYyLDM1IEBAIHN0YXRp YyBjb25zdCBzdHJ1Y3QgcGFuZWxfZGVzYyBib2VfdHYxMDF3dW1fbmw2X2Rlc2MgPSB7DQogCS5t b2RlX2ZsYWdzID0gTUlQSV9EU0lfTU9ERV9WSURFTyB8IE1JUElfRFNJX01PREVfVklERU9fU1lO Q19QVUxTRSB8DQogCQkgICAgICBNSVBJX0RTSV9NT0RFX0xQTSwNCiAJLmluaXRfY21kcyA9IGJv ZV9pbml0X2NtZCwNCisJLmRpc2NoYXJnZV9vbl9kaXNhYmxlID0gZmFsc2UsDQorfTsNCisNCitz dGF0aWMgY29uc3Qgc3RydWN0IGRybV9kaXNwbGF5X21vZGUgYXVvX2tkMTAxbjgwXzQ1bmFfZGVm YXVsdF9tb2RlID0gew0KKwkuY2xvY2sgPSAxNTcwMDAsDQorCS5oZGlzcGxheSA9IDEyMDAsDQor CS5oc3luY19zdGFydCA9IDEyMDAgKyA4MCwNCisJLmhzeW5jX2VuZCA9IDEyMDAgKyA4MCArIDI0 LA0KKwkuaHRvdGFsID0gMTIwMCArIDgwICsgMjQgKyAzNiwNCisJLnZkaXNwbGF5ID0gMTkyMCwN CisJLnZzeW5jX3N0YXJ0ID0gMTkyMCArIDE2LA0KKwkudnN5bmNfZW5kID0gMTkyMCArIDE2ICsg NCwNCisJLnZ0b3RhbCA9IDE5MjAgKyAxNiArIDQgKyAxNiwNCisJLnZyZWZyZXNoID0gNjAsDQor fTsNCisNCitzdGF0aWMgY29uc3Qgc3RydWN0IHBhbmVsX2Rlc2MgYXVvX2tkMTAxbjgwXzQ1bmFf ZGVzYyA9IHsNCisJLm1vZGVzID0gJmF1b19rZDEwMW44MF80NW5hX2RlZmF1bHRfbW9kZSwNCisJ LmJwYyA9IDgsDQorCS5zaXplID0gew0KKwkJLndpZHRoX21tID0gMTM1LA0KKwkJLmhlaWdodF9t bSA9IDIxNiwNCisJfSwNCisJLmxhbmVzID0gNCwNCisJLmZvcm1hdCA9IE1JUElfRFNJX0ZNVF9S R0I4ODgsDQorCS5tb2RlX2ZsYWdzID0gTUlQSV9EU0lfTU9ERV9WSURFTyB8IE1JUElfRFNJX01P REVfVklERU9fU1lOQ19QVUxTRSB8DQorCQkgICAgICBNSVBJX0RTSV9NT0RFX0xQTSwNCisJLmlu aXRfY21kcyA9IGF1b19rZDEwMW44MF80NW5hX2luaXRfY21kLA0KKwkuZGlzY2hhcmdlX29uX2Rp c2FibGUgPSB0cnVlLA0KIH07DQogDQogc3RhdGljIGludCBib2VfcGFuZWxfZ2V0X21vZGVzKHN0 cnVjdCBkcm1fcGFuZWwgKnBhbmVsLA0KQEAgLTY3Myw2ICs3MjIsOSBAQCBzdGF0aWMgY29uc3Qg c3RydWN0IG9mX2RldmljZV9pZCBib2Vfb2ZfbWF0Y2hbXSA9IHsNCiAJeyAuY29tcGF0aWJsZSA9 ICJib2UsdHYxMDF3dW0tbmw2IiwNCiAJICAuZGF0YSA9ICZib2VfdHYxMDF3dW1fbmw2X2Rlc2MN CiAJfSwNCisJeyAuY29tcGF0aWJsZSA9ICJhdW8sa2QxMDFuODAtNDVuYSIsDQorCSAgLmRhdGEg PSAmYXVvX2tkMTAxbjgwXzQ1bmFfZGVzYw0KKwl9LA0KIAl7IC8qIHNlbnRpbmVsICovIH0NCiB9 Ow0KIE1PRFVMRV9ERVZJQ0VfVEFCTEUob2YsIGJvZV9vZl9tYXRjaCk7DQotLSANCjIuMjEuMA0K From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-9.8 required=3.0 tests=DKIMWL_WL_HIGH,DKIM_SIGNED, DKIM_VALID,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_PATCH,MAILING_LIST_MULTI, SIGNED_OFF_BY,SPF_HELO_NONE,SPF_PASS,UNPARSEABLE_RELAY,USER_AGENT_GIT autolearn=unavailable autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 50DF3C33CB1 for ; Wed, 15 Jan 2020 14:11:22 +0000 (UTC) Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 2389F24656 for ; Wed, 15 Jan 2020 14:11:22 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (2048-bit key) header.d=lists.infradead.org header.i=@lists.infradead.org header.b="m/x7Pd4k"; dkim=fail reason="signature verification failed" (1024-bit key) header.d=mediatek.com header.i=@mediatek.com header.b="bx0+WAFt" DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org 2389F24656 Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=mediatek.com Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-mediatek-bounces+linux-mediatek=archiver.kernel.org@lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20170209; h=Sender: Content-Transfer-Encoding:Content-Type:Cc:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To: Message-ID:Date:Subject:To:From:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=VmDXNVjp08djykZGiArW9xqySsHBtpEwJeC87uHcKUI=; b=m/x7Pd4kYy4dbr K3gQRE3j7GvealQmPq6rbmj6xT62DB4BMebfX4yA65PMhLz28mchGIdOcx3x5fZlsYVesK0IqZOmG YQQTCqm6QG63QfZtWypJU31UQ+0RV9+BH4cJmRuu8x9Q192vU+Sctsz0w+CcFHua7iOkd42T3s/Ow GEalKqG2/pW9sikww0DSFBy6ne1SRNgsZr4mbIOBCLz7YZKHVBffyPIFS/4B6pztaXFpNYkhdsEvi JuAaCsTHH1YPZ44lxFJ7USunryzrL48+mKwST1Q7UmDbFOdAnpfzskaQfyGmpb0QXOoxnUOuxHDFr a5aTcCzv9mHbJDsuqeZg==; Received: from localhost ([127.0.0.1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.92.3 #3 (Red Hat Linux)) id 1irjO5-0000Xd-Qv; Wed, 15 Jan 2020 14:11:13 +0000 Received: from mailgw02.mediatek.com ([216.200.240.185]) by bombadil.infradead.org with esmtps (Exim 4.92.3 #3 (Red Hat Linux)) id 1irjO0-0000V2-V4 for linux-mediatek@lists.infradead.org; Wed, 15 Jan 2020 14:11:12 +0000 X-UUID: aa548ef2f6e841a3ac5cca0cd1a4defa-20200115 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=Content-Transfer-Encoding:Content-Type:MIME-Version:References:In-Reply-To:Message-ID:Date:Subject:CC:To:From; bh=4g608X1G+j+xv5qeMRfbQHl0wdhs5Wf++CEUgpvOxNY=; b=bx0+WAFtiAxz7hEWF5dsQjem9CDTg6vfejN48mLXtL4ACCmJxOtblZhvy6SP5ZGKXG5YWW2lL95U7QmhLzdpOffkoxUaguj9W2AFnba9S1r2kRnNBTEWpoEPygPRKG3eynhiaa+y4GjTSYI7P98389LQjPQo1DEwu76gZkKkiTg=; X-UUID: aa548ef2f6e841a3ac5cca0cd1a4defa-20200115 Received: from mtkcas66.mediatek.inc [(172.29.193.44)] by mailgw02.mediatek.com (envelope-from ) (musrelay.mediatek.com ESMTP with TLS) with ESMTP id 1258017975; Wed, 15 Jan 2020 06:11:07 -0800 Received: from MTKMBS33DR.mediatek.inc (172.27.6.106) by MTKMBS62N1.mediatek.inc (172.29.193.41) with Microsoft SMTP Server (TLS) id 15.0.1395.4; Wed, 15 Jan 2020 06:01:56 -0800 Received: from MTKCAS32.mediatek.inc (172.27.4.184) by MTKMBS33DR.mediatek.inc (172.27.6.106) with Microsoft SMTP Server (TLS) id 15.0.1395.4; Wed, 15 Jan 2020 21:57:48 +0800 Received: from mszsdclx1018.gcn.mediatek.inc (10.16.6.18) by MTKCAS32.mediatek.inc (172.27.4.170) with Microsoft SMTP Server id 15.0.1395.4 via Frontend Transport; Wed, 15 Jan 2020 22:01:12 +0800 From: Jitao Shi To: Thierry Reding , Sam Ravnborg , David Airlie , Daniel Vetter , Matthias Brugger , , Subject: [PATCH v8 4/8] drm/panel: support for auo, kd101n80-45na wuxga dsi video mode panel Date: Wed, 15 Jan 2020 21:59:54 +0800 Message-ID: <20200115135958.126303-5-jitao.shi@mediatek.com> X-Mailer: git-send-email 2.21.0 In-Reply-To: <20200115135958.126303-1-jitao.shi@mediatek.com> References: <20200115135958.126303-1-jitao.shi@mediatek.com> MIME-Version: 1.0 X-TM-SNTS-SMTP: 0CE60C29589A534C1C2C5975AC573A3481789FB9247A42479E8F8FFA2086C5172000:8 X-MTK: N X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20200115_061109_003631_3ACD0085 X-CRM114-Status: GOOD ( 12.65 ) X-BeenThere: linux-mediatek@lists.infradead.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: Jitao Shi , srv_heupstream@mediatek.com, stonea168@163.com, cawa.cheng@mediatek.com, linux-mediatek@lists.infradead.org, bibby.hsieh@mediatek.com, ck.hu@mediatek.com, yingjoe.chen@mediatek.com, eddie.huang@mediatek.com Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: "Linux-mediatek" Errors-To: linux-mediatek-bounces+linux-mediatek=archiver.kernel.org@lists.infradead.org Auo,kd101n80-45na's connector is same as boe,tv101wum-nl6. The most codes can be reuse. So auo,kd101n80-45na and boe,tv101wum-nl6 use one driver file. Add the different parts in driver data. Signed-off-by: Jitao Shi --- drivers/gpu/drm/panel/Kconfig | 6 +- .../gpu/drm/panel/panel-boe-tv101wum-nl6.c | 64 +++++++++++++++++-- 2 files changed, 61 insertions(+), 9 deletions(-) diff --git a/drivers/gpu/drm/panel/Kconfig b/drivers/gpu/drm/panel/Kconfig index ca727c233a9a..b5413edd625b 100644 --- a/drivers/gpu/drm/panel/Kconfig +++ b/drivers/gpu/drm/panel/Kconfig @@ -30,13 +30,13 @@ config DRM_PANEL_BOE_HIMAX8279D the host and has a built-in LED backlight. config DRM_PANEL_BOE_TV101WUM_NL6 - tristate "BOE TV101WUM 1200x1920 panel" + tristate "BOE TV101WUM and AUO KD101N80 45NA 1200x1920 panel" depends on OF depends on DRM_MIPI_DSI depends on BACKLIGHT_CLASS_DEVICE help - Say Y here if you want to support for BOE TV101WUM WUXGA PANEL - DSI Video Mode panel + Say Y here if you want to support for BOE TV101WUM and AUO KD101N80 + 45NA WUXGA PANEL DSI Video Mode panel config DRM_PANEL_LVDS tristate "Generic LVDS panel driver" diff --git a/drivers/gpu/drm/panel/panel-boe-tv101wum-nl6.c b/drivers/gpu/drm/panel/panel-boe-tv101wum-nl6.c index 793347f51f4b..7f5d064bea69 100644 --- a/drivers/gpu/drm/panel/panel-boe-tv101wum-nl6.c +++ b/drivers/gpu/drm/panel/panel-boe-tv101wum-nl6.c @@ -34,6 +34,7 @@ struct panel_desc { enum mipi_dsi_pixel_format format; const struct panel_init_cmd *init_cmds; unsigned int lanes; + bool discharge_on_disable; }; struct boe_panel { @@ -367,6 +368,15 @@ static const struct panel_init_cmd boe_init_cmd[] = { {}, }; +static const struct panel_init_cmd auo_kd101n80_45na_init_cmd[] = { + _INIT_DELAY_CMD(24), + _INIT_DCS_CMD(0x11), + _INIT_DELAY_CMD(120), + _INIT_DCS_CMD(0x29), + _INIT_DELAY_CMD(120), + {}, +}; + static inline struct boe_panel *to_boe_panel(struct drm_panel *panel) { return container_of(panel, struct boe_panel, base); @@ -444,12 +454,22 @@ static int boe_panel_unprepare(struct drm_panel *panel) } msleep(150); - gpiod_set_value(boe->enable_gpio, 0); - usleep_range(500, 1000); - regulator_disable(boe->avee); - regulator_disable(boe->avdd); - usleep_range(5000, 7000); - regulator_disable(boe->pp1800); + + if (boe->desc->discharge_on_disable) { + regulator_disable(boe->avee); + regulator_disable(boe->avdd); + usleep_range(5000, 7000); + gpiod_set_value(boe->enable_gpio, 0); + usleep_range(5000, 7000); + regulator_disable(boe->pp1800); + } else { + gpiod_set_value(boe->enable_gpio, 0); + usleep_range(500, 1000); + regulator_disable(boe->avee); + regulator_disable(boe->avdd); + usleep_range(5000, 7000); + regulator_disable(boe->pp1800); + } boe->prepared = false; @@ -542,6 +562,35 @@ static const struct panel_desc boe_tv101wum_nl6_desc = { .mode_flags = MIPI_DSI_MODE_VIDEO | MIPI_DSI_MODE_VIDEO_SYNC_PULSE | MIPI_DSI_MODE_LPM, .init_cmds = boe_init_cmd, + .discharge_on_disable = false, +}; + +static const struct drm_display_mode auo_kd101n80_45na_default_mode = { + .clock = 157000, + .hdisplay = 1200, + .hsync_start = 1200 + 80, + .hsync_end = 1200 + 80 + 24, + .htotal = 1200 + 80 + 24 + 36, + .vdisplay = 1920, + .vsync_start = 1920 + 16, + .vsync_end = 1920 + 16 + 4, + .vtotal = 1920 + 16 + 4 + 16, + .vrefresh = 60, +}; + +static const struct panel_desc auo_kd101n80_45na_desc = { + .modes = &auo_kd101n80_45na_default_mode, + .bpc = 8, + .size = { + .width_mm = 135, + .height_mm = 216, + }, + .lanes = 4, + .format = MIPI_DSI_FMT_RGB888, + .mode_flags = MIPI_DSI_MODE_VIDEO | MIPI_DSI_MODE_VIDEO_SYNC_PULSE | + MIPI_DSI_MODE_LPM, + .init_cmds = auo_kd101n80_45na_init_cmd, + .discharge_on_disable = true, }; static int boe_panel_get_modes(struct drm_panel *panel, @@ -673,6 +722,9 @@ static const struct of_device_id boe_of_match[] = { { .compatible = "boe,tv101wum-nl6", .data = &boe_tv101wum_nl6_desc }, + { .compatible = "auo,kd101n80-45na", + .data = &auo_kd101n80_45na_desc + }, { /* sentinel */ } }; MODULE_DEVICE_TABLE(of, boe_of_match); -- 2.21.0 _______________________________________________ Linux-mediatek mailing list Linux-mediatek@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-mediatek From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-9.6 required=3.0 tests=DKIM_INVALID,DKIM_SIGNED, HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_PATCH,MAILING_LIST_MULTI,SIGNED_OFF_BY, SPF_HELO_NONE,SPF_PASS,UNPARSEABLE_RELAY,USER_AGENT_GIT autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 607A7C33CB3 for ; Wed, 15 Jan 2020 14:01:13 +0000 (UTC) Received: from gabe.freedesktop.org (gabe.freedesktop.org [131.252.210.177]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 339142467C for ; Wed, 15 Jan 2020 14:01:13 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=fail reason="signature verification failed" (1024-bit key) header.d=mediatek.com header.i=@mediatek.com header.b="bx0+WAFt" DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org 339142467C Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=mediatek.com Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=dri-devel-bounces@lists.freedesktop.org Received: from gabe.freedesktop.org (localhost [127.0.0.1]) by gabe.freedesktop.org (Postfix) with ESMTP id 162E26EA13; Wed, 15 Jan 2020 14:01:11 +0000 (UTC) Received: from mailgw02.mediatek.com (unknown [1.203.163.81]) by gabe.freedesktop.org (Postfix) with ESMTP id D1F856EA13 for ; Wed, 15 Jan 2020 14:01:09 +0000 (UTC) X-UUID: fcbe6c9ffa7b46d888e2fd5a911db483-20200115 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=Content-Transfer-Encoding:Content-Type:MIME-Version:References:In-Reply-To:Message-ID:Date:Subject:CC:To:From; bh=4g608X1G+j+xv5qeMRfbQHl0wdhs5Wf++CEUgpvOxNY=; b=bx0+WAFtiAxz7hEWF5dsQjem9CDTg6vfejN48mLXtL4ACCmJxOtblZhvy6SP5ZGKXG5YWW2lL95U7QmhLzdpOffkoxUaguj9W2AFnba9S1r2kRnNBTEWpoEPygPRKG3eynhiaa+y4GjTSYI7P98389LQjPQo1DEwu76gZkKkiTg=; X-UUID: fcbe6c9ffa7b46d888e2fd5a911db483-20200115 Received: from mtkcas36.mediatek.inc [(172.27.4.253)] by mailgw02.mediatek.com (envelope-from ) (mailgw01.mediatek.com ESMTP with TLS) with ESMTP id 1318032820; Wed, 15 Jan 2020 22:01:03 +0800 Received: from MTKCAS32.mediatek.inc (172.27.4.184) by MTKMBS33DR.mediatek.inc (172.27.6.106) with Microsoft SMTP Server (TLS) id 15.0.1395.4; Wed, 15 Jan 2020 21:57:48 +0800 Received: from mszsdclx1018.gcn.mediatek.inc (10.16.6.18) by MTKCAS32.mediatek.inc (172.27.4.170) with Microsoft SMTP Server id 15.0.1395.4 via Frontend Transport; Wed, 15 Jan 2020 22:01:12 +0800 From: Jitao Shi To: Thierry Reding , Sam Ravnborg , David Airlie , Daniel Vetter , Matthias Brugger , , Subject: [PATCH v8 4/8] drm/panel: support for auo, kd101n80-45na wuxga dsi video mode panel Date: Wed, 15 Jan 2020 21:59:54 +0800 Message-ID: <20200115135958.126303-5-jitao.shi@mediatek.com> X-Mailer: git-send-email 2.21.0 In-Reply-To: <20200115135958.126303-1-jitao.shi@mediatek.com> References: <20200115135958.126303-1-jitao.shi@mediatek.com> MIME-Version: 1.0 X-TM-SNTS-SMTP: 0CE60C29589A534C1C2C5975AC573A3481789FB9247A42479E8F8FFA2086C5172000:8 X-MTK: N X-BeenThere: dri-devel@lists.freedesktop.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: Direct Rendering Infrastructure - Development List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: Jitao Shi , srv_heupstream@mediatek.com, stonea168@163.com, cawa.cheng@mediatek.com, linux-mediatek@lists.infradead.org, yingjoe.chen@mediatek.com, eddie.huang@mediatek.com Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Errors-To: dri-devel-bounces@lists.freedesktop.org Sender: "dri-devel" Auo,kd101n80-45na's connector is same as boe,tv101wum-nl6. The most codes can be reuse. So auo,kd101n80-45na and boe,tv101wum-nl6 use one driver file. Add the different parts in driver data. Signed-off-by: Jitao Shi --- drivers/gpu/drm/panel/Kconfig | 6 +- .../gpu/drm/panel/panel-boe-tv101wum-nl6.c | 64 +++++++++++++++++-- 2 files changed, 61 insertions(+), 9 deletions(-) diff --git a/drivers/gpu/drm/panel/Kconfig b/drivers/gpu/drm/panel/Kconfig index ca727c233a9a..b5413edd625b 100644 --- a/drivers/gpu/drm/panel/Kconfig +++ b/drivers/gpu/drm/panel/Kconfig @@ -30,13 +30,13 @@ config DRM_PANEL_BOE_HIMAX8279D the host and has a built-in LED backlight. config DRM_PANEL_BOE_TV101WUM_NL6 - tristate "BOE TV101WUM 1200x1920 panel" + tristate "BOE TV101WUM and AUO KD101N80 45NA 1200x1920 panel" depends on OF depends on DRM_MIPI_DSI depends on BACKLIGHT_CLASS_DEVICE help - Say Y here if you want to support for BOE TV101WUM WUXGA PANEL - DSI Video Mode panel + Say Y here if you want to support for BOE TV101WUM and AUO KD101N80 + 45NA WUXGA PANEL DSI Video Mode panel config DRM_PANEL_LVDS tristate "Generic LVDS panel driver" diff --git a/drivers/gpu/drm/panel/panel-boe-tv101wum-nl6.c b/drivers/gpu/drm/panel/panel-boe-tv101wum-nl6.c index 793347f51f4b..7f5d064bea69 100644 --- a/drivers/gpu/drm/panel/panel-boe-tv101wum-nl6.c +++ b/drivers/gpu/drm/panel/panel-boe-tv101wum-nl6.c @@ -34,6 +34,7 @@ struct panel_desc { enum mipi_dsi_pixel_format format; const struct panel_init_cmd *init_cmds; unsigned int lanes; + bool discharge_on_disable; }; struct boe_panel { @@ -367,6 +368,15 @@ static const struct panel_init_cmd boe_init_cmd[] = { {}, }; +static const struct panel_init_cmd auo_kd101n80_45na_init_cmd[] = { + _INIT_DELAY_CMD(24), + _INIT_DCS_CMD(0x11), + _INIT_DELAY_CMD(120), + _INIT_DCS_CMD(0x29), + _INIT_DELAY_CMD(120), + {}, +}; + static inline struct boe_panel *to_boe_panel(struct drm_panel *panel) { return container_of(panel, struct boe_panel, base); @@ -444,12 +454,22 @@ static int boe_panel_unprepare(struct drm_panel *panel) } msleep(150); - gpiod_set_value(boe->enable_gpio, 0); - usleep_range(500, 1000); - regulator_disable(boe->avee); - regulator_disable(boe->avdd); - usleep_range(5000, 7000); - regulator_disable(boe->pp1800); + + if (boe->desc->discharge_on_disable) { + regulator_disable(boe->avee); + regulator_disable(boe->avdd); + usleep_range(5000, 7000); + gpiod_set_value(boe->enable_gpio, 0); + usleep_range(5000, 7000); + regulator_disable(boe->pp1800); + } else { + gpiod_set_value(boe->enable_gpio, 0); + usleep_range(500, 1000); + regulator_disable(boe->avee); + regulator_disable(boe->avdd); + usleep_range(5000, 7000); + regulator_disable(boe->pp1800); + } boe->prepared = false; @@ -542,6 +562,35 @@ static const struct panel_desc boe_tv101wum_nl6_desc = { .mode_flags = MIPI_DSI_MODE_VIDEO | MIPI_DSI_MODE_VIDEO_SYNC_PULSE | MIPI_DSI_MODE_LPM, .init_cmds = boe_init_cmd, + .discharge_on_disable = false, +}; + +static const struct drm_display_mode auo_kd101n80_45na_default_mode = { + .clock = 157000, + .hdisplay = 1200, + .hsync_start = 1200 + 80, + .hsync_end = 1200 + 80 + 24, + .htotal = 1200 + 80 + 24 + 36, + .vdisplay = 1920, + .vsync_start = 1920 + 16, + .vsync_end = 1920 + 16 + 4, + .vtotal = 1920 + 16 + 4 + 16, + .vrefresh = 60, +}; + +static const struct panel_desc auo_kd101n80_45na_desc = { + .modes = &auo_kd101n80_45na_default_mode, + .bpc = 8, + .size = { + .width_mm = 135, + .height_mm = 216, + }, + .lanes = 4, + .format = MIPI_DSI_FMT_RGB888, + .mode_flags = MIPI_DSI_MODE_VIDEO | MIPI_DSI_MODE_VIDEO_SYNC_PULSE | + MIPI_DSI_MODE_LPM, + .init_cmds = auo_kd101n80_45na_init_cmd, + .discharge_on_disable = true, }; static int boe_panel_get_modes(struct drm_panel *panel, @@ -673,6 +722,9 @@ static const struct of_device_id boe_of_match[] = { { .compatible = "boe,tv101wum-nl6", .data = &boe_tv101wum_nl6_desc }, + { .compatible = "auo,kd101n80-45na", + .data = &auo_kd101n80_45na_desc + }, { /* sentinel */ } }; MODULE_DEVICE_TABLE(of, boe_of_match); -- 2.21.0 _______________________________________________ dri-devel mailing list dri-devel@lists.freedesktop.org https://lists.freedesktop.org/mailman/listinfo/dri-devel