* [PATCH] ARM: dts: sunxi: h3/h5: add r_pwm node
@ 2020-02-26 18:33 ` Mans Rullgard
0 siblings, 0 replies; 4+ messages in thread
From: Mans Rullgard @ 2020-02-26 18:33 UTC (permalink / raw)
To: Maxime Ripard, Chen-Yu Tsai
Cc: Rob Herring, Mark Rutland, devicetree, linux-arm-kernel, linux-kernel
There is a second PWM unit available in the PL I/O block.
Add a node and pinmux definition for it.
Signed-off-by: Mans Rullgard <mans@mansr.com>
---
arch/arm/boot/dts/sunxi-h3-h5.dtsi | 13 +++++++++++++
1 file changed, 13 insertions(+)
diff --git a/arch/arm/boot/dts/sunxi-h3-h5.dtsi b/arch/arm/boot/dts/sunxi-h3-h5.dtsi
index 107eeafad20a..1842c9f12c36 100644
--- a/arch/arm/boot/dts/sunxi-h3-h5.dtsi
+++ b/arch/arm/boot/dts/sunxi-h3-h5.dtsi
@@ -871,6 +871,19 @@
pins = "PL0", "PL1";
function = "s_i2c";
};
+
+ r_pwm_pins: r-pwm-pins {
+ pins = "PL10";
+ function = "s_pwm";
+ };
+ };
+
+ r_pwm: pwm@1f03800 {
+ compatible = "allwinner,sun8i-h3-pwm";
+ reg = <0x01f03800 0x8>;
+ clocks = <&osc24M>;
+ #pwm-cells = <3>;
+ status = "disabled";
};
};
};
--
2.25.0
^ permalink raw reply related [flat|nested] 4+ messages in thread
* [PATCH] ARM: dts: sunxi: h3/h5: add r_pwm node
@ 2020-02-26 18:33 ` Mans Rullgard
0 siblings, 0 replies; 4+ messages in thread
From: Mans Rullgard @ 2020-02-26 18:33 UTC (permalink / raw)
To: Maxime Ripard, Chen-Yu Tsai
Cc: Mark Rutland, devicetree, Rob Herring, linux-kernel, linux-arm-kernel
There is a second PWM unit available in the PL I/O block.
Add a node and pinmux definition for it.
Signed-off-by: Mans Rullgard <mans@mansr.com>
---
arch/arm/boot/dts/sunxi-h3-h5.dtsi | 13 +++++++++++++
1 file changed, 13 insertions(+)
diff --git a/arch/arm/boot/dts/sunxi-h3-h5.dtsi b/arch/arm/boot/dts/sunxi-h3-h5.dtsi
index 107eeafad20a..1842c9f12c36 100644
--- a/arch/arm/boot/dts/sunxi-h3-h5.dtsi
+++ b/arch/arm/boot/dts/sunxi-h3-h5.dtsi
@@ -871,6 +871,19 @@
pins = "PL0", "PL1";
function = "s_i2c";
};
+
+ r_pwm_pins: r-pwm-pins {
+ pins = "PL10";
+ function = "s_pwm";
+ };
+ };
+
+ r_pwm: pwm@1f03800 {
+ compatible = "allwinner,sun8i-h3-pwm";
+ reg = <0x01f03800 0x8>;
+ clocks = <&osc24M>;
+ #pwm-cells = <3>;
+ status = "disabled";
};
};
};
--
2.25.0
_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
^ permalink raw reply related [flat|nested] 4+ messages in thread
* Re: [PATCH] ARM: dts: sunxi: h3/h5: add r_pwm node
2020-02-26 18:33 ` Mans Rullgard
@ 2020-02-27 3:03 ` Chen-Yu Tsai
-1 siblings, 0 replies; 4+ messages in thread
From: Chen-Yu Tsai @ 2020-02-27 3:03 UTC (permalink / raw)
To: Mans Rullgard
Cc: Maxime Ripard, Mark Rutland, devicetree, Rob Herring,
linux-kernel, linux-arm-kernel
On Thu, Feb 27, 2020 at 2:33 AM Mans Rullgard <mans@mansr.com> wrote:
>
> There is a second PWM unit available in the PL I/O block.
> Add a node and pinmux definition for it.
>
> Signed-off-by: Mans Rullgard <mans@mansr.com>
> ---
> arch/arm/boot/dts/sunxi-h3-h5.dtsi | 13 +++++++++++++
> 1 file changed, 13 insertions(+)
>
> diff --git a/arch/arm/boot/dts/sunxi-h3-h5.dtsi b/arch/arm/boot/dts/sunxi-h3-h5.dtsi
> index 107eeafad20a..1842c9f12c36 100644
> --- a/arch/arm/boot/dts/sunxi-h3-h5.dtsi
> +++ b/arch/arm/boot/dts/sunxi-h3-h5.dtsi
> @@ -871,6 +871,19 @@
> pins = "PL0", "PL1";
> function = "s_i2c";
> };
> +
> + r_pwm_pins: r-pwm-pins {
Since it's just one pin, you could use the singular form instead.
And also set it as the default.
With that,
Reviewed-by: Chen-Yu Tsai <wens@csie.org>
> + pins = "PL10";
> + function = "s_pwm";
> + };
> + };
> +
> + r_pwm: pwm@1f03800 {
> + compatible = "allwinner,sun8i-h3-pwm";
> + reg = <0x01f03800 0x8>;
> + clocks = <&osc24M>;
> + #pwm-cells = <3>;
> + status = "disabled";
> };
> };
> };
> --
> 2.25.0
>
>
> _______________________________________________
> linux-arm-kernel mailing list
> linux-arm-kernel@lists.infradead.org
> http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
^ permalink raw reply [flat|nested] 4+ messages in thread
* Re: [PATCH] ARM: dts: sunxi: h3/h5: add r_pwm node
@ 2020-02-27 3:03 ` Chen-Yu Tsai
0 siblings, 0 replies; 4+ messages in thread
From: Chen-Yu Tsai @ 2020-02-27 3:03 UTC (permalink / raw)
To: Mans Rullgard
Cc: Mark Rutland, devicetree, linux-kernel, Maxime Ripard,
Rob Herring, linux-arm-kernel
On Thu, Feb 27, 2020 at 2:33 AM Mans Rullgard <mans@mansr.com> wrote:
>
> There is a second PWM unit available in the PL I/O block.
> Add a node and pinmux definition for it.
>
> Signed-off-by: Mans Rullgard <mans@mansr.com>
> ---
> arch/arm/boot/dts/sunxi-h3-h5.dtsi | 13 +++++++++++++
> 1 file changed, 13 insertions(+)
>
> diff --git a/arch/arm/boot/dts/sunxi-h3-h5.dtsi b/arch/arm/boot/dts/sunxi-h3-h5.dtsi
> index 107eeafad20a..1842c9f12c36 100644
> --- a/arch/arm/boot/dts/sunxi-h3-h5.dtsi
> +++ b/arch/arm/boot/dts/sunxi-h3-h5.dtsi
> @@ -871,6 +871,19 @@
> pins = "PL0", "PL1";
> function = "s_i2c";
> };
> +
> + r_pwm_pins: r-pwm-pins {
Since it's just one pin, you could use the singular form instead.
And also set it as the default.
With that,
Reviewed-by: Chen-Yu Tsai <wens@csie.org>
> + pins = "PL10";
> + function = "s_pwm";
> + };
> + };
> +
> + r_pwm: pwm@1f03800 {
> + compatible = "allwinner,sun8i-h3-pwm";
> + reg = <0x01f03800 0x8>;
> + clocks = <&osc24M>;
> + #pwm-cells = <3>;
> + status = "disabled";
> };
> };
> };
> --
> 2.25.0
>
>
> _______________________________________________
> linux-arm-kernel mailing list
> linux-arm-kernel@lists.infradead.org
> http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
^ permalink raw reply [flat|nested] 4+ messages in thread
end of thread, other threads:[~2020-02-27 3:03 UTC | newest]
Thread overview: 4+ messages (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2020-02-26 18:33 [PATCH] ARM: dts: sunxi: h3/h5: add r_pwm node Mans Rullgard
2020-02-26 18:33 ` Mans Rullgard
2020-02-27 3:03 ` Chen-Yu Tsai
2020-02-27 3:03 ` Chen-Yu Tsai
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.