From: Pragnesh Patel <pragnesh.patel@sifive.com>
To: u-boot@lists.denx.de
Subject: [PATCH v7 19/22] sifive: dts: fu540: Enable L2 Cache in U-Boot
Date: Sat, 2 May 2020 15:36:23 +0530 [thread overview]
Message-ID: <20200502100628.24809-20-pragnesh.patel@sifive.com> (raw)
In-Reply-To: <20200502100628.24809-1-pragnesh.patel@sifive.com>
Add L2 cache node to enable cache ways from U-Boot
Signed-off-by: Pragnesh Patel <pragnesh.patel@sifive.com>
Reviewed-by: Bin Meng <bmeng.cn@gmail.com>
---
arch/riscv/dts/fu540-c000-u-boot.dtsi | 4 ++++
1 file changed, 4 insertions(+)
diff --git a/arch/riscv/dts/fu540-c000-u-boot.dtsi b/arch/riscv/dts/fu540-c000-u-boot.dtsi
index ab697ab93c..3c3b810998 100644
--- a/arch/riscv/dts/fu540-c000-u-boot.dtsi
+++ b/arch/riscv/dts/fu540-c000-u-boot.dtsi
@@ -85,3 +85,7 @@
&qspi2 {
u-boot,dm-spl;
};
+
+&l2cache {
+ status = "okay";
+};
--
2.17.1
next prev parent reply other threads:[~2020-05-02 10:06 UTC|newest]
Thread overview: 118+ messages / expand[flat|nested] mbox.gz Atom feed top
2020-05-02 10:06 [PATCH v7 00/22] RISC-V SiFive FU540 support SPL Pragnesh Patel
2020-05-02 10:06 ` [PATCH v7 01/22] misc: add driver for the SiFive otp controller Pragnesh Patel
2020-05-02 12:28 ` Bin Meng
2020-05-02 15:37 ` Jagan Teki
2020-05-02 15:42 ` Pragnesh Patel
2020-05-02 15:50 ` Jagan Teki
2020-05-02 16:18 ` Pragnesh Patel
2020-05-10 9:04 ` Jagan Teki
2020-05-11 5:39 ` Pragnesh Patel
2020-05-02 10:06 ` [PATCH v7 02/22] riscv: sifive: fu540: Use OTP DM driver for serial environment variable Pragnesh Patel
2020-05-02 12:28 ` Bin Meng
2020-05-02 10:06 ` [PATCH v7 03/22] riscv: Add _image_binary_end for SPL Pragnesh Patel
2020-05-02 12:28 ` Bin Meng
2020-05-02 10:06 ` [PATCH v7 04/22] lib: Makefile: build crc7.c when CONFIG_MMC_SPI Pragnesh Patel
2020-05-02 10:29 ` Heinrich Schuchardt
2020-05-02 11:47 ` Bin Meng
2020-05-02 12:58 ` Heinrich Schuchardt
2020-05-02 15:33 ` Jagan Teki
2020-05-04 5:45 ` Pragnesh Patel
2020-05-05 15:55 ` Pragnesh Patel
2020-05-08 5:59 ` Pragnesh Patel
2020-05-03 9:54 ` Pragnesh Patel
2020-05-02 12:28 ` Bin Meng
2020-05-02 10:06 ` [PATCH v7 05/22] riscv: sifive: dts: fu540: Add board -u-boot.dtsi files Pragnesh Patel
2020-05-02 10:06 ` [PATCH v7 06/22] sifive: fu540: add ddr driver Pragnesh Patel
2020-05-02 12:28 ` Bin Meng
2020-05-02 15:59 ` Jagan Teki
2020-05-02 16:32 ` Pragnesh Patel
2020-05-02 10:06 ` [PATCH v7 07/22] sifive: dts: fu540: Add DDR controller and phy register settings Pragnesh Patel
2020-05-02 12:28 ` Bin Meng
2020-05-02 14:41 ` Pragnesh Patel
2020-05-02 10:06 ` [PATCH v7 08/22] riscv: sifive: dts: fu540: add U-Boot dmc node Pragnesh Patel
2020-05-02 12:29 ` Bin Meng
2020-05-02 10:06 ` [PATCH v7 09/22] clk: sifive: fu540-prci: Add clock enable and disable ops Pragnesh Patel
2020-05-02 12:29 ` Bin Meng
2020-05-02 10:06 ` [PATCH v7 10/22] clk: sifive: fu540-prci: ddr and ethernet clock initialization in SPL Pragnesh Patel
2020-05-02 12:28 ` Bin Meng
2020-05-02 14:49 ` Pragnesh Patel
2020-05-09 11:29 ` Pragnesh Patel
2020-05-02 16:14 ` Jagan Teki
2020-05-02 16:35 ` Pragnesh Patel
2020-05-02 16:44 ` Jagan Teki
2020-05-03 8:57 ` Pragnesh Patel
2020-05-02 10:06 ` [PATCH v7 11/22] riscv: dts: sifive: Sync hifive-unleashed-a00 dts from linux Pragnesh Patel
2020-05-02 10:06 ` [PATCH v7 12/22] sifive: dts: fu540: Enable gpio in U-Boot SPL Pragnesh Patel
2020-05-02 10:06 ` [PATCH v7 13/22] riscv: cpu: fu540: Add support for cpu fu540 Pragnesh Patel
2020-05-02 12:32 ` Bin Meng
2020-05-02 14:38 ` Pragnesh Patel
2020-05-02 16:34 ` Jagan Teki
2020-05-03 9:16 ` Pragnesh Patel
2020-05-02 10:06 ` [PATCH v7 14/22] riscv: Add place-holder for driver compilation Pragnesh Patel
2020-05-02 12:43 ` Bin Meng
2020-05-02 16:27 ` Jagan Teki
2020-05-03 9:17 ` Pragnesh Patel
2020-05-10 9:12 ` Jagan Teki
2020-05-11 5:58 ` Pragnesh Patel
2020-05-11 6:53 ` Jagan Teki
2020-05-11 7:10 ` Pragnesh Patel
2020-05-02 10:06 ` [PATCH v7 15/22] riscv: sifive: dts: fu540: Add clock for cpus node Pragnesh Patel
2020-05-02 12:43 ` Bin Meng
2020-05-02 16:50 ` Jagan Teki
2020-05-03 8:55 ` Pragnesh Patel
2020-05-02 10:06 ` [PATCH v7 16/22] riscv: Enable cpu clock if it is present Pragnesh Patel
2020-05-02 12:55 ` Bin Meng
2020-05-02 18:15 ` Sean Anderson
2020-05-03 7:12 ` Pragnesh Patel
2020-05-03 17:17 ` Sean Anderson
2020-05-04 5:20 ` Pragnesh Patel
2020-05-02 10:06 ` [PATCH v7 17/22] riscv: sifive: fu540: add SPL configuration Pragnesh Patel
2020-05-02 12:55 ` Bin Meng
2020-05-02 10:06 ` [PATCH v7 18/22] configs: fu540: Add config options for U-Boot SPL Pragnesh Patel
2020-05-02 12:55 ` Bin Meng
2020-05-02 14:37 ` Pragnesh Patel
2020-05-02 17:04 ` Jagan Teki
2020-05-02 16:51 ` Jagan Teki
2020-05-04 15:48 ` Pragnesh Patel
2020-05-02 17:15 ` Jagan Teki
2020-05-03 7:20 ` Pragnesh Patel
2020-05-02 10:06 ` Pragnesh Patel [this message]
2020-05-02 16:18 ` [PATCH v7 19/22] sifive: dts: fu540: Enable L2 Cache in U-Boot Jagan Teki
2020-05-02 16:42 ` Pragnesh Patel
2020-05-02 17:13 ` Jagan Teki
2020-05-03 7:27 ` Pragnesh Patel
2020-05-10 9:31 ` Jagan Teki
2020-05-11 6:05 ` Pragnesh Patel
2020-05-11 6:54 ` Jagan Teki
2020-05-11 7:07 ` Pragnesh Patel
2020-05-11 7:25 ` Jagan Teki
2020-05-11 7:45 ` Pragnesh Patel
2020-05-11 8:48 ` Jagan Teki
2020-05-11 9:00 ` Bin Meng
2020-05-11 9:05 ` Jagan Teki
2020-05-11 9:34 ` Pragnesh Patel
2020-05-11 9:47 ` Bin Meng
2020-05-11 9:55 ` Pragnesh Patel
2020-05-11 10:10 ` Bin Meng
2020-05-11 10:35 ` Pragnesh Patel
2020-05-12 1:20 ` Bin Meng
2020-05-12 7:45 ` Jagan Teki
2020-05-02 10:06 ` [PATCH v7 20/22] riscv: sifive: fu540: enable all cache ways from U-Boot proper Pragnesh Patel
2020-05-02 12:55 ` Bin Meng
2020-05-02 14:34 ` Pragnesh Patel
2020-05-02 10:06 ` [PATCH v7 21/22] doc: sifive: fu540: Add description for OpenSBI generic platform Pragnesh Patel
2020-05-02 12:55 ` Bin Meng
2020-05-02 14:30 ` Pragnesh Patel
2020-05-02 15:16 ` Bin Meng
2020-05-02 15:22 ` Pragnesh Patel
2020-05-02 15:27 ` Bin Meng
2020-05-02 15:29 ` Pragnesh Patel
2020-05-03 4:36 ` Anup Patel
2020-05-02 10:06 ` [PATCH v7 22/22] doc: sifive: fu540: Add description for RISC-V FU540 U-Boot SPL Pragnesh Patel
2020-05-02 12:55 ` Bin Meng
2020-05-02 16:22 ` Jagan Teki
2020-05-02 16:53 ` Pragnesh Patel
2020-05-03 4:34 ` Anup Patel
2020-05-03 6:13 ` Pragnesh Patel
2020-05-02 17:18 ` [PATCH v7 00/22] RISC-V SiFive FU540 support SPL Jagan Teki
2020-05-03 7:19 ` Pragnesh Patel
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20200502100628.24809-20-pragnesh.patel@sifive.com \
--to=pragnesh.patel@sifive.com \
--cc=u-boot@lists.denx.de \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.