From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-9.1 required=3.0 tests=DKIM_SIGNED,DKIM_VALID, DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_PATCH,MAILING_LIST_MULTI, MIME_BASE64_TEXT,SIGNED_OFF_BY,SPF_HELO_NONE,SPF_PASS,UNPARSEABLE_RELAY, UPPERCASE_50_75,USER_AGENT_GIT autolearn=unavailable autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id DFDE0C54E49 for ; Sat, 9 May 2020 08:40:21 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by mail.kernel.org (Postfix) with ESMTP id A70C624967 for ; Sat, 9 May 2020 08:40:21 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (1024-bit key) header.d=mediatek.com header.i=@mediatek.com header.b="N9EZDRGQ" Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727986AbgEIIkV (ORCPT ); Sat, 9 May 2020 04:40:21 -0400 Received: from mailgw01.mediatek.com ([210.61.82.183]:25719 "EHLO mailgw01.mediatek.com" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S1726600AbgEIIkR (ORCPT ); Sat, 9 May 2020 04:40:17 -0400 X-UUID: 6b98e7045dbf48d58a047c937d4b86e4-20200509 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=Content-Transfer-Encoding:Content-Type:MIME-Version:References:In-Reply-To:Message-ID:Date:Subject:CC:To:From; bh=uAg2++jay26UB72gUcfyb480NViM/1g2zNGnOc4qDes=; b=N9EZDRGQQCXB+Y2KbMGf+tAxTdUNNuFd7pjsTMuF7mCEGvAqUWiNkvBP1cw0F8CrjZOdw7x1FHlkgA21gfkMy0e+4RfaQfOJyojdf1lp8PzIuwtfZssd2Ykqkc+mvZwzKLTAt1luuKpr++OGI8FDaVLZZtzHxmqy98bCdWMEKro=; X-UUID: 6b98e7045dbf48d58a047c937d4b86e4-20200509 Received: from mtkcas11.mediatek.inc [(172.21.101.40)] by mailgw01.mediatek.com (envelope-from ) (Cellopoint E-mail Firewall v4.1.10 Build 0809 with TLS) with ESMTP id 655891513; Sat, 09 May 2020 16:40:08 +0800 Received: from mtkcas08.mediatek.inc (172.21.101.126) by mtkmbs01n2.mediatek.inc (172.21.101.79) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Sat, 9 May 2020 16:40:02 +0800 Received: from localhost.localdomain (10.15.20.246) by mtkcas08.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1497.2 via Frontend Transport; Sat, 9 May 2020 16:40:01 +0800 From: Chao Hao To: Joerg Roedel , Rob Herring , Matthias Brugger CC: , , , , , , Chao Hao , Yong Wu , FY Yang , Jun Yan Subject: [PATCH v3 1/7] dt-bindings: mediatek: Add bindings for MT6779 Date: Sat, 9 May 2020 16:36:48 +0800 Message-ID: <20200509083654.5178-2-chao.hao@mediatek.com> X-Mailer: git-send-email 2.18.0 In-Reply-To: <20200509083654.5178-1-chao.hao@mediatek.com> References: <20200509083654.5178-1-chao.hao@mediatek.com> MIME-Version: 1.0 Content-Type: text/plain X-TM-SNTS-SMTP: E19A0868E74894A70832DA78C80DD7477DE8089A3E3F8BB4F0F02F09EFE108A42000:8 X-MTK: N Content-Transfer-Encoding: base64 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org VGhpcyBwYXRjaCBhZGRzIGRlc2NyaXB0aW9uIGZvciBNVDY3NzkgSU9NTVUuDQoNCk1UNjc3OSBo YXMgdHdvIGlvbW11cywgdGhleSBhcmUgbW1faW9tbXUgYW5kIGFwdV9pb21tdSB3aGljaA0KYm90 aCB1c2UgQVJNIFNob3J0LURlc2NyaXB0b3IgdHJhbnNsYXRpb24gZm9ybWF0Lg0KDQpJbiBhZGRp dGlvbiwgbW1faW9tbXUgYW5kIGFwdV9pb21tdSBhcmUgdHdvIGluZGVwZW5kZW50IEhXIGluc3Rh bmNlDQosIHdlIG5lZWQgdG8gc2V0IHRoZW0gc2VwYXJhdGVseS4NCg0KVGhlIE1UNjc3OSBJT01N VSBoYXJkd2FyZSBkaWFncmFtIGlzIGFzIGJlbG93LCBpdCBpcyBvbmx5IGEgYnJpZWYNCmRpYWdy YW0gYWJvdXQgaW9tbXUsIGl0IGRvbid0IGZvY3VzIG9uIHRoZSBwYXJ0IG9mIHNtaV9sYXJiLCBz bw0KSSBkb24ndCBkZXNjcmliZSB0aGUgc21pX2xhcmIgZGV0YWlsZWRseS4NCg0KCQkJICAgICBF TUkNCgkJCSAgICAgIHwNCgkgICAtLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0t LQ0KCSAgIHwJCQkJCXwNCiAgICAgICAgTU1fSU9NTVUgICAgICAgICAgICAgICAgICAgICAgICAg ICAgQVBVX0lPTU1VDQoJICAgfAkJCQkJfA0KICAgICAgIFNNSV9DT01NT00tLS0tLS0tLS0tLQkJ ICAgICBBUFVfQlVTDQogICAgICAgICAgfAkJICAgfAkJCXwNCiAgICBTTUlfTEFSQigwfjExKSAg ICAgICAgIHwJICAgICAgICAgICAgICAgIHwNCgkgIHwJCSAgIHwJCQl8DQoJICB8CQkgICB8CQkg ICAtLS0tLS0tLS0tLS0tLQ0KCSAgfAkJICAgfAkJICAgfAkgfAl8DQogICBNdWx0aW1lZGlhIGVu Z2luZQkgIENDVQkJICBWUFUgICBNRExBICAgRU1EQQ0KDQpBbGwgdGhlIGNvbm5lY3Rpb25zIGFy ZSBoYXJkd2FyZSBmaXhlZCwgc29mdHdhcmUgY2FuIG5vdCBhZGp1c3QgaXQuDQoNCkNoYW5nZSBz aW5jZSB2MjoNCjEuIERlbGV0ZSB1bnVzZWQgZGVmaW5pdGlvbiwgZXg6IE00VV9MQVJCMTJfSUQs IE00VV9MQVJCMTNfSUQsIENDVSwgVlBVLCBNRExBLCBFRE1BDQoNCkNoYW5nZSBzaW5jZSB2MToN CjEuIERlbGV0ZSBNNFVfUE9SVF9VTktOT1dOIGRlZmluZSBiZWNhdXNlIG9mIG5vdCB1c2UgaXQu DQoyLiBDb3JyZWN0IGNvZGluZyBmb3JtYXQ6IGV4OiAvKmxhcmIzLVZFTkMqLyAtLT4gLyogbGFy YjMtVkVOQyAqLw0KDQpTaWduZWQtb2ZmLWJ5OiBDaGFvIEhhbyA8Y2hhby5oYW9AbWVkaWF0ZWsu Y29tPg0KUmV2aWV3ZWQtYnk6IFJvYiBIZXJyaW5nIDxyb2JoK2R0QGtlcm5lbC5vcmc+DQotLS0N CiAuLi4vYmluZGluZ3MvaW9tbXUvbWVkaWF0ZWssaW9tbXUudHh0ICAgICAgICAgfCAgIDIgKw0K IGluY2x1ZGUvZHQtYmluZGluZ3MvbWVtb3J5L210Njc3OS1sYXJiLXBvcnQuaCB8IDIwNiArKysr KysrKysrKysrKysrKysNCiAyIGZpbGVzIGNoYW5nZWQsIDIwOCBpbnNlcnRpb25zKCspDQogY3Jl YXRlIG1vZGUgMTAwNjQ0IGluY2x1ZGUvZHQtYmluZGluZ3MvbWVtb3J5L210Njc3OS1sYXJiLXBv cnQuaA0KDQpkaWZmIC0tZ2l0IGEvRG9jdW1lbnRhdGlvbi9kZXZpY2V0cmVlL2JpbmRpbmdzL2lv bW11L21lZGlhdGVrLGlvbW11LnR4dCBiL0RvY3VtZW50YXRpb24vZGV2aWNldHJlZS9iaW5kaW5n cy9pb21tdS9tZWRpYXRlayxpb21tdS50eHQNCmluZGV4IGNlNTlhNTA1ZjVhNC4uYzFjY2Q4NTgy ZWIyIDEwMDY0NA0KLS0tIGEvRG9jdW1lbnRhdGlvbi9kZXZpY2V0cmVlL2JpbmRpbmdzL2lvbW11 L21lZGlhdGVrLGlvbW11LnR4dA0KKysrIGIvRG9jdW1lbnRhdGlvbi9kZXZpY2V0cmVlL2JpbmRp bmdzL2lvbW11L21lZGlhdGVrLGlvbW11LnR4dA0KQEAgLTU4LDYgKzU4LDcgQEAgUmVxdWlyZWQg cHJvcGVydGllczoNCiAtIGNvbXBhdGlibGUgOiBtdXN0IGJlIG9uZSBvZiB0aGUgZm9sbG93aW5n IHN0cmluZzoNCiAJIm1lZGlhdGVrLG10MjcwMS1tNHUiIGZvciBtdDI3MDEgd2hpY2ggdXNlcyBn ZW5lcmF0aW9uIG9uZSBtNHUgSFcuDQogCSJtZWRpYXRlayxtdDI3MTItbTR1IiBmb3IgbXQyNzEy IHdoaWNoIHVzZXMgZ2VuZXJhdGlvbiB0d28gbTR1IEhXLg0KKwkibWVkaWF0ZWssbXQ2Nzc5LW00 dSIgZm9yIG10Njc3OSB3aGljaCB1c2VzIGdlbmVyYXRpb24gdHdvIG00dSBIVy4NCiAJIm1lZGlh dGVrLG10NzYyMy1tNHUiLCAibWVkaWF0ZWssbXQyNzAxLW00dSIgZm9yIG10NzYyMyB3aGljaCB1 c2VzDQogCQkJCQkJICAgICBnZW5lcmF0aW9uIG9uZSBtNHUgSFcuDQogCSJtZWRpYXRlayxtdDgx NzMtbTR1IiBmb3IgbXQ4MTczIHdoaWNoIHVzZXMgZ2VuZXJhdGlvbiB0d28gbTR1IEhXLg0KQEAg LTc4LDYgKzc5LDcgQEAgUmVxdWlyZWQgcHJvcGVydGllczoNCiAJU3BlY2lmaWVzIHRoZSBtdGtf bTR1X2lkIGFzIGRlZmluZWQgaW4NCiAJZHQtYmluZGluZy9tZW1vcnkvbXQyNzAxLWxhcmItcG9y dC5oIGZvciBtdDI3MDEsIG10NzYyMw0KIAlkdC1iaW5kaW5nL21lbW9yeS9tdDI3MTItbGFyYi1w b3J0LmggZm9yIG10MjcxMiwNCisJZHQtYmluZGluZy9tZW1vcnkvbXQ2Nzc5LWxhcmItcG9ydC5o IGZvciBtdDY3NzksDQogCWR0LWJpbmRpbmcvbWVtb3J5L210ODE3My1sYXJiLXBvcnQuaCBmb3Ig bXQ4MTczLCBhbmQNCiAJZHQtYmluZGluZy9tZW1vcnkvbXQ4MTgzLWxhcmItcG9ydC5oIGZvciBt dDgxODMuDQogDQpkaWZmIC0tZ2l0IGEvaW5jbHVkZS9kdC1iaW5kaW5ncy9tZW1vcnkvbXQ2Nzc5 LWxhcmItcG9ydC5oIGIvaW5jbHVkZS9kdC1iaW5kaW5ncy9tZW1vcnkvbXQ2Nzc5LWxhcmItcG9y dC5oDQpuZXcgZmlsZSBtb2RlIDEwMDY0NA0KaW5kZXggMDAwMDAwMDAwMDAwLi4yYWQwODk5ZmJm MmYNCi0tLSAvZGV2L251bGwNCisrKyBiL2luY2x1ZGUvZHQtYmluZGluZ3MvbWVtb3J5L210Njc3 OS1sYXJiLXBvcnQuaA0KQEAgLTAsMCArMSwyMDYgQEANCisvKiBTUERYLUxpY2Vuc2UtSWRlbnRp ZmllcjogR1BMLTIuMCAqLw0KKy8qDQorICogQ29weXJpZ2h0IChjKSAyMDE5IE1lZGlhVGVrIElu Yy4NCisgKiBBdXRob3I6IENoYW8gSGFvIDxjaGFvLmhhb0BtZWRpYXRlay5jb20+DQorICovDQor DQorI2lmbmRlZiBfRFRTX0lPTU1VX1BPUlRfTVQ2Nzc5X0hfDQorI2RlZmluZSBfRFRTX0lPTU1V X1BPUlRfTVQ2Nzc5X0hfDQorDQorI2RlZmluZSBNVEtfTTRVX0lEKGxhcmIsIHBvcnQpCQkgKCgo bGFyYikgPDwgNSkgfCAocG9ydCkpDQorDQorI2RlZmluZSBNNFVfTEFSQjBfSUQJCQkgMA0KKyNk ZWZpbmUgTTRVX0xBUkIxX0lECQkJIDENCisjZGVmaW5lIE00VV9MQVJCMl9JRAkJCSAyDQorI2Rl ZmluZSBNNFVfTEFSQjNfSUQJCQkgMw0KKyNkZWZpbmUgTTRVX0xBUkI0X0lECQkJIDQNCisjZGVm aW5lIE00VV9MQVJCNV9JRAkJCSA1DQorI2RlZmluZSBNNFVfTEFSQjZfSUQJCQkgNg0KKyNkZWZp bmUgTTRVX0xBUkI3X0lECQkJIDcNCisjZGVmaW5lIE00VV9MQVJCOF9JRAkJCSA4DQorI2RlZmlu ZSBNNFVfTEFSQjlfSUQJCQkgOQ0KKyNkZWZpbmUgTTRVX0xBUkIxMF9JRAkJCSAxMA0KKyNkZWZp bmUgTTRVX0xBUkIxMV9JRAkJCSAxMQ0KKw0KKy8qIGxhcmIwICovDQorI2RlZmluZSBNNFVfUE9S VF9ESVNQX1BPU1RNQVNLMAkJIE1US19NNFVfSUQoTTRVX0xBUkIwX0lELCAwKQ0KKyNkZWZpbmUg TTRVX1BPUlRfRElTUF9PVkwwX0hEUgkJIE1US19NNFVfSUQoTTRVX0xBUkIwX0lELCAxKQ0KKyNk ZWZpbmUgTTRVX1BPUlRfRElTUF9PVkwxX0hEUgkJIE1US19NNFVfSUQoTTRVX0xBUkIwX0lELCAy KQ0KKyNkZWZpbmUgTTRVX1BPUlRfRElTUF9PVkwwCQkgTVRLX000VV9JRChNNFVfTEFSQjBfSUQs IDMpDQorI2RlZmluZSBNNFVfUE9SVF9ESVNQX09WTDEJCSBNVEtfTTRVX0lEKE00VV9MQVJCMF9J RCwgNCkNCisjZGVmaW5lIE00VV9QT1JUX0RJU1BfUFZSSUMwCQkgTVRLX000VV9JRChNNFVfTEFS QjBfSUQsIDUpDQorI2RlZmluZSBNNFVfUE9SVF9ESVNQX1JETUEwCQkgTVRLX000VV9JRChNNFVf TEFSQjBfSUQsIDYpDQorI2RlZmluZSBNNFVfUE9SVF9ESVNQX1dETUEwCQkgTVRLX000VV9JRChN NFVfTEFSQjBfSUQsIDcpDQorI2RlZmluZSBNNFVfUE9SVF9ESVNQX0ZBS0UwCQkgTVRLX000VV9J RChNNFVfTEFSQjBfSUQsIDgpDQorDQorLyogbGFyYjEgKi8NCisjZGVmaW5lIE00VV9QT1JUX0RJ U1BfT1ZMMF8yTF9IRFIJIE1US19NNFVfSUQoTTRVX0xBUkIxX0lELCAwKQ0KKyNkZWZpbmUgTTRV X1BPUlRfRElTUF9PVkwxXzJMX0hEUgkgTVRLX000VV9JRChNNFVfTEFSQjFfSUQsIDEpDQorI2Rl ZmluZSBNNFVfUE9SVF9ESVNQX09WTDBfMkwJCSBNVEtfTTRVX0lEKE00VV9MQVJCMV9JRCwgMikN CisjZGVmaW5lIE00VV9QT1JUX0RJU1BfT1ZMMV8yTAkJIE1US19NNFVfSUQoTTRVX0xBUkIxX0lE LCAzKQ0KKyNkZWZpbmUgTTRVX1BPUlRfRElTUF9SRE1BMQkJIE1US19NNFVfSUQoTTRVX0xBUkIx X0lELCA0KQ0KKyNkZWZpbmUgTTRVX1BPUlRfTURQX1BWUklDMAkJIE1US19NNFVfSUQoTTRVX0xB UkIxX0lELCA1KQ0KKyNkZWZpbmUgTTRVX1BPUlRfTURQX1BWUklDMQkJIE1US19NNFVfSUQoTTRV X0xBUkIxX0lELCA2KQ0KKyNkZWZpbmUgTTRVX1BPUlRfTURQX1JETUEwCQkgTVRLX000VV9JRChN NFVfTEFSQjFfSUQsIDcpDQorI2RlZmluZSBNNFVfUE9SVF9NRFBfUkRNQTEJCSBNVEtfTTRVX0lE KE00VV9MQVJCMV9JRCwgOCkNCisjZGVmaW5lIE00VV9QT1JUX01EUF9XUk9UMF9SCQkgTVRLX000 VV9JRChNNFVfTEFSQjFfSUQsIDkpDQorI2RlZmluZSBNNFVfUE9SVF9NRFBfV1JPVDBfVwkJIE1U S19NNFVfSUQoTTRVX0xBUkIxX0lELCAxMCkNCisjZGVmaW5lIE00VV9QT1JUX01EUF9XUk9UMV9S CQkgTVRLX000VV9JRChNNFVfTEFSQjFfSUQsIDExKQ0KKyNkZWZpbmUgTTRVX1BPUlRfTURQX1dS T1QxX1cJCSBNVEtfTTRVX0lEKE00VV9MQVJCMV9JRCwgMTIpDQorI2RlZmluZSBNNFVfUE9SVF9E SVNQX0ZBS0UxCQkgTVRLX000VV9JRChNNFVfTEFSQjFfSUQsIDEzKQ0KKw0KKy8qIGxhcmIyLVZE RUMgKi8NCisjZGVmaW5lIE00VV9QT1JUX0hXX1ZERUNfTUNfRVhUICAgICAgICAgIE1US19NNFVf SUQoTTRVX0xBUkIyX0lELCAwKQ0KKyNkZWZpbmUgTTRVX1BPUlRfSFdfVkRFQ19VRk9fRVhUICAg ICAgICAgTVRLX000VV9JRChNNFVfTEFSQjJfSUQsIDEpDQorI2RlZmluZSBNNFVfUE9SVF9IV19W REVDX1BQX0VYVCAgICAgICAgICBNVEtfTTRVX0lEKE00VV9MQVJCMl9JRCwgMikNCisjZGVmaW5l IE00VV9QT1JUX0hXX1ZERUNfUFJFRF9SRF9FWFQgICAgIE1US19NNFVfSUQoTTRVX0xBUkIyX0lE LCAzKQ0KKyNkZWZpbmUgTTRVX1BPUlRfSFdfVkRFQ19QUkVEX1dSX0VYVCAgICAgTVRLX000VV9J RChNNFVfTEFSQjJfSUQsIDQpDQorI2RlZmluZSBNNFVfUE9SVF9IV19WREVDX1BQV1JBUF9FWFQg ICAgICBNVEtfTTRVX0lEKE00VV9MQVJCMl9JRCwgNSkNCisjZGVmaW5lIE00VV9QT1JUX0hXX1ZE RUNfVElMRV9FWFQgICAgICAgIE1US19NNFVfSUQoTTRVX0xBUkIyX0lELCA2KQ0KKyNkZWZpbmUg TTRVX1BPUlRfSFdfVkRFQ19WTERfRVhUICAgICAgICAgTVRLX000VV9JRChNNFVfTEFSQjJfSUQs IDcpDQorI2RlZmluZSBNNFVfUE9SVF9IV19WREVDX1ZMRDJfRVhUICAgICAgICBNVEtfTTRVX0lE KE00VV9MQVJCMl9JRCwgOCkNCisjZGVmaW5lIE00VV9QT1JUX0hXX1ZERUNfQVZDX01WX0VYVCAg ICAgIE1US19NNFVfSUQoTTRVX0xBUkIyX0lELCA5KQ0KKyNkZWZpbmUgTTRVX1BPUlRfSFdfVkRF Q19VRk9fRU5DX0VYVCAgICAgTVRLX000VV9JRChNNFVfTEFSQjJfSUQsIDEwKQ0KKyNkZWZpbmUg TTRVX1BPUlRfSFdfVkRFQ19SR19DVFJMX0RNQV9FWFQgTVRLX000VV9JRChNNFVfTEFSQjJfSUQs IDExKQ0KKw0KKy8qIGxhcmIzLVZFTkMgKi8NCisjZGVmaW5lIE00VV9QT1JUX1ZFTkNfUkNQVQkJ IE1US19NNFVfSUQoTTRVX0xBUkIzX0lELCAwKQ0KKyNkZWZpbmUgTTRVX1BPUlRfVkVOQ19SRUMJ CSBNVEtfTTRVX0lEKE00VV9MQVJCM19JRCwgMSkNCisjZGVmaW5lIE00VV9QT1JUX1ZFTkNfQlNE TUEJCSBNVEtfTTRVX0lEKE00VV9MQVJCM19JRCwgMikNCisjZGVmaW5lIE00VV9QT1JUX1ZFTkNf U1ZfQ09NVgkJIE1US19NNFVfSUQoTTRVX0xBUkIzX0lELCAzKQ0KKyNkZWZpbmUgTTRVX1BPUlRf VkVOQ19SRF9DT01WCQkgTVRLX000VV9JRChNNFVfTEFSQjNfSUQsIDQpDQorI2RlZmluZSBNNFVf UE9SVF9WRU5DX05CTV9SRE1BCQkgTVRLX000VV9JRChNNFVfTEFSQjNfSUQsIDUpDQorI2RlZmlu ZSBNNFVfUE9SVF9WRU5DX05CTV9SRE1BX0xJVEUJIE1US19NNFVfSUQoTTRVX0xBUkIzX0lELCA2 KQ0KKyNkZWZpbmUgTTRVX1BPUlRfSlBHRU5DX1lfUkRNQQkJIE1US19NNFVfSUQoTTRVX0xBUkIz X0lELCA3KQ0KKyNkZWZpbmUgTTRVX1BPUlRfSlBHRU5DX0NfUkRNQQkJIE1US19NNFVfSUQoTTRV X0xBUkIzX0lELCA4KQ0KKyNkZWZpbmUgTTRVX1BPUlRfSlBHRU5DX1FfVEFCTEUJCSBNVEtfTTRV X0lEKE00VV9MQVJCM19JRCwgOSkNCisjZGVmaW5lIE00VV9QT1JUX0pQR0VOQ19CU0RNQQkJIE1U S19NNFVfSUQoTTRVX0xBUkIzX0lELCAxMCkNCisjZGVmaW5lIE00VV9QT1JUX0pQR0RFQ19XRE1B CQkgTVRLX000VV9JRChNNFVfTEFSQjNfSUQsIDExKQ0KKyNkZWZpbmUgTTRVX1BPUlRfSlBHREVD X0JTRE1BCQkgTVRLX000VV9JRChNNFVfTEFSQjNfSUQsIDEyKQ0KKyNkZWZpbmUgTTRVX1BPUlRf VkVOQ19OQk1fV0RNQQkJIE1US19NNFVfSUQoTTRVX0xBUkIzX0lELCAxMykNCisjZGVmaW5lIE00 VV9QT1JUX1ZFTkNfTkJNX1dETUFfTElURQkgTVRLX000VV9JRChNNFVfTEFSQjNfSUQsIDE0KQ0K KyNkZWZpbmUgTTRVX1BPUlRfVkVOQ19DVVJfTFVNQQkJIE1US19NNFVfSUQoTTRVX0xBUkIzX0lE LCAxNSkNCisjZGVmaW5lIE00VV9QT1JUX1ZFTkNfQ1VSX0NIUk9NQQkgTVRLX000VV9JRChNNFVf TEFSQjNfSUQsIDE2KQ0KKyNkZWZpbmUgTTRVX1BPUlRfVkVOQ19SRUZfTFVNQQkJIE1US19NNFVf SUQoTTRVX0xBUkIzX0lELCAxNykNCisjZGVmaW5lIE00VV9QT1JUX1ZFTkNfUkVGX0NIUk9NQQkg TVRLX000VV9JRChNNFVfTEFSQjNfSUQsIDE4KQ0KKw0KKy8qIGxhcmI0LWR1bW15ICovDQorDQor LyogbGFyYjUtSU1HICovDQorI2RlZmluZSBNNFVfUE9SVF9JTUdJX0QxCQkgTVRLX000VV9JRChN NFVfTEFSQjVfSUQsIDApDQorI2RlZmluZSBNNFVfUE9SVF9JTUdCSV9EMQkJIE1US19NNFVfSUQo TTRVX0xBUkI1X0lELCAxKQ0KKyNkZWZpbmUgTTRVX1BPUlRfRE1HSV9EMQkJIE1US19NNFVfSUQo TTRVX0xBUkI1X0lELCAyKQ0KKyNkZWZpbmUgTTRVX1BPUlRfREVQSV9EMQkJIE1US19NNFVfSUQo TTRVX0xBUkI1X0lELCAzKQ0KKyNkZWZpbmUgTTRVX1BPUlRfTENFSV9EMQkJIE1US19NNFVfSUQo TTRVX0xBUkI1X0lELCA0KQ0KKyNkZWZpbmUgTTRVX1BPUlRfU01USV9EMQkJIE1US19NNFVfSUQo TTRVX0xBUkI1X0lELCA1KQ0KKyNkZWZpbmUgTTRVX1BPUlRfU01UT19EMgkJIE1US19NNFVfSUQo TTRVX0xBUkI1X0lELCA2KQ0KKyNkZWZpbmUgTTRVX1BPUlRfU01UT19EMQkJIE1US19NNFVfSUQo TTRVX0xBUkI1X0lELCA3KQ0KKyNkZWZpbmUgTTRVX1BPUlRfQ1JaT19EMQkJIE1US19NNFVfSUQo TTRVX0xBUkI1X0lELCA4KQ0KKyNkZWZpbmUgTTRVX1BPUlRfSU1HM09fRDEJCSBNVEtfTTRVX0lE KE00VV9MQVJCNV9JRCwgOSkNCisjZGVmaW5lIE00VV9QT1JUX1ZJUElfRDEJCSBNVEtfTTRVX0lE KE00VV9MQVJCNV9JRCwgMTApDQorI2RlZmluZSBNNFVfUE9SVF9XUEVfUkRNQTEJCSBNVEtfTTRV X0lEKE00VV9MQVJCNV9JRCwgMTEpDQorI2RlZmluZSBNNFVfUE9SVF9XUEVfUkRNQTAJCSBNVEtf TTRVX0lEKE00VV9MQVJCNV9JRCwgMTIpDQorI2RlZmluZSBNNFVfUE9SVF9XUEVfV0RNQQkJIE1U S19NNFVfSUQoTTRVX0xBUkI1X0lELCAxMykNCisjZGVmaW5lIE00VV9QT1JUX1RJTUdPX0QxCQkg TVRLX000VV9JRChNNFVfTEFSQjVfSUQsIDE0KQ0KKyNkZWZpbmUgTTRVX1BPUlRfTUZCX1JETUEw CQkgTVRLX000VV9JRChNNFVfTEFSQjVfSUQsIDE1KQ0KKyNkZWZpbmUgTTRVX1BPUlRfTUZCX1JE TUExCQkgTVRLX000VV9JRChNNFVfTEFSQjVfSUQsIDE2KQ0KKyNkZWZpbmUgTTRVX1BPUlRfTUZC X1JETUEyCQkgTVRLX000VV9JRChNNFVfTEFSQjVfSUQsIDE3KQ0KKyNkZWZpbmUgTTRVX1BPUlRf TUZCX1JETUEzCQkgTVRLX000VV9JRChNNFVfTEFSQjVfSUQsIDE4KQ0KKyNkZWZpbmUgTTRVX1BP UlRfTUZCX1dETUEJCSBNVEtfTTRVX0lEKE00VV9MQVJCNV9JRCwgMTkpDQorI2RlZmluZSBNNFVf UE9SVF9SRVNFUlZFMQkJIE1US19NNFVfSUQoTTRVX0xBUkI1X0lELCAyMCkNCisjZGVmaW5lIE00 VV9QT1JUX1JFU0VSVkUyCQkgTVRLX000VV9JRChNNFVfTEFSQjVfSUQsIDIxKQ0KKyNkZWZpbmUg TTRVX1BPUlRfUkVTRVJWRTMJCSBNVEtfTTRVX0lEKE00VV9MQVJCNV9JRCwgMjIpDQorI2RlZmlu ZSBNNFVfUE9SVF9SRVNFUlZFNAkJIE1US19NNFVfSUQoTTRVX0xBUkI1X0lELCAyMykNCisjZGVm aW5lIE00VV9QT1JUX1JFU0VSVkU1CQkgTVRLX000VV9JRChNNFVfTEFSQjVfSUQsIDI0KQ0KKyNk ZWZpbmUgTTRVX1BPUlRfUkVTRVJWRTYJCSBNVEtfTTRVX0lEKE00VV9MQVJCNV9JRCwgMjUpDQor DQorLyogbGFyYjYtSU1HLVZQVSAqLw0KKyNkZWZpbmUgTTRVX1BPUlRfSU1HX0lQVU8JCSBNVEtf TTRVX0lEKE00VV9MQVJCNl9JRCwgMCkNCisjZGVmaW5lIE00VV9QT1JUX0lNR19JUFUzTwkJIE1U S19NNFVfSUQoTTRVX0xBUkI2X0lELCAxKQ0KKyNkZWZpbmUgTTRVX1BPUlRfSU1HX0lQVUkJCSBN VEtfTTRVX0lEKE00VV9MQVJCNl9JRCwgMikNCisNCisvKiBsYXJiNy1EVlMgKi8NCisjZGVmaW5l IE00VV9QT1JUX0RWU19SRE1BCQkgTVRLX000VV9JRChNNFVfTEFSQjdfSUQsIDApDQorI2RlZmlu ZSBNNFVfUE9SVF9EVlNfV0RNQQkJIE1US19NNFVfSUQoTTRVX0xBUkI3X0lELCAxKQ0KKyNkZWZp bmUgTTRVX1BPUlRfRFZQX1JETUEJCSBNVEtfTTRVX0lEKE00VV9MQVJCN19JRCwgMikNCisjZGVm aW5lIE00VV9QT1JUX0RWUF9XRE1BCQkgTVRLX000VV9JRChNNFVfTEFSQjdfSUQsIDMpDQorDQor LyogbGFyYjgtSVBFU1lTICovDQorI2RlZmluZSBNNFVfUE9SVF9GRFZUX1JEQQkJIE1US19NNFVf SUQoTTRVX0xBUkI4X0lELCAwKQ0KKyNkZWZpbmUgTTRVX1BPUlRfRkRWVF9SREIJCSBNVEtfTTRV X0lEKE00VV9MQVJCOF9JRCwgMSkNCisjZGVmaW5lIE00VV9QT1JUX0ZEVlRfV1JBCQkgTVRLX000 VV9JRChNNFVfTEFSQjhfSUQsIDIpDQorI2RlZmluZSBNNFVfUE9SVF9GRFZUX1dSQgkJIE1US19N NFVfSUQoTTRVX0xBUkI4X0lELCAzKQ0KKyNkZWZpbmUgTTRVX1BPUlRfRkVfUkQwCQkJIE1US19N NFVfSUQoTTRVX0xBUkI4X0lELCA0KQ0KKyNkZWZpbmUgTTRVX1BPUlRfRkVfUkQxCQkJIE1US19N NFVfSUQoTTRVX0xBUkI4X0lELCA1KQ0KKyNkZWZpbmUgTTRVX1BPUlRfRkVfV1IwCQkJIE1US19N NFVfSUQoTTRVX0xBUkI4X0lELCA2KQ0KKyNkZWZpbmUgTTRVX1BPUlRfRkVfV1IxCQkJIE1US19N NFVfSUQoTTRVX0xBUkI4X0lELCA3KQ0KKyNkZWZpbmUgTTRVX1BPUlRfUlNDX1JETUEwCQkgTVRL X000VV9JRChNNFVfTEFSQjhfSUQsIDgpDQorI2RlZmluZSBNNFVfUE9SVF9SU0NfV0RNQQkJIE1U S19NNFVfSUQoTTRVX0xBUkI4X0lELCA5KQ0KKw0KKy8qIGxhcmI5LUNBTSAqLw0KKyNkZWZpbmUg TTRVX1BPUlRfQ0FNX0lNR09fUjFfQwkJIE1US19NNFVfSUQoTTRVX0xBUkI5X0lELCAwKQ0KKyNk ZWZpbmUgTTRVX1BPUlRfQ0FNX1JSWk9fUjFfQwkJIE1US19NNFVfSUQoTTRVX0xBUkI5X0lELCAx KQ0KKyNkZWZpbmUgTTRVX1BPUlRfQ0FNX0xTQ0lfUjFfQwkJIE1US19NNFVfSUQoTTRVX0xBUkI5 X0lELCAyKQ0KKyNkZWZpbmUgTTRVX1BPUlRfQ0FNX0JQQ0lfUjFfQwkJIE1US19NNFVfSUQoTTRV X0xBUkI5X0lELCAzKQ0KKyNkZWZpbmUgTTRVX1BPUlRfQ0FNX1lVVk9fUjFfQwkJIE1US19NNFVf SUQoTTRVX0xBUkI5X0lELCA0KQ0KKyNkZWZpbmUgTTRVX1BPUlRfQ0FNX1VGRElfUjJfQwkJIE1U S19NNFVfSUQoTTRVX0xBUkI5X0lELCA1KQ0KKyNkZWZpbmUgTTRVX1BPUlRfQ0FNX1JBV0lfUjJf QwkJIE1US19NNFVfSUQoTTRVX0xBUkI5X0lELCA2KQ0KKyNkZWZpbmUgTTRVX1BPUlRfQ0FNX1JB V0lfUjVfQwkJIE1US19NNFVfSUQoTTRVX0xBUkI5X0lELCA3KQ0KKyNkZWZpbmUgTTRVX1BPUlRf Q0FNX0NBTVNWXzEJCSBNVEtfTTRVX0lEKE00VV9MQVJCOV9JRCwgOCkNCisjZGVmaW5lIE00VV9Q T1JUX0NBTV9DQU1TVl8yCQkgTVRLX000VV9JRChNNFVfTEFSQjlfSUQsIDkpDQorI2RlZmluZSBN NFVfUE9SVF9DQU1fQ0FNU1ZfMwkJIE1US19NNFVfSUQoTTRVX0xBUkI5X0lELCAxMCkNCisjZGVm aW5lIE00VV9QT1JUX0NBTV9DQU1TVl80CQkgTVRLX000VV9JRChNNFVfTEFSQjlfSUQsIDExKQ0K KyNkZWZpbmUgTTRVX1BPUlRfQ0FNX0NBTVNWXzUJCSBNVEtfTTRVX0lEKE00VV9MQVJCOV9JRCwg MTIpDQorI2RlZmluZSBNNFVfUE9SVF9DQU1fQ0FNU1ZfNgkJIE1US19NNFVfSUQoTTRVX0xBUkI5 X0lELCAxMykNCisjZGVmaW5lIE00VV9QT1JUX0NBTV9BQU9fUjFfQwkJIE1US19NNFVfSUQoTTRV X0xBUkI5X0lELCAxNCkNCisjZGVmaW5lIE00VV9QT1JUX0NBTV9BRk9fUjFfQwkJIE1US19NNFVf SUQoTTRVX0xBUkI5X0lELCAxNSkNCisjZGVmaW5lIE00VV9QT1JUX0NBTV9GTEtPX1IxX0MJCSBN VEtfTTRVX0lEKE00VV9MQVJCOV9JRCwgMTYpDQorI2RlZmluZSBNNFVfUE9SVF9DQU1fTENFU09f UjFfQwkJIE1US19NNFVfSUQoTTRVX0xBUkI5X0lELCAxNykNCisjZGVmaW5lIE00VV9QT1JUX0NB TV9DUlpPX1IxX0MJCSBNVEtfTTRVX0lEKE00VV9MQVJCOV9JRCwgMTgpDQorI2RlZmluZSBNNFVf UE9SVF9DQU1fTFRNU09fUjFfQwkJIE1US19NNFVfSUQoTTRVX0xBUkI5X0lELCAxOSkNCisjZGVm aW5lIE00VV9QT1JUX0NBTV9SU1NPX1IxX0MJCSBNVEtfTTRVX0lEKE00VV9MQVJCOV9JRCwgMjAp DQorI2RlZmluZSBNNFVfUE9SVF9DQU1fQ0NVSQkJIE1US19NNFVfSUQoTTRVX0xBUkI5X0lELCAy MSkNCisjZGVmaW5lIE00VV9QT1JUX0NBTV9DQ1VPCQkgTVRLX000VV9JRChNNFVfTEFSQjlfSUQs IDIyKQ0KKyNkZWZpbmUgTTRVX1BPUlRfQ0FNX0ZBS0UJCSBNVEtfTTRVX0lEKE00VV9MQVJCOV9J RCwgMjMpDQorDQorLyogbGFyYjEwLUNBTV9BICovDQorI2RlZmluZSBNNFVfUE9SVF9DQU1fSU1H T19SMV9BCQkgTVRLX000VV9JRChNNFVfTEFSQjEwX0lELCAwKQ0KKyNkZWZpbmUgTTRVX1BPUlRf Q0FNX1JSWk9fUjFfQQkJIE1US19NNFVfSUQoTTRVX0xBUkIxMF9JRCwgMSkNCisjZGVmaW5lIE00 VV9QT1JUX0NBTV9MU0NJX1IxX0EJCSBNVEtfTTRVX0lEKE00VV9MQVJCMTBfSUQsIDIpDQorI2Rl ZmluZSBNNFVfUE9SVF9DQU1fQlBDSV9SMV9BCQkgTVRLX000VV9JRChNNFVfTEFSQjEwX0lELCAz KQ0KKyNkZWZpbmUgTTRVX1BPUlRfQ0FNX1lVVk9fUjFfQQkJIE1US19NNFVfSUQoTTRVX0xBUkIx MF9JRCwgNCkNCisjZGVmaW5lIE00VV9QT1JUX0NBTV9VRkRJX1IyX0EJCSBNVEtfTTRVX0lEKE00 VV9MQVJCMTBfSUQsIDUpDQorI2RlZmluZSBNNFVfUE9SVF9DQU1fUkFXSV9SMl9BCQkgTVRLX000 VV9JRChNNFVfTEFSQjEwX0lELCA2KQ0KKyNkZWZpbmUgTTRVX1BPUlRfQ0FNX1JBV0lfUjVfQQkJ IE1US19NNFVfSUQoTTRVX0xBUkIxMF9JRCwgNykNCisjZGVmaW5lIE00VV9QT1JUX0NBTV9JTUdP X1IxX0IJCSBNVEtfTTRVX0lEKE00VV9MQVJCMTBfSUQsIDgpDQorI2RlZmluZSBNNFVfUE9SVF9D QU1fUlJaT19SMV9CCQkgTVRLX000VV9JRChNNFVfTEFSQjEwX0lELCA5KQ0KKyNkZWZpbmUgTTRV X1BPUlRfQ0FNX0xTQ0lfUjFfQgkJIE1US19NNFVfSUQoTTRVX0xBUkIxMF9JRCwgMTApDQorI2Rl ZmluZSBNNFVfUE9SVF9DQU1fQlBDSV9SMV9CCQkgTVRLX000VV9JRChNNFVfTEFSQjEwX0lELCAx MSkNCisjZGVmaW5lIE00VV9QT1JUX0NBTV9ZVVZPX1IxX0IJCSBNVEtfTTRVX0lEKE00VV9MQVJC MTBfSUQsIDEyKQ0KKyNkZWZpbmUgTTRVX1BPUlRfQ0FNX1VGRElfUjJfQgkJIE1US19NNFVfSUQo TTRVX0xBUkIxMF9JRCwgMTMpDQorI2RlZmluZSBNNFVfUE9SVF9DQU1fUkFXSV9SMl9CCQkgTVRL X000VV9JRChNNFVfTEFSQjEwX0lELCAxNCkNCisjZGVmaW5lIE00VV9QT1JUX0NBTV9SQVdJX1I1 X0IJCSBNVEtfTTRVX0lEKE00VV9MQVJCMTBfSUQsIDE1KQ0KKyNkZWZpbmUgTTRVX1BPUlRfQ0FN X0NBTVNWXzAJCSBNVEtfTTRVX0lEKE00VV9MQVJCMTBfSUQsIDE2KQ0KKyNkZWZpbmUgTTRVX1BP UlRfQ0FNX0FBT19SMV9BCQkgTVRLX000VV9JRChNNFVfTEFSQjEwX0lELCAxNykNCisjZGVmaW5l IE00VV9QT1JUX0NBTV9BRk9fUjFfQQkJIE1US19NNFVfSUQoTTRVX0xBUkIxMF9JRCwgMTgpDQor I2RlZmluZSBNNFVfUE9SVF9DQU1fRkxLT19SMV9BCQkgTVRLX000VV9JRChNNFVfTEFSQjEwX0lE LCAxOSkNCisjZGVmaW5lIE00VV9QT1JUX0NBTV9MQ0VTT19SMV9BCQkgTVRLX000VV9JRChNNFVf TEFSQjEwX0lELCAyMCkNCisjZGVmaW5lIE00VV9QT1JUX0NBTV9DUlpPX1IxX0EJCSBNVEtfTTRV X0lEKE00VV9MQVJCMTBfSUQsIDIxKQ0KKyNkZWZpbmUgTTRVX1BPUlRfQ0FNX0FBT19SMV9CCQkg TVRLX000VV9JRChNNFVfTEFSQjEwX0lELCAyMikNCisjZGVmaW5lIE00VV9QT1JUX0NBTV9BRk9f UjFfQgkJIE1US19NNFVfSUQoTTRVX0xBUkIxMF9JRCwgMjMpDQorI2RlZmluZSBNNFVfUE9SVF9D QU1fRkxLT19SMV9CCQkgTVRLX000VV9JRChNNFVfTEFSQjEwX0lELCAyNCkNCisjZGVmaW5lIE00 VV9QT1JUX0NBTV9MQ0VTT19SMV9CCQkgTVRLX000VV9JRChNNFVfTEFSQjEwX0lELCAyNSkNCisj ZGVmaW5lIE00VV9QT1JUX0NBTV9DUlpPX1IxX0IJCSBNVEtfTTRVX0lEKE00VV9MQVJCMTBfSUQs IDI2KQ0KKyNkZWZpbmUgTTRVX1BPUlRfQ0FNX0xUTVNPX1IxX0EJCSBNVEtfTTRVX0lEKE00VV9M QVJCMTBfSUQsIDI3KQ0KKyNkZWZpbmUgTTRVX1BPUlRfQ0FNX1JTU09fUjFfQQkJIE1US19NNFVf SUQoTTRVX0xBUkIxMF9JRCwgMjgpDQorI2RlZmluZSBNNFVfUE9SVF9DQU1fTFRNU09fUjFfQgkJ IE1US19NNFVfSUQoTTRVX0xBUkIxMF9JRCwgMjkpDQorI2RlZmluZSBNNFVfUE9SVF9DQU1fUlNT T19SMV9CCQkgTVRLX000VV9JRChNNFVfTEFSQjEwX0lELCAzMCkNCisNCisvKiBsYXJiMTEtQ0FN LVZQVSAqLw0KKyNkZWZpbmUgTTRVX1BPUlRfQ0FNX0lQVU8JCSBNVEtfTTRVX0lEKE00VV9MQVJC MTFfSUQsIDApDQorI2RlZmluZSBNNFVfUE9SVF9DQU1fSVBVMk8JCSBNVEtfTTRVX0lEKE00VV9M QVJCMTFfSUQsIDEpDQorI2RlZmluZSBNNFVfUE9SVF9DQU1fSVBVM08JCSBNVEtfTTRVX0lEKE00 VV9MQVJCMTFfSUQsIDIpDQorI2RlZmluZSBNNFVfUE9SVF9DQU1fSVBVSQkJIE1US19NNFVfSUQo TTRVX0xBUkIxMV9JRCwgMykNCisjZGVmaW5lIE00VV9QT1JUX0NBTV9JUFUySQkJIE1US19NNFVf SUQoTTRVX0xBUkIxMV9JRCwgNCkNCisNCisjZW5kaWYNCi0tIA0KMi4xOC4wDQo= From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-8.8 required=3.0 tests=DKIM_INVALID,DKIM_SIGNED, HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_PATCH,MAILING_LIST_MULTI,SIGNED_OFF_BY, SPF_HELO_NONE,SPF_PASS,UNPARSEABLE_RELAY,UPPERCASE_50_75,USER_AGENT_GIT autolearn=unavailable autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id F300EC47254 for ; Sat, 9 May 2020 08:45:20 +0000 (UTC) Received: from fraxinus.osuosl.org (smtp4.osuosl.org [140.211.166.137]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id C922F24957 for ; Sat, 9 May 2020 08:45:20 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=fail reason="signature verification failed" (1024-bit key) header.d=mediatek.com header.i=@mediatek.com header.b="N9EZDRGQ" DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org C922F24957 Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=mediatek.com Authentication-Results: mail.kernel.org; spf=pass smtp.mailfrom=iommu-bounces@lists.linux-foundation.org Received: from localhost (localhost [127.0.0.1]) by fraxinus.osuosl.org (Postfix) with ESMTP id AB23086B76; Sat, 9 May 2020 08:45:20 +0000 (UTC) X-Virus-Scanned: amavisd-new at osuosl.org Received: from fraxinus.osuosl.org ([127.0.0.1]) by localhost (.osuosl.org [127.0.0.1]) (amavisd-new, port 10024) with ESMTP id mYEIgorcJre3; Sat, 9 May 2020 08:45:19 +0000 (UTC) Received: from lists.linuxfoundation.org (lf-lists.osuosl.org [140.211.9.56]) by fraxinus.osuosl.org (Postfix) with ESMTP id ADEDC85F90; Sat, 9 May 2020 08:45:19 +0000 (UTC) Received: from lf-lists.osuosl.org (localhost [127.0.0.1]) by lists.linuxfoundation.org (Postfix) with ESMTP id 95E9FC07FF; Sat, 9 May 2020 08:45:19 +0000 (UTC) Received: from whitealder.osuosl.org (smtp1.osuosl.org [140.211.166.138]) by lists.linuxfoundation.org (Postfix) with ESMTP id 339BDC0893 for ; Sat, 9 May 2020 08:45:18 +0000 (UTC) Received: from localhost (localhost [127.0.0.1]) by whitealder.osuosl.org (Postfix) with ESMTP id 12D0D880E8 for ; Sat, 9 May 2020 08:45:18 +0000 (UTC) X-Virus-Scanned: amavisd-new at osuosl.org Received: from whitealder.osuosl.org ([127.0.0.1]) by localhost (.osuosl.org [127.0.0.1]) (amavisd-new, port 10024) with ESMTP id R3RtuMDr+fAt for ; Sat, 9 May 2020 08:45:15 +0000 (UTC) X-Greylist: from auto-whitelisted by SQLgrey-1.7.6 Received: from mailgw01.mediatek.com (unknown [210.61.82.183]) by whitealder.osuosl.org (Postfix) with ESMTP id 89378880B3 for ; Sat, 9 May 2020 08:45:14 +0000 (UTC) X-UUID: 6b98e7045dbf48d58a047c937d4b86e4-20200509 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=Content-Transfer-Encoding:Content-Type:MIME-Version:References:In-Reply-To:Message-ID:Date:Subject:CC:To:From; bh=uAg2++jay26UB72gUcfyb480NViM/1g2zNGnOc4qDes=; b=N9EZDRGQQCXB+Y2KbMGf+tAxTdUNNuFd7pjsTMuF7mCEGvAqUWiNkvBP1cw0F8CrjZOdw7x1FHlkgA21gfkMy0e+4RfaQfOJyojdf1lp8PzIuwtfZssd2Ykqkc+mvZwzKLTAt1luuKpr++OGI8FDaVLZZtzHxmqy98bCdWMEKro=; X-UUID: 6b98e7045dbf48d58a047c937d4b86e4-20200509 Received: from mtkcas11.mediatek.inc [(172.21.101.40)] by mailgw01.mediatek.com (envelope-from ) (Cellopoint E-mail Firewall v4.1.10 Build 0809 with TLS) with ESMTP id 655891513; Sat, 09 May 2020 16:40:08 +0800 Received: from mtkcas08.mediatek.inc (172.21.101.126) by mtkmbs01n2.mediatek.inc (172.21.101.79) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Sat, 9 May 2020 16:40:02 +0800 Received: from localhost.localdomain (10.15.20.246) by mtkcas08.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1497.2 via Frontend Transport; Sat, 9 May 2020 16:40:01 +0800 From: Chao Hao To: Joerg Roedel , Rob Herring , Matthias Brugger Subject: [PATCH v3 1/7] dt-bindings: mediatek: Add bindings for MT6779 Date: Sat, 9 May 2020 16:36:48 +0800 Message-ID: <20200509083654.5178-2-chao.hao@mediatek.com> X-Mailer: git-send-email 2.18.0 In-Reply-To: <20200509083654.5178-1-chao.hao@mediatek.com> References: <20200509083654.5178-1-chao.hao@mediatek.com> MIME-Version: 1.0 X-TM-SNTS-SMTP: E19A0868E74894A70832DA78C80DD7477DE8089A3E3F8BB4F0F02F09EFE108A42000:8 X-MTK: N Cc: devicetree@vger.kernel.org, FY Yang , wsd_upstream@mediatek.com, linux-kernel@vger.kernel.org, Chao Hao , iommu@lists.linux-foundation.org, linux-mediatek@lists.infradead.org, Jun Yan , linux-arm-kernel@lists.infradead.org X-BeenThere: iommu@lists.linux-foundation.org X-Mailman-Version: 2.1.15 Precedence: list List-Id: Development issues for Linux IOMMU support List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Errors-To: iommu-bounces@lists.linux-foundation.org Sender: "iommu" This patch adds description for MT6779 IOMMU. MT6779 has two iommus, they are mm_iommu and apu_iommu which both use ARM Short-Descriptor translation format. In addition, mm_iommu and apu_iommu are two independent HW instance , we need to set them separately. The MT6779 IOMMU hardware diagram is as below, it is only a brief diagram about iommu, it don't focus on the part of smi_larb, so I don't describe the smi_larb detailedly. EMI | -------------------------------------- | | MM_IOMMU APU_IOMMU | | SMI_COMMOM----------- APU_BUS | | | SMI_LARB(0~11) | | | | | | | -------------- | | | | | Multimedia engine CCU VPU MDLA EMDA All the connections are hardware fixed, software can not adjust it. Change since v2: 1. Delete unused definition, ex: M4U_LARB12_ID, M4U_LARB13_ID, CCU, VPU, MDLA, EDMA Change since v1: 1. Delete M4U_PORT_UNKNOWN define because of not use it. 2. Correct coding format: ex: /*larb3-VENC*/ --> /* larb3-VENC */ Signed-off-by: Chao Hao Reviewed-by: Rob Herring --- .../bindings/iommu/mediatek,iommu.txt | 2 + include/dt-bindings/memory/mt6779-larb-port.h | 206 ++++++++++++++++++ 2 files changed, 208 insertions(+) create mode 100644 include/dt-bindings/memory/mt6779-larb-port.h diff --git a/Documentation/devicetree/bindings/iommu/mediatek,iommu.txt b/Documentation/devicetree/bindings/iommu/mediatek,iommu.txt index ce59a505f5a4..c1ccd8582eb2 100644 --- a/Documentation/devicetree/bindings/iommu/mediatek,iommu.txt +++ b/Documentation/devicetree/bindings/iommu/mediatek,iommu.txt @@ -58,6 +58,7 @@ Required properties: - compatible : must be one of the following string: "mediatek,mt2701-m4u" for mt2701 which uses generation one m4u HW. "mediatek,mt2712-m4u" for mt2712 which uses generation two m4u HW. + "mediatek,mt6779-m4u" for mt6779 which uses generation two m4u HW. "mediatek,mt7623-m4u", "mediatek,mt2701-m4u" for mt7623 which uses generation one m4u HW. "mediatek,mt8173-m4u" for mt8173 which uses generation two m4u HW. @@ -78,6 +79,7 @@ Required properties: Specifies the mtk_m4u_id as defined in dt-binding/memory/mt2701-larb-port.h for mt2701, mt7623 dt-binding/memory/mt2712-larb-port.h for mt2712, + dt-binding/memory/mt6779-larb-port.h for mt6779, dt-binding/memory/mt8173-larb-port.h for mt8173, and dt-binding/memory/mt8183-larb-port.h for mt8183. diff --git a/include/dt-bindings/memory/mt6779-larb-port.h b/include/dt-bindings/memory/mt6779-larb-port.h new file mode 100644 index 000000000000..2ad0899fbf2f --- /dev/null +++ b/include/dt-bindings/memory/mt6779-larb-port.h @@ -0,0 +1,206 @@ +/* SPDX-License-Identifier: GPL-2.0 */ +/* + * Copyright (c) 2019 MediaTek Inc. + * Author: Chao Hao + */ + +#ifndef _DTS_IOMMU_PORT_MT6779_H_ +#define _DTS_IOMMU_PORT_MT6779_H_ + +#define MTK_M4U_ID(larb, port) (((larb) << 5) | (port)) + +#define M4U_LARB0_ID 0 +#define M4U_LARB1_ID 1 +#define M4U_LARB2_ID 2 +#define M4U_LARB3_ID 3 +#define M4U_LARB4_ID 4 +#define M4U_LARB5_ID 5 +#define M4U_LARB6_ID 6 +#define M4U_LARB7_ID 7 +#define M4U_LARB8_ID 8 +#define M4U_LARB9_ID 9 +#define M4U_LARB10_ID 10 +#define M4U_LARB11_ID 11 + +/* larb0 */ +#define M4U_PORT_DISP_POSTMASK0 MTK_M4U_ID(M4U_LARB0_ID, 0) +#define M4U_PORT_DISP_OVL0_HDR MTK_M4U_ID(M4U_LARB0_ID, 1) +#define M4U_PORT_DISP_OVL1_HDR MTK_M4U_ID(M4U_LARB0_ID, 2) +#define M4U_PORT_DISP_OVL0 MTK_M4U_ID(M4U_LARB0_ID, 3) +#define M4U_PORT_DISP_OVL1 MTK_M4U_ID(M4U_LARB0_ID, 4) +#define M4U_PORT_DISP_PVRIC0 MTK_M4U_ID(M4U_LARB0_ID, 5) +#define M4U_PORT_DISP_RDMA0 MTK_M4U_ID(M4U_LARB0_ID, 6) +#define M4U_PORT_DISP_WDMA0 MTK_M4U_ID(M4U_LARB0_ID, 7) +#define M4U_PORT_DISP_FAKE0 MTK_M4U_ID(M4U_LARB0_ID, 8) + +/* larb1 */ +#define M4U_PORT_DISP_OVL0_2L_HDR MTK_M4U_ID(M4U_LARB1_ID, 0) +#define M4U_PORT_DISP_OVL1_2L_HDR MTK_M4U_ID(M4U_LARB1_ID, 1) +#define M4U_PORT_DISP_OVL0_2L MTK_M4U_ID(M4U_LARB1_ID, 2) +#define M4U_PORT_DISP_OVL1_2L MTK_M4U_ID(M4U_LARB1_ID, 3) +#define M4U_PORT_DISP_RDMA1 MTK_M4U_ID(M4U_LARB1_ID, 4) +#define M4U_PORT_MDP_PVRIC0 MTK_M4U_ID(M4U_LARB1_ID, 5) +#define M4U_PORT_MDP_PVRIC1 MTK_M4U_ID(M4U_LARB1_ID, 6) +#define M4U_PORT_MDP_RDMA0 MTK_M4U_ID(M4U_LARB1_ID, 7) +#define M4U_PORT_MDP_RDMA1 MTK_M4U_ID(M4U_LARB1_ID, 8) +#define M4U_PORT_MDP_WROT0_R MTK_M4U_ID(M4U_LARB1_ID, 9) +#define M4U_PORT_MDP_WROT0_W MTK_M4U_ID(M4U_LARB1_ID, 10) +#define M4U_PORT_MDP_WROT1_R MTK_M4U_ID(M4U_LARB1_ID, 11) +#define M4U_PORT_MDP_WROT1_W MTK_M4U_ID(M4U_LARB1_ID, 12) +#define M4U_PORT_DISP_FAKE1 MTK_M4U_ID(M4U_LARB1_ID, 13) + +/* larb2-VDEC */ +#define M4U_PORT_HW_VDEC_MC_EXT MTK_M4U_ID(M4U_LARB2_ID, 0) +#define M4U_PORT_HW_VDEC_UFO_EXT MTK_M4U_ID(M4U_LARB2_ID, 1) +#define M4U_PORT_HW_VDEC_PP_EXT MTK_M4U_ID(M4U_LARB2_ID, 2) +#define M4U_PORT_HW_VDEC_PRED_RD_EXT MTK_M4U_ID(M4U_LARB2_ID, 3) +#define M4U_PORT_HW_VDEC_PRED_WR_EXT MTK_M4U_ID(M4U_LARB2_ID, 4) +#define M4U_PORT_HW_VDEC_PPWRAP_EXT MTK_M4U_ID(M4U_LARB2_ID, 5) +#define M4U_PORT_HW_VDEC_TILE_EXT MTK_M4U_ID(M4U_LARB2_ID, 6) +#define M4U_PORT_HW_VDEC_VLD_EXT MTK_M4U_ID(M4U_LARB2_ID, 7) +#define M4U_PORT_HW_VDEC_VLD2_EXT MTK_M4U_ID(M4U_LARB2_ID, 8) +#define M4U_PORT_HW_VDEC_AVC_MV_EXT MTK_M4U_ID(M4U_LARB2_ID, 9) +#define M4U_PORT_HW_VDEC_UFO_ENC_EXT MTK_M4U_ID(M4U_LARB2_ID, 10) +#define M4U_PORT_HW_VDEC_RG_CTRL_DMA_EXT MTK_M4U_ID(M4U_LARB2_ID, 11) + +/* larb3-VENC */ +#define M4U_PORT_VENC_RCPU MTK_M4U_ID(M4U_LARB3_ID, 0) +#define M4U_PORT_VENC_REC MTK_M4U_ID(M4U_LARB3_ID, 1) +#define M4U_PORT_VENC_BSDMA MTK_M4U_ID(M4U_LARB3_ID, 2) +#define M4U_PORT_VENC_SV_COMV MTK_M4U_ID(M4U_LARB3_ID, 3) +#define M4U_PORT_VENC_RD_COMV MTK_M4U_ID(M4U_LARB3_ID, 4) +#define M4U_PORT_VENC_NBM_RDMA MTK_M4U_ID(M4U_LARB3_ID, 5) +#define M4U_PORT_VENC_NBM_RDMA_LITE MTK_M4U_ID(M4U_LARB3_ID, 6) +#define M4U_PORT_JPGENC_Y_RDMA MTK_M4U_ID(M4U_LARB3_ID, 7) +#define M4U_PORT_JPGENC_C_RDMA MTK_M4U_ID(M4U_LARB3_ID, 8) +#define M4U_PORT_JPGENC_Q_TABLE MTK_M4U_ID(M4U_LARB3_ID, 9) +#define M4U_PORT_JPGENC_BSDMA MTK_M4U_ID(M4U_LARB3_ID, 10) +#define M4U_PORT_JPGDEC_WDMA MTK_M4U_ID(M4U_LARB3_ID, 11) +#define M4U_PORT_JPGDEC_BSDMA MTK_M4U_ID(M4U_LARB3_ID, 12) +#define M4U_PORT_VENC_NBM_WDMA MTK_M4U_ID(M4U_LARB3_ID, 13) +#define M4U_PORT_VENC_NBM_WDMA_LITE MTK_M4U_ID(M4U_LARB3_ID, 14) +#define M4U_PORT_VENC_CUR_LUMA MTK_M4U_ID(M4U_LARB3_ID, 15) +#define M4U_PORT_VENC_CUR_CHROMA MTK_M4U_ID(M4U_LARB3_ID, 16) +#define M4U_PORT_VENC_REF_LUMA MTK_M4U_ID(M4U_LARB3_ID, 17) +#define M4U_PORT_VENC_REF_CHROMA MTK_M4U_ID(M4U_LARB3_ID, 18) + +/* larb4-dummy */ + +/* larb5-IMG */ +#define M4U_PORT_IMGI_D1 MTK_M4U_ID(M4U_LARB5_ID, 0) +#define M4U_PORT_IMGBI_D1 MTK_M4U_ID(M4U_LARB5_ID, 1) +#define M4U_PORT_DMGI_D1 MTK_M4U_ID(M4U_LARB5_ID, 2) +#define M4U_PORT_DEPI_D1 MTK_M4U_ID(M4U_LARB5_ID, 3) +#define M4U_PORT_LCEI_D1 MTK_M4U_ID(M4U_LARB5_ID, 4) +#define M4U_PORT_SMTI_D1 MTK_M4U_ID(M4U_LARB5_ID, 5) +#define M4U_PORT_SMTO_D2 MTK_M4U_ID(M4U_LARB5_ID, 6) +#define M4U_PORT_SMTO_D1 MTK_M4U_ID(M4U_LARB5_ID, 7) +#define M4U_PORT_CRZO_D1 MTK_M4U_ID(M4U_LARB5_ID, 8) +#define M4U_PORT_IMG3O_D1 MTK_M4U_ID(M4U_LARB5_ID, 9) +#define M4U_PORT_VIPI_D1 MTK_M4U_ID(M4U_LARB5_ID, 10) +#define M4U_PORT_WPE_RDMA1 MTK_M4U_ID(M4U_LARB5_ID, 11) +#define M4U_PORT_WPE_RDMA0 MTK_M4U_ID(M4U_LARB5_ID, 12) +#define M4U_PORT_WPE_WDMA MTK_M4U_ID(M4U_LARB5_ID, 13) +#define M4U_PORT_TIMGO_D1 MTK_M4U_ID(M4U_LARB5_ID, 14) +#define M4U_PORT_MFB_RDMA0 MTK_M4U_ID(M4U_LARB5_ID, 15) +#define M4U_PORT_MFB_RDMA1 MTK_M4U_ID(M4U_LARB5_ID, 16) +#define M4U_PORT_MFB_RDMA2 MTK_M4U_ID(M4U_LARB5_ID, 17) +#define M4U_PORT_MFB_RDMA3 MTK_M4U_ID(M4U_LARB5_ID, 18) +#define M4U_PORT_MFB_WDMA MTK_M4U_ID(M4U_LARB5_ID, 19) +#define M4U_PORT_RESERVE1 MTK_M4U_ID(M4U_LARB5_ID, 20) +#define M4U_PORT_RESERVE2 MTK_M4U_ID(M4U_LARB5_ID, 21) +#define M4U_PORT_RESERVE3 MTK_M4U_ID(M4U_LARB5_ID, 22) +#define M4U_PORT_RESERVE4 MTK_M4U_ID(M4U_LARB5_ID, 23) +#define M4U_PORT_RESERVE5 MTK_M4U_ID(M4U_LARB5_ID, 24) +#define M4U_PORT_RESERVE6 MTK_M4U_ID(M4U_LARB5_ID, 25) + +/* larb6-IMG-VPU */ +#define M4U_PORT_IMG_IPUO MTK_M4U_ID(M4U_LARB6_ID, 0) +#define M4U_PORT_IMG_IPU3O MTK_M4U_ID(M4U_LARB6_ID, 1) +#define M4U_PORT_IMG_IPUI MTK_M4U_ID(M4U_LARB6_ID, 2) + +/* larb7-DVS */ +#define M4U_PORT_DVS_RDMA MTK_M4U_ID(M4U_LARB7_ID, 0) +#define M4U_PORT_DVS_WDMA MTK_M4U_ID(M4U_LARB7_ID, 1) +#define M4U_PORT_DVP_RDMA MTK_M4U_ID(M4U_LARB7_ID, 2) +#define M4U_PORT_DVP_WDMA MTK_M4U_ID(M4U_LARB7_ID, 3) + +/* larb8-IPESYS */ +#define M4U_PORT_FDVT_RDA MTK_M4U_ID(M4U_LARB8_ID, 0) +#define M4U_PORT_FDVT_RDB MTK_M4U_ID(M4U_LARB8_ID, 1) +#define M4U_PORT_FDVT_WRA MTK_M4U_ID(M4U_LARB8_ID, 2) +#define M4U_PORT_FDVT_WRB MTK_M4U_ID(M4U_LARB8_ID, 3) +#define M4U_PORT_FE_RD0 MTK_M4U_ID(M4U_LARB8_ID, 4) +#define M4U_PORT_FE_RD1 MTK_M4U_ID(M4U_LARB8_ID, 5) +#define M4U_PORT_FE_WR0 MTK_M4U_ID(M4U_LARB8_ID, 6) +#define M4U_PORT_FE_WR1 MTK_M4U_ID(M4U_LARB8_ID, 7) +#define M4U_PORT_RSC_RDMA0 MTK_M4U_ID(M4U_LARB8_ID, 8) +#define M4U_PORT_RSC_WDMA MTK_M4U_ID(M4U_LARB8_ID, 9) + +/* larb9-CAM */ +#define M4U_PORT_CAM_IMGO_R1_C MTK_M4U_ID(M4U_LARB9_ID, 0) +#define M4U_PORT_CAM_RRZO_R1_C MTK_M4U_ID(M4U_LARB9_ID, 1) +#define M4U_PORT_CAM_LSCI_R1_C MTK_M4U_ID(M4U_LARB9_ID, 2) +#define M4U_PORT_CAM_BPCI_R1_C MTK_M4U_ID(M4U_LARB9_ID, 3) +#define M4U_PORT_CAM_YUVO_R1_C MTK_M4U_ID(M4U_LARB9_ID, 4) +#define M4U_PORT_CAM_UFDI_R2_C MTK_M4U_ID(M4U_LARB9_ID, 5) +#define M4U_PORT_CAM_RAWI_R2_C MTK_M4U_ID(M4U_LARB9_ID, 6) +#define M4U_PORT_CAM_RAWI_R5_C MTK_M4U_ID(M4U_LARB9_ID, 7) +#define M4U_PORT_CAM_CAMSV_1 MTK_M4U_ID(M4U_LARB9_ID, 8) +#define M4U_PORT_CAM_CAMSV_2 MTK_M4U_ID(M4U_LARB9_ID, 9) +#define M4U_PORT_CAM_CAMSV_3 MTK_M4U_ID(M4U_LARB9_ID, 10) +#define M4U_PORT_CAM_CAMSV_4 MTK_M4U_ID(M4U_LARB9_ID, 11) +#define M4U_PORT_CAM_CAMSV_5 MTK_M4U_ID(M4U_LARB9_ID, 12) +#define M4U_PORT_CAM_CAMSV_6 MTK_M4U_ID(M4U_LARB9_ID, 13) +#define M4U_PORT_CAM_AAO_R1_C MTK_M4U_ID(M4U_LARB9_ID, 14) +#define M4U_PORT_CAM_AFO_R1_C MTK_M4U_ID(M4U_LARB9_ID, 15) +#define M4U_PORT_CAM_FLKO_R1_C MTK_M4U_ID(M4U_LARB9_ID, 16) +#define M4U_PORT_CAM_LCESO_R1_C MTK_M4U_ID(M4U_LARB9_ID, 17) +#define M4U_PORT_CAM_CRZO_R1_C MTK_M4U_ID(M4U_LARB9_ID, 18) +#define M4U_PORT_CAM_LTMSO_R1_C MTK_M4U_ID(M4U_LARB9_ID, 19) +#define M4U_PORT_CAM_RSSO_R1_C MTK_M4U_ID(M4U_LARB9_ID, 20) +#define M4U_PORT_CAM_CCUI MTK_M4U_ID(M4U_LARB9_ID, 21) +#define M4U_PORT_CAM_CCUO MTK_M4U_ID(M4U_LARB9_ID, 22) +#define M4U_PORT_CAM_FAKE MTK_M4U_ID(M4U_LARB9_ID, 23) + +/* larb10-CAM_A */ +#define M4U_PORT_CAM_IMGO_R1_A MTK_M4U_ID(M4U_LARB10_ID, 0) +#define M4U_PORT_CAM_RRZO_R1_A MTK_M4U_ID(M4U_LARB10_ID, 1) +#define M4U_PORT_CAM_LSCI_R1_A MTK_M4U_ID(M4U_LARB10_ID, 2) +#define M4U_PORT_CAM_BPCI_R1_A MTK_M4U_ID(M4U_LARB10_ID, 3) +#define M4U_PORT_CAM_YUVO_R1_A MTK_M4U_ID(M4U_LARB10_ID, 4) +#define M4U_PORT_CAM_UFDI_R2_A MTK_M4U_ID(M4U_LARB10_ID, 5) +#define M4U_PORT_CAM_RAWI_R2_A MTK_M4U_ID(M4U_LARB10_ID, 6) +#define M4U_PORT_CAM_RAWI_R5_A MTK_M4U_ID(M4U_LARB10_ID, 7) +#define M4U_PORT_CAM_IMGO_R1_B MTK_M4U_ID(M4U_LARB10_ID, 8) +#define M4U_PORT_CAM_RRZO_R1_B MTK_M4U_ID(M4U_LARB10_ID, 9) +#define M4U_PORT_CAM_LSCI_R1_B MTK_M4U_ID(M4U_LARB10_ID, 10) +#define M4U_PORT_CAM_BPCI_R1_B MTK_M4U_ID(M4U_LARB10_ID, 11) +#define M4U_PORT_CAM_YUVO_R1_B MTK_M4U_ID(M4U_LARB10_ID, 12) +#define M4U_PORT_CAM_UFDI_R2_B MTK_M4U_ID(M4U_LARB10_ID, 13) +#define M4U_PORT_CAM_RAWI_R2_B MTK_M4U_ID(M4U_LARB10_ID, 14) +#define M4U_PORT_CAM_RAWI_R5_B MTK_M4U_ID(M4U_LARB10_ID, 15) +#define M4U_PORT_CAM_CAMSV_0 MTK_M4U_ID(M4U_LARB10_ID, 16) +#define M4U_PORT_CAM_AAO_R1_A MTK_M4U_ID(M4U_LARB10_ID, 17) +#define M4U_PORT_CAM_AFO_R1_A MTK_M4U_ID(M4U_LARB10_ID, 18) +#define M4U_PORT_CAM_FLKO_R1_A MTK_M4U_ID(M4U_LARB10_ID, 19) +#define M4U_PORT_CAM_LCESO_R1_A MTK_M4U_ID(M4U_LARB10_ID, 20) +#define M4U_PORT_CAM_CRZO_R1_A MTK_M4U_ID(M4U_LARB10_ID, 21) +#define M4U_PORT_CAM_AAO_R1_B MTK_M4U_ID(M4U_LARB10_ID, 22) +#define M4U_PORT_CAM_AFO_R1_B MTK_M4U_ID(M4U_LARB10_ID, 23) +#define M4U_PORT_CAM_FLKO_R1_B MTK_M4U_ID(M4U_LARB10_ID, 24) +#define M4U_PORT_CAM_LCESO_R1_B MTK_M4U_ID(M4U_LARB10_ID, 25) +#define M4U_PORT_CAM_CRZO_R1_B MTK_M4U_ID(M4U_LARB10_ID, 26) +#define M4U_PORT_CAM_LTMSO_R1_A MTK_M4U_ID(M4U_LARB10_ID, 27) +#define M4U_PORT_CAM_RSSO_R1_A MTK_M4U_ID(M4U_LARB10_ID, 28) +#define M4U_PORT_CAM_LTMSO_R1_B MTK_M4U_ID(M4U_LARB10_ID, 29) +#define M4U_PORT_CAM_RSSO_R1_B MTK_M4U_ID(M4U_LARB10_ID, 30) + +/* larb11-CAM-VPU */ +#define M4U_PORT_CAM_IPUO MTK_M4U_ID(M4U_LARB11_ID, 0) +#define M4U_PORT_CAM_IPU2O MTK_M4U_ID(M4U_LARB11_ID, 1) +#define M4U_PORT_CAM_IPU3O MTK_M4U_ID(M4U_LARB11_ID, 2) +#define M4U_PORT_CAM_IPUI MTK_M4U_ID(M4U_LARB11_ID, 3) +#define M4U_PORT_CAM_IPU2I MTK_M4U_ID(M4U_LARB11_ID, 4) + +#endif -- 2.18.0 _______________________________________________ iommu mailing list iommu@lists.linux-foundation.org https://lists.linuxfoundation.org/mailman/listinfo/iommu From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-9.0 required=3.0 tests=DKIMWL_WL_HIGH,DKIM_SIGNED, DKIM_VALID,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_PATCH,MAILING_LIST_MULTI, SIGNED_OFF_BY,SPF_HELO_NONE,SPF_PASS,UNPARSEABLE_RELAY,UPPERCASE_50_75, USER_AGENT_GIT autolearn=unavailable autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 5E7F3C28CBC for ; Sat, 9 May 2020 08:40:36 +0000 (UTC) Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 28B872495C for ; Sat, 9 May 2020 08:40:36 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (2048-bit key) header.d=lists.infradead.org header.i=@lists.infradead.org header.b="ikHjU3OU"; dkim=fail reason="signature verification failed" (1024-bit key) header.d=mediatek.com header.i=@mediatek.com header.b="oDUCeNQM" DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org 28B872495C Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=mediatek.com Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-mediatek-bounces+linux-mediatek=archiver.kernel.org@lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20170209; h=Sender: Content-Transfer-Encoding:Content-Type:Cc:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To: Message-ID:Date:Subject:To:From:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=TTqP+VjzR0BQ5DB0fW1c44PkpvxtHULU/3rHVPw7i8M=; b=ikHjU3OUJI/FeD iZS166Cdn0ZqJitY8ywTdKhs2hPiKemKmC7Mhtm1ok+fY9n3o8F5F0k26qr/vZZ/bfvXd22dohRYs 3PAvJ51RvyBWDMXiZ2i27pIq8oYC89RmVc/5vz+hy4TbQs/YjTJj1KazTmZA5IsyMhDlLR0blUj7t 4I8i68UXTtBH2h/h4z47fYSjmfBYNfXOfLm2TBIoy6LH7bl5pxLzfMBcothYITaAu0Ozjdo+ZGs86 lMnQyUaNSZAFgda9U9cP+OQyUiLdDjdfO9SrgNvIUM8AHRyb5d7WOeOo0o4DQZ0KDhARMw4mr9LKX 3Pwfq+gpBoo8aR494Vzg==; Received: from localhost ([127.0.0.1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.92.3 #3 (Red Hat Linux)) id 1jXL23-00044w-KX; Sat, 09 May 2020 08:40:27 +0000 Received: from mailgw01.mediatek.com ([216.200.240.184]) by bombadil.infradead.org with esmtps (Exim 4.92.3 #3 (Red Hat Linux)) id 1jXL1l-0003DB-Gq; Sat, 09 May 2020 08:40:11 +0000 X-UUID: 0cbdfb6f1d9b4d7c96b342d13088811c-20200509 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=Content-Transfer-Encoding:Content-Type:MIME-Version:References:In-Reply-To:Message-ID:Date:Subject:CC:To:From; bh=uAg2++jay26UB72gUcfyb480NViM/1g2zNGnOc4qDes=; b=oDUCeNQMF6sSle1rz017zzM+h3uXjE5jhFdGtc22yaTUYYIOPIUker4ROi5oGVMXYJKM727Cm1ixxWSshog/2IQsFa2AhpgWs5AAil05JI545Njdz+UTnh8SLskfccvBpIsOsaee0loxkSOxxlVvp2lf2cprYQj81QJet02cQog=; X-UUID: 0cbdfb6f1d9b4d7c96b342d13088811c-20200509 Received: from mtkcas68.mediatek.inc [(172.29.94.19)] by mailgw01.mediatek.com (envelope-from ) (musrelay.mediatek.com ESMTP with TLS) with ESMTP id 1265616876; Sat, 09 May 2020 00:40:00 -0800 Received: from MTKMBS01N2.mediatek.inc (172.21.101.79) by MTKMBS62DR.mediatek.inc (172.29.94.18) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Sat, 9 May 2020 01:40:03 -0700 Received: from mtkcas08.mediatek.inc (172.21.101.126) by mtkmbs01n2.mediatek.inc (172.21.101.79) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Sat, 9 May 2020 16:40:02 +0800 Received: from localhost.localdomain (10.15.20.246) by mtkcas08.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1497.2 via Frontend Transport; Sat, 9 May 2020 16:40:01 +0800 From: Chao Hao To: Joerg Roedel , Rob Herring , "Matthias Brugger" Subject: [PATCH v3 1/7] dt-bindings: mediatek: Add bindings for MT6779 Date: Sat, 9 May 2020 16:36:48 +0800 Message-ID: <20200509083654.5178-2-chao.hao@mediatek.com> X-Mailer: git-send-email 2.18.0 In-Reply-To: <20200509083654.5178-1-chao.hao@mediatek.com> References: <20200509083654.5178-1-chao.hao@mediatek.com> MIME-Version: 1.0 X-TM-SNTS-SMTP: E19A0868E74894A70832DA78C80DD7477DE8089A3E3F8BB4F0F02F09EFE108A42000:8 X-MTK: N X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20200509_014009_576005_0456C7A8 X-CRM114-Status: GOOD ( 13.05 ) X-BeenThere: linux-mediatek@lists.infradead.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: devicetree@vger.kernel.org, FY Yang , wsd_upstream@mediatek.com, linux-kernel@vger.kernel.org, Chao Hao , iommu@lists.linux-foundation.org, linux-mediatek@lists.infradead.org, Yong Wu , Jun Yan , linux-arm-kernel@lists.infradead.org Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: "Linux-mediatek" Errors-To: linux-mediatek-bounces+linux-mediatek=archiver.kernel.org@lists.infradead.org This patch adds description for MT6779 IOMMU. MT6779 has two iommus, they are mm_iommu and apu_iommu which both use ARM Short-Descriptor translation format. In addition, mm_iommu and apu_iommu are two independent HW instance , we need to set them separately. The MT6779 IOMMU hardware diagram is as below, it is only a brief diagram about iommu, it don't focus on the part of smi_larb, so I don't describe the smi_larb detailedly. EMI | -------------------------------------- | | MM_IOMMU APU_IOMMU | | SMI_COMMOM----------- APU_BUS | | | SMI_LARB(0~11) | | | | | | | -------------- | | | | | Multimedia engine CCU VPU MDLA EMDA All the connections are hardware fixed, software can not adjust it. Change since v2: 1. Delete unused definition, ex: M4U_LARB12_ID, M4U_LARB13_ID, CCU, VPU, MDLA, EDMA Change since v1: 1. Delete M4U_PORT_UNKNOWN define because of not use it. 2. Correct coding format: ex: /*larb3-VENC*/ --> /* larb3-VENC */ Signed-off-by: Chao Hao Reviewed-by: Rob Herring --- .../bindings/iommu/mediatek,iommu.txt | 2 + include/dt-bindings/memory/mt6779-larb-port.h | 206 ++++++++++++++++++ 2 files changed, 208 insertions(+) create mode 100644 include/dt-bindings/memory/mt6779-larb-port.h diff --git a/Documentation/devicetree/bindings/iommu/mediatek,iommu.txt b/Documentation/devicetree/bindings/iommu/mediatek,iommu.txt index ce59a505f5a4..c1ccd8582eb2 100644 --- a/Documentation/devicetree/bindings/iommu/mediatek,iommu.txt +++ b/Documentation/devicetree/bindings/iommu/mediatek,iommu.txt @@ -58,6 +58,7 @@ Required properties: - compatible : must be one of the following string: "mediatek,mt2701-m4u" for mt2701 which uses generation one m4u HW. "mediatek,mt2712-m4u" for mt2712 which uses generation two m4u HW. + "mediatek,mt6779-m4u" for mt6779 which uses generation two m4u HW. "mediatek,mt7623-m4u", "mediatek,mt2701-m4u" for mt7623 which uses generation one m4u HW. "mediatek,mt8173-m4u" for mt8173 which uses generation two m4u HW. @@ -78,6 +79,7 @@ Required properties: Specifies the mtk_m4u_id as defined in dt-binding/memory/mt2701-larb-port.h for mt2701, mt7623 dt-binding/memory/mt2712-larb-port.h for mt2712, + dt-binding/memory/mt6779-larb-port.h for mt6779, dt-binding/memory/mt8173-larb-port.h for mt8173, and dt-binding/memory/mt8183-larb-port.h for mt8183. diff --git a/include/dt-bindings/memory/mt6779-larb-port.h b/include/dt-bindings/memory/mt6779-larb-port.h new file mode 100644 index 000000000000..2ad0899fbf2f --- /dev/null +++ b/include/dt-bindings/memory/mt6779-larb-port.h @@ -0,0 +1,206 @@ +/* SPDX-License-Identifier: GPL-2.0 */ +/* + * Copyright (c) 2019 MediaTek Inc. + * Author: Chao Hao + */ + +#ifndef _DTS_IOMMU_PORT_MT6779_H_ +#define _DTS_IOMMU_PORT_MT6779_H_ + +#define MTK_M4U_ID(larb, port) (((larb) << 5) | (port)) + +#define M4U_LARB0_ID 0 +#define M4U_LARB1_ID 1 +#define M4U_LARB2_ID 2 +#define M4U_LARB3_ID 3 +#define M4U_LARB4_ID 4 +#define M4U_LARB5_ID 5 +#define M4U_LARB6_ID 6 +#define M4U_LARB7_ID 7 +#define M4U_LARB8_ID 8 +#define M4U_LARB9_ID 9 +#define M4U_LARB10_ID 10 +#define M4U_LARB11_ID 11 + +/* larb0 */ +#define M4U_PORT_DISP_POSTMASK0 MTK_M4U_ID(M4U_LARB0_ID, 0) +#define M4U_PORT_DISP_OVL0_HDR MTK_M4U_ID(M4U_LARB0_ID, 1) +#define M4U_PORT_DISP_OVL1_HDR MTK_M4U_ID(M4U_LARB0_ID, 2) +#define M4U_PORT_DISP_OVL0 MTK_M4U_ID(M4U_LARB0_ID, 3) +#define M4U_PORT_DISP_OVL1 MTK_M4U_ID(M4U_LARB0_ID, 4) +#define M4U_PORT_DISP_PVRIC0 MTK_M4U_ID(M4U_LARB0_ID, 5) +#define M4U_PORT_DISP_RDMA0 MTK_M4U_ID(M4U_LARB0_ID, 6) +#define M4U_PORT_DISP_WDMA0 MTK_M4U_ID(M4U_LARB0_ID, 7) +#define M4U_PORT_DISP_FAKE0 MTK_M4U_ID(M4U_LARB0_ID, 8) + +/* larb1 */ +#define M4U_PORT_DISP_OVL0_2L_HDR MTK_M4U_ID(M4U_LARB1_ID, 0) +#define M4U_PORT_DISP_OVL1_2L_HDR MTK_M4U_ID(M4U_LARB1_ID, 1) +#define M4U_PORT_DISP_OVL0_2L MTK_M4U_ID(M4U_LARB1_ID, 2) +#define M4U_PORT_DISP_OVL1_2L MTK_M4U_ID(M4U_LARB1_ID, 3) +#define M4U_PORT_DISP_RDMA1 MTK_M4U_ID(M4U_LARB1_ID, 4) +#define M4U_PORT_MDP_PVRIC0 MTK_M4U_ID(M4U_LARB1_ID, 5) +#define M4U_PORT_MDP_PVRIC1 MTK_M4U_ID(M4U_LARB1_ID, 6) +#define M4U_PORT_MDP_RDMA0 MTK_M4U_ID(M4U_LARB1_ID, 7) +#define M4U_PORT_MDP_RDMA1 MTK_M4U_ID(M4U_LARB1_ID, 8) +#define M4U_PORT_MDP_WROT0_R MTK_M4U_ID(M4U_LARB1_ID, 9) +#define M4U_PORT_MDP_WROT0_W MTK_M4U_ID(M4U_LARB1_ID, 10) +#define M4U_PORT_MDP_WROT1_R MTK_M4U_ID(M4U_LARB1_ID, 11) +#define M4U_PORT_MDP_WROT1_W MTK_M4U_ID(M4U_LARB1_ID, 12) +#define M4U_PORT_DISP_FAKE1 MTK_M4U_ID(M4U_LARB1_ID, 13) + +/* larb2-VDEC */ +#define M4U_PORT_HW_VDEC_MC_EXT MTK_M4U_ID(M4U_LARB2_ID, 0) +#define M4U_PORT_HW_VDEC_UFO_EXT MTK_M4U_ID(M4U_LARB2_ID, 1) +#define M4U_PORT_HW_VDEC_PP_EXT MTK_M4U_ID(M4U_LARB2_ID, 2) +#define M4U_PORT_HW_VDEC_PRED_RD_EXT MTK_M4U_ID(M4U_LARB2_ID, 3) +#define M4U_PORT_HW_VDEC_PRED_WR_EXT MTK_M4U_ID(M4U_LARB2_ID, 4) +#define M4U_PORT_HW_VDEC_PPWRAP_EXT MTK_M4U_ID(M4U_LARB2_ID, 5) +#define M4U_PORT_HW_VDEC_TILE_EXT MTK_M4U_ID(M4U_LARB2_ID, 6) +#define M4U_PORT_HW_VDEC_VLD_EXT MTK_M4U_ID(M4U_LARB2_ID, 7) +#define M4U_PORT_HW_VDEC_VLD2_EXT MTK_M4U_ID(M4U_LARB2_ID, 8) +#define M4U_PORT_HW_VDEC_AVC_MV_EXT MTK_M4U_ID(M4U_LARB2_ID, 9) +#define M4U_PORT_HW_VDEC_UFO_ENC_EXT MTK_M4U_ID(M4U_LARB2_ID, 10) +#define M4U_PORT_HW_VDEC_RG_CTRL_DMA_EXT MTK_M4U_ID(M4U_LARB2_ID, 11) + +/* larb3-VENC */ +#define M4U_PORT_VENC_RCPU MTK_M4U_ID(M4U_LARB3_ID, 0) +#define M4U_PORT_VENC_REC MTK_M4U_ID(M4U_LARB3_ID, 1) +#define M4U_PORT_VENC_BSDMA MTK_M4U_ID(M4U_LARB3_ID, 2) +#define M4U_PORT_VENC_SV_COMV MTK_M4U_ID(M4U_LARB3_ID, 3) +#define M4U_PORT_VENC_RD_COMV MTK_M4U_ID(M4U_LARB3_ID, 4) +#define M4U_PORT_VENC_NBM_RDMA MTK_M4U_ID(M4U_LARB3_ID, 5) +#define M4U_PORT_VENC_NBM_RDMA_LITE MTK_M4U_ID(M4U_LARB3_ID, 6) +#define M4U_PORT_JPGENC_Y_RDMA MTK_M4U_ID(M4U_LARB3_ID, 7) +#define M4U_PORT_JPGENC_C_RDMA MTK_M4U_ID(M4U_LARB3_ID, 8) +#define M4U_PORT_JPGENC_Q_TABLE MTK_M4U_ID(M4U_LARB3_ID, 9) +#define M4U_PORT_JPGENC_BSDMA MTK_M4U_ID(M4U_LARB3_ID, 10) +#define M4U_PORT_JPGDEC_WDMA MTK_M4U_ID(M4U_LARB3_ID, 11) +#define M4U_PORT_JPGDEC_BSDMA MTK_M4U_ID(M4U_LARB3_ID, 12) +#define M4U_PORT_VENC_NBM_WDMA MTK_M4U_ID(M4U_LARB3_ID, 13) +#define M4U_PORT_VENC_NBM_WDMA_LITE MTK_M4U_ID(M4U_LARB3_ID, 14) +#define M4U_PORT_VENC_CUR_LUMA MTK_M4U_ID(M4U_LARB3_ID, 15) +#define M4U_PORT_VENC_CUR_CHROMA MTK_M4U_ID(M4U_LARB3_ID, 16) +#define M4U_PORT_VENC_REF_LUMA MTK_M4U_ID(M4U_LARB3_ID, 17) +#define M4U_PORT_VENC_REF_CHROMA MTK_M4U_ID(M4U_LARB3_ID, 18) + +/* larb4-dummy */ + +/* larb5-IMG */ +#define M4U_PORT_IMGI_D1 MTK_M4U_ID(M4U_LARB5_ID, 0) +#define M4U_PORT_IMGBI_D1 MTK_M4U_ID(M4U_LARB5_ID, 1) +#define M4U_PORT_DMGI_D1 MTK_M4U_ID(M4U_LARB5_ID, 2) +#define M4U_PORT_DEPI_D1 MTK_M4U_ID(M4U_LARB5_ID, 3) +#define M4U_PORT_LCEI_D1 MTK_M4U_ID(M4U_LARB5_ID, 4) +#define M4U_PORT_SMTI_D1 MTK_M4U_ID(M4U_LARB5_ID, 5) +#define M4U_PORT_SMTO_D2 MTK_M4U_ID(M4U_LARB5_ID, 6) +#define M4U_PORT_SMTO_D1 MTK_M4U_ID(M4U_LARB5_ID, 7) +#define M4U_PORT_CRZO_D1 MTK_M4U_ID(M4U_LARB5_ID, 8) +#define M4U_PORT_IMG3O_D1 MTK_M4U_ID(M4U_LARB5_ID, 9) +#define M4U_PORT_VIPI_D1 MTK_M4U_ID(M4U_LARB5_ID, 10) +#define M4U_PORT_WPE_RDMA1 MTK_M4U_ID(M4U_LARB5_ID, 11) +#define M4U_PORT_WPE_RDMA0 MTK_M4U_ID(M4U_LARB5_ID, 12) +#define M4U_PORT_WPE_WDMA MTK_M4U_ID(M4U_LARB5_ID, 13) +#define M4U_PORT_TIMGO_D1 MTK_M4U_ID(M4U_LARB5_ID, 14) +#define M4U_PORT_MFB_RDMA0 MTK_M4U_ID(M4U_LARB5_ID, 15) +#define M4U_PORT_MFB_RDMA1 MTK_M4U_ID(M4U_LARB5_ID, 16) +#define M4U_PORT_MFB_RDMA2 MTK_M4U_ID(M4U_LARB5_ID, 17) +#define M4U_PORT_MFB_RDMA3 MTK_M4U_ID(M4U_LARB5_ID, 18) +#define M4U_PORT_MFB_WDMA MTK_M4U_ID(M4U_LARB5_ID, 19) +#define M4U_PORT_RESERVE1 MTK_M4U_ID(M4U_LARB5_ID, 20) +#define M4U_PORT_RESERVE2 MTK_M4U_ID(M4U_LARB5_ID, 21) +#define M4U_PORT_RESERVE3 MTK_M4U_ID(M4U_LARB5_ID, 22) +#define M4U_PORT_RESERVE4 MTK_M4U_ID(M4U_LARB5_ID, 23) +#define M4U_PORT_RESERVE5 MTK_M4U_ID(M4U_LARB5_ID, 24) +#define M4U_PORT_RESERVE6 MTK_M4U_ID(M4U_LARB5_ID, 25) + +/* larb6-IMG-VPU */ +#define M4U_PORT_IMG_IPUO MTK_M4U_ID(M4U_LARB6_ID, 0) +#define M4U_PORT_IMG_IPU3O MTK_M4U_ID(M4U_LARB6_ID, 1) +#define M4U_PORT_IMG_IPUI MTK_M4U_ID(M4U_LARB6_ID, 2) + +/* larb7-DVS */ +#define M4U_PORT_DVS_RDMA MTK_M4U_ID(M4U_LARB7_ID, 0) +#define M4U_PORT_DVS_WDMA MTK_M4U_ID(M4U_LARB7_ID, 1) +#define M4U_PORT_DVP_RDMA MTK_M4U_ID(M4U_LARB7_ID, 2) +#define M4U_PORT_DVP_WDMA MTK_M4U_ID(M4U_LARB7_ID, 3) + +/* larb8-IPESYS */ +#define M4U_PORT_FDVT_RDA MTK_M4U_ID(M4U_LARB8_ID, 0) +#define M4U_PORT_FDVT_RDB MTK_M4U_ID(M4U_LARB8_ID, 1) +#define M4U_PORT_FDVT_WRA MTK_M4U_ID(M4U_LARB8_ID, 2) +#define M4U_PORT_FDVT_WRB MTK_M4U_ID(M4U_LARB8_ID, 3) +#define M4U_PORT_FE_RD0 MTK_M4U_ID(M4U_LARB8_ID, 4) +#define M4U_PORT_FE_RD1 MTK_M4U_ID(M4U_LARB8_ID, 5) +#define M4U_PORT_FE_WR0 MTK_M4U_ID(M4U_LARB8_ID, 6) +#define M4U_PORT_FE_WR1 MTK_M4U_ID(M4U_LARB8_ID, 7) +#define M4U_PORT_RSC_RDMA0 MTK_M4U_ID(M4U_LARB8_ID, 8) +#define M4U_PORT_RSC_WDMA MTK_M4U_ID(M4U_LARB8_ID, 9) + +/* larb9-CAM */ +#define M4U_PORT_CAM_IMGO_R1_C MTK_M4U_ID(M4U_LARB9_ID, 0) +#define M4U_PORT_CAM_RRZO_R1_C MTK_M4U_ID(M4U_LARB9_ID, 1) +#define M4U_PORT_CAM_LSCI_R1_C MTK_M4U_ID(M4U_LARB9_ID, 2) +#define M4U_PORT_CAM_BPCI_R1_C MTK_M4U_ID(M4U_LARB9_ID, 3) +#define M4U_PORT_CAM_YUVO_R1_C MTK_M4U_ID(M4U_LARB9_ID, 4) +#define M4U_PORT_CAM_UFDI_R2_C MTK_M4U_ID(M4U_LARB9_ID, 5) +#define M4U_PORT_CAM_RAWI_R2_C MTK_M4U_ID(M4U_LARB9_ID, 6) +#define M4U_PORT_CAM_RAWI_R5_C MTK_M4U_ID(M4U_LARB9_ID, 7) +#define M4U_PORT_CAM_CAMSV_1 MTK_M4U_ID(M4U_LARB9_ID, 8) +#define M4U_PORT_CAM_CAMSV_2 MTK_M4U_ID(M4U_LARB9_ID, 9) +#define M4U_PORT_CAM_CAMSV_3 MTK_M4U_ID(M4U_LARB9_ID, 10) +#define M4U_PORT_CAM_CAMSV_4 MTK_M4U_ID(M4U_LARB9_ID, 11) +#define M4U_PORT_CAM_CAMSV_5 MTK_M4U_ID(M4U_LARB9_ID, 12) +#define M4U_PORT_CAM_CAMSV_6 MTK_M4U_ID(M4U_LARB9_ID, 13) +#define M4U_PORT_CAM_AAO_R1_C MTK_M4U_ID(M4U_LARB9_ID, 14) +#define M4U_PORT_CAM_AFO_R1_C MTK_M4U_ID(M4U_LARB9_ID, 15) +#define M4U_PORT_CAM_FLKO_R1_C MTK_M4U_ID(M4U_LARB9_ID, 16) +#define M4U_PORT_CAM_LCESO_R1_C MTK_M4U_ID(M4U_LARB9_ID, 17) +#define M4U_PORT_CAM_CRZO_R1_C MTK_M4U_ID(M4U_LARB9_ID, 18) +#define M4U_PORT_CAM_LTMSO_R1_C MTK_M4U_ID(M4U_LARB9_ID, 19) +#define M4U_PORT_CAM_RSSO_R1_C MTK_M4U_ID(M4U_LARB9_ID, 20) +#define M4U_PORT_CAM_CCUI MTK_M4U_ID(M4U_LARB9_ID, 21) +#define M4U_PORT_CAM_CCUO MTK_M4U_ID(M4U_LARB9_ID, 22) +#define M4U_PORT_CAM_FAKE MTK_M4U_ID(M4U_LARB9_ID, 23) + +/* larb10-CAM_A */ +#define M4U_PORT_CAM_IMGO_R1_A MTK_M4U_ID(M4U_LARB10_ID, 0) +#define M4U_PORT_CAM_RRZO_R1_A MTK_M4U_ID(M4U_LARB10_ID, 1) +#define M4U_PORT_CAM_LSCI_R1_A MTK_M4U_ID(M4U_LARB10_ID, 2) +#define M4U_PORT_CAM_BPCI_R1_A MTK_M4U_ID(M4U_LARB10_ID, 3) +#define M4U_PORT_CAM_YUVO_R1_A MTK_M4U_ID(M4U_LARB10_ID, 4) +#define M4U_PORT_CAM_UFDI_R2_A MTK_M4U_ID(M4U_LARB10_ID, 5) +#define M4U_PORT_CAM_RAWI_R2_A MTK_M4U_ID(M4U_LARB10_ID, 6) +#define M4U_PORT_CAM_RAWI_R5_A MTK_M4U_ID(M4U_LARB10_ID, 7) +#define M4U_PORT_CAM_IMGO_R1_B MTK_M4U_ID(M4U_LARB10_ID, 8) +#define M4U_PORT_CAM_RRZO_R1_B MTK_M4U_ID(M4U_LARB10_ID, 9) +#define M4U_PORT_CAM_LSCI_R1_B MTK_M4U_ID(M4U_LARB10_ID, 10) +#define M4U_PORT_CAM_BPCI_R1_B MTK_M4U_ID(M4U_LARB10_ID, 11) +#define M4U_PORT_CAM_YUVO_R1_B MTK_M4U_ID(M4U_LARB10_ID, 12) +#define M4U_PORT_CAM_UFDI_R2_B MTK_M4U_ID(M4U_LARB10_ID, 13) +#define M4U_PORT_CAM_RAWI_R2_B MTK_M4U_ID(M4U_LARB10_ID, 14) +#define M4U_PORT_CAM_RAWI_R5_B MTK_M4U_ID(M4U_LARB10_ID, 15) +#define M4U_PORT_CAM_CAMSV_0 MTK_M4U_ID(M4U_LARB10_ID, 16) +#define M4U_PORT_CAM_AAO_R1_A MTK_M4U_ID(M4U_LARB10_ID, 17) +#define M4U_PORT_CAM_AFO_R1_A MTK_M4U_ID(M4U_LARB10_ID, 18) +#define M4U_PORT_CAM_FLKO_R1_A MTK_M4U_ID(M4U_LARB10_ID, 19) +#define M4U_PORT_CAM_LCESO_R1_A MTK_M4U_ID(M4U_LARB10_ID, 20) +#define M4U_PORT_CAM_CRZO_R1_A MTK_M4U_ID(M4U_LARB10_ID, 21) +#define M4U_PORT_CAM_AAO_R1_B MTK_M4U_ID(M4U_LARB10_ID, 22) +#define M4U_PORT_CAM_AFO_R1_B MTK_M4U_ID(M4U_LARB10_ID, 23) +#define M4U_PORT_CAM_FLKO_R1_B MTK_M4U_ID(M4U_LARB10_ID, 24) +#define M4U_PORT_CAM_LCESO_R1_B MTK_M4U_ID(M4U_LARB10_ID, 25) +#define M4U_PORT_CAM_CRZO_R1_B MTK_M4U_ID(M4U_LARB10_ID, 26) +#define M4U_PORT_CAM_LTMSO_R1_A MTK_M4U_ID(M4U_LARB10_ID, 27) +#define M4U_PORT_CAM_RSSO_R1_A MTK_M4U_ID(M4U_LARB10_ID, 28) +#define M4U_PORT_CAM_LTMSO_R1_B MTK_M4U_ID(M4U_LARB10_ID, 29) +#define M4U_PORT_CAM_RSSO_R1_B MTK_M4U_ID(M4U_LARB10_ID, 30) + +/* larb11-CAM-VPU */ +#define M4U_PORT_CAM_IPUO MTK_M4U_ID(M4U_LARB11_ID, 0) +#define M4U_PORT_CAM_IPU2O MTK_M4U_ID(M4U_LARB11_ID, 1) +#define M4U_PORT_CAM_IPU3O MTK_M4U_ID(M4U_LARB11_ID, 2) +#define M4U_PORT_CAM_IPUI MTK_M4U_ID(M4U_LARB11_ID, 3) +#define M4U_PORT_CAM_IPU2I MTK_M4U_ID(M4U_LARB11_ID, 4) + +#endif -- 2.18.0 _______________________________________________ Linux-mediatek mailing list Linux-mediatek@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-mediatek From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-9.0 required=3.0 tests=DKIMWL_WL_HIGH,DKIM_SIGNED, DKIM_VALID,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_PATCH,MAILING_LIST_MULTI, SIGNED_OFF_BY,SPF_HELO_NONE,SPF_PASS,UNPARSEABLE_RELAY,UPPERCASE_50_75, USER_AGENT_GIT autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id A6FE6C28CBC for ; Sat, 9 May 2020 08:40:30 +0000 (UTC) Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 68EAA2495C for ; Sat, 9 May 2020 08:40:30 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (2048-bit key) header.d=lists.infradead.org header.i=@lists.infradead.org header.b="lgjaPAvy"; dkim=fail reason="signature verification failed" (1024-bit key) header.d=mediatek.com header.i=@mediatek.com header.b="oDUCeNQM" DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org 68EAA2495C Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=mediatek.com Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-arm-kernel-bounces+infradead-linux-arm-kernel=archiver.kernel.org@lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20170209; h=Sender: Content-Transfer-Encoding:Content-Type:Cc:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To: Message-ID:Date:Subject:To:From:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=r1MW/Q3pxU1hgfpEmqgYFWO3PfFNdgn0/rOTIcleTqM=; b=lgjaPAvy/NxoFL i1E4WgqRu2HtxMBa91gNCzzuOPE9AcDRDuWuNxdM2VAeuX36lKBa0GiveVoKQSWwIl7N3/NFVRtSp cgc9KnzxCSGEiHAZbhNWjNZIESopZCM9SB7J8nKHfjRk1O0IfQGEiQMn91aUIz764mMIPYpcISGLy nb/49Iyhp6i9NJwkZ4RB0prZnLxoXdEewfD/cR8onKGYiflkYHHfS/ul3x0/LqWndkBuFHqiLW4Al Ydz1Gn7nn33c8loJBe8pNM2QO7UKz4lx5y+ZF6u+Dt02ICyBxsp0DKYnkJzCKfxdvp7+b9hkC79+q USoP8hRnPl9gNRKJD0GA==; Received: from localhost ([127.0.0.1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.92.3 #3 (Red Hat Linux)) id 1jXL25-00047S-MV; Sat, 09 May 2020 08:40:29 +0000 Received: from mailgw01.mediatek.com ([216.200.240.184]) by bombadil.infradead.org with esmtps (Exim 4.92.3 #3 (Red Hat Linux)) id 1jXL1l-0003DB-Gq; Sat, 09 May 2020 08:40:11 +0000 X-UUID: 0cbdfb6f1d9b4d7c96b342d13088811c-20200509 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=Content-Transfer-Encoding:Content-Type:MIME-Version:References:In-Reply-To:Message-ID:Date:Subject:CC:To:From; bh=uAg2++jay26UB72gUcfyb480NViM/1g2zNGnOc4qDes=; b=oDUCeNQMF6sSle1rz017zzM+h3uXjE5jhFdGtc22yaTUYYIOPIUker4ROi5oGVMXYJKM727Cm1ixxWSshog/2IQsFa2AhpgWs5AAil05JI545Njdz+UTnh8SLskfccvBpIsOsaee0loxkSOxxlVvp2lf2cprYQj81QJet02cQog=; X-UUID: 0cbdfb6f1d9b4d7c96b342d13088811c-20200509 Received: from mtkcas68.mediatek.inc [(172.29.94.19)] by mailgw01.mediatek.com (envelope-from ) (musrelay.mediatek.com ESMTP with TLS) with ESMTP id 1265616876; Sat, 09 May 2020 00:40:00 -0800 Received: from MTKMBS01N2.mediatek.inc (172.21.101.79) by MTKMBS62DR.mediatek.inc (172.29.94.18) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Sat, 9 May 2020 01:40:03 -0700 Received: from mtkcas08.mediatek.inc (172.21.101.126) by mtkmbs01n2.mediatek.inc (172.21.101.79) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Sat, 9 May 2020 16:40:02 +0800 Received: from localhost.localdomain (10.15.20.246) by mtkcas08.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1497.2 via Frontend Transport; Sat, 9 May 2020 16:40:01 +0800 From: Chao Hao To: Joerg Roedel , Rob Herring , "Matthias Brugger" Subject: [PATCH v3 1/7] dt-bindings: mediatek: Add bindings for MT6779 Date: Sat, 9 May 2020 16:36:48 +0800 Message-ID: <20200509083654.5178-2-chao.hao@mediatek.com> X-Mailer: git-send-email 2.18.0 In-Reply-To: <20200509083654.5178-1-chao.hao@mediatek.com> References: <20200509083654.5178-1-chao.hao@mediatek.com> MIME-Version: 1.0 X-TM-SNTS-SMTP: E19A0868E74894A70832DA78C80DD7477DE8089A3E3F8BB4F0F02F09EFE108A42000:8 X-MTK: N X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20200509_014009_576005_0456C7A8 X-CRM114-Status: GOOD ( 13.05 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: devicetree@vger.kernel.org, FY Yang , wsd_upstream@mediatek.com, linux-kernel@vger.kernel.org, Chao Hao , iommu@lists.linux-foundation.org, linux-mediatek@lists.infradead.org, Yong Wu , Jun Yan , linux-arm-kernel@lists.infradead.org Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+infradead-linux-arm-kernel=archiver.kernel.org@lists.infradead.org This patch adds description for MT6779 IOMMU. MT6779 has two iommus, they are mm_iommu and apu_iommu which both use ARM Short-Descriptor translation format. In addition, mm_iommu and apu_iommu are two independent HW instance , we need to set them separately. The MT6779 IOMMU hardware diagram is as below, it is only a brief diagram about iommu, it don't focus on the part of smi_larb, so I don't describe the smi_larb detailedly. EMI | -------------------------------------- | | MM_IOMMU APU_IOMMU | | SMI_COMMOM----------- APU_BUS | | | SMI_LARB(0~11) | | | | | | | -------------- | | | | | Multimedia engine CCU VPU MDLA EMDA All the connections are hardware fixed, software can not adjust it. Change since v2: 1. Delete unused definition, ex: M4U_LARB12_ID, M4U_LARB13_ID, CCU, VPU, MDLA, EDMA Change since v1: 1. Delete M4U_PORT_UNKNOWN define because of not use it. 2. Correct coding format: ex: /*larb3-VENC*/ --> /* larb3-VENC */ Signed-off-by: Chao Hao Reviewed-by: Rob Herring --- .../bindings/iommu/mediatek,iommu.txt | 2 + include/dt-bindings/memory/mt6779-larb-port.h | 206 ++++++++++++++++++ 2 files changed, 208 insertions(+) create mode 100644 include/dt-bindings/memory/mt6779-larb-port.h diff --git a/Documentation/devicetree/bindings/iommu/mediatek,iommu.txt b/Documentation/devicetree/bindings/iommu/mediatek,iommu.txt index ce59a505f5a4..c1ccd8582eb2 100644 --- a/Documentation/devicetree/bindings/iommu/mediatek,iommu.txt +++ b/Documentation/devicetree/bindings/iommu/mediatek,iommu.txt @@ -58,6 +58,7 @@ Required properties: - compatible : must be one of the following string: "mediatek,mt2701-m4u" for mt2701 which uses generation one m4u HW. "mediatek,mt2712-m4u" for mt2712 which uses generation two m4u HW. + "mediatek,mt6779-m4u" for mt6779 which uses generation two m4u HW. "mediatek,mt7623-m4u", "mediatek,mt2701-m4u" for mt7623 which uses generation one m4u HW. "mediatek,mt8173-m4u" for mt8173 which uses generation two m4u HW. @@ -78,6 +79,7 @@ Required properties: Specifies the mtk_m4u_id as defined in dt-binding/memory/mt2701-larb-port.h for mt2701, mt7623 dt-binding/memory/mt2712-larb-port.h for mt2712, + dt-binding/memory/mt6779-larb-port.h for mt6779, dt-binding/memory/mt8173-larb-port.h for mt8173, and dt-binding/memory/mt8183-larb-port.h for mt8183. diff --git a/include/dt-bindings/memory/mt6779-larb-port.h b/include/dt-bindings/memory/mt6779-larb-port.h new file mode 100644 index 000000000000..2ad0899fbf2f --- /dev/null +++ b/include/dt-bindings/memory/mt6779-larb-port.h @@ -0,0 +1,206 @@ +/* SPDX-License-Identifier: GPL-2.0 */ +/* + * Copyright (c) 2019 MediaTek Inc. + * Author: Chao Hao + */ + +#ifndef _DTS_IOMMU_PORT_MT6779_H_ +#define _DTS_IOMMU_PORT_MT6779_H_ + +#define MTK_M4U_ID(larb, port) (((larb) << 5) | (port)) + +#define M4U_LARB0_ID 0 +#define M4U_LARB1_ID 1 +#define M4U_LARB2_ID 2 +#define M4U_LARB3_ID 3 +#define M4U_LARB4_ID 4 +#define M4U_LARB5_ID 5 +#define M4U_LARB6_ID 6 +#define M4U_LARB7_ID 7 +#define M4U_LARB8_ID 8 +#define M4U_LARB9_ID 9 +#define M4U_LARB10_ID 10 +#define M4U_LARB11_ID 11 + +/* larb0 */ +#define M4U_PORT_DISP_POSTMASK0 MTK_M4U_ID(M4U_LARB0_ID, 0) +#define M4U_PORT_DISP_OVL0_HDR MTK_M4U_ID(M4U_LARB0_ID, 1) +#define M4U_PORT_DISP_OVL1_HDR MTK_M4U_ID(M4U_LARB0_ID, 2) +#define M4U_PORT_DISP_OVL0 MTK_M4U_ID(M4U_LARB0_ID, 3) +#define M4U_PORT_DISP_OVL1 MTK_M4U_ID(M4U_LARB0_ID, 4) +#define M4U_PORT_DISP_PVRIC0 MTK_M4U_ID(M4U_LARB0_ID, 5) +#define M4U_PORT_DISP_RDMA0 MTK_M4U_ID(M4U_LARB0_ID, 6) +#define M4U_PORT_DISP_WDMA0 MTK_M4U_ID(M4U_LARB0_ID, 7) +#define M4U_PORT_DISP_FAKE0 MTK_M4U_ID(M4U_LARB0_ID, 8) + +/* larb1 */ +#define M4U_PORT_DISP_OVL0_2L_HDR MTK_M4U_ID(M4U_LARB1_ID, 0) +#define M4U_PORT_DISP_OVL1_2L_HDR MTK_M4U_ID(M4U_LARB1_ID, 1) +#define M4U_PORT_DISP_OVL0_2L MTK_M4U_ID(M4U_LARB1_ID, 2) +#define M4U_PORT_DISP_OVL1_2L MTK_M4U_ID(M4U_LARB1_ID, 3) +#define M4U_PORT_DISP_RDMA1 MTK_M4U_ID(M4U_LARB1_ID, 4) +#define M4U_PORT_MDP_PVRIC0 MTK_M4U_ID(M4U_LARB1_ID, 5) +#define M4U_PORT_MDP_PVRIC1 MTK_M4U_ID(M4U_LARB1_ID, 6) +#define M4U_PORT_MDP_RDMA0 MTK_M4U_ID(M4U_LARB1_ID, 7) +#define M4U_PORT_MDP_RDMA1 MTK_M4U_ID(M4U_LARB1_ID, 8) +#define M4U_PORT_MDP_WROT0_R MTK_M4U_ID(M4U_LARB1_ID, 9) +#define M4U_PORT_MDP_WROT0_W MTK_M4U_ID(M4U_LARB1_ID, 10) +#define M4U_PORT_MDP_WROT1_R MTK_M4U_ID(M4U_LARB1_ID, 11) +#define M4U_PORT_MDP_WROT1_W MTK_M4U_ID(M4U_LARB1_ID, 12) +#define M4U_PORT_DISP_FAKE1 MTK_M4U_ID(M4U_LARB1_ID, 13) + +/* larb2-VDEC */ +#define M4U_PORT_HW_VDEC_MC_EXT MTK_M4U_ID(M4U_LARB2_ID, 0) +#define M4U_PORT_HW_VDEC_UFO_EXT MTK_M4U_ID(M4U_LARB2_ID, 1) +#define M4U_PORT_HW_VDEC_PP_EXT MTK_M4U_ID(M4U_LARB2_ID, 2) +#define M4U_PORT_HW_VDEC_PRED_RD_EXT MTK_M4U_ID(M4U_LARB2_ID, 3) +#define M4U_PORT_HW_VDEC_PRED_WR_EXT MTK_M4U_ID(M4U_LARB2_ID, 4) +#define M4U_PORT_HW_VDEC_PPWRAP_EXT MTK_M4U_ID(M4U_LARB2_ID, 5) +#define M4U_PORT_HW_VDEC_TILE_EXT MTK_M4U_ID(M4U_LARB2_ID, 6) +#define M4U_PORT_HW_VDEC_VLD_EXT MTK_M4U_ID(M4U_LARB2_ID, 7) +#define M4U_PORT_HW_VDEC_VLD2_EXT MTK_M4U_ID(M4U_LARB2_ID, 8) +#define M4U_PORT_HW_VDEC_AVC_MV_EXT MTK_M4U_ID(M4U_LARB2_ID, 9) +#define M4U_PORT_HW_VDEC_UFO_ENC_EXT MTK_M4U_ID(M4U_LARB2_ID, 10) +#define M4U_PORT_HW_VDEC_RG_CTRL_DMA_EXT MTK_M4U_ID(M4U_LARB2_ID, 11) + +/* larb3-VENC */ +#define M4U_PORT_VENC_RCPU MTK_M4U_ID(M4U_LARB3_ID, 0) +#define M4U_PORT_VENC_REC MTK_M4U_ID(M4U_LARB3_ID, 1) +#define M4U_PORT_VENC_BSDMA MTK_M4U_ID(M4U_LARB3_ID, 2) +#define M4U_PORT_VENC_SV_COMV MTK_M4U_ID(M4U_LARB3_ID, 3) +#define M4U_PORT_VENC_RD_COMV MTK_M4U_ID(M4U_LARB3_ID, 4) +#define M4U_PORT_VENC_NBM_RDMA MTK_M4U_ID(M4U_LARB3_ID, 5) +#define M4U_PORT_VENC_NBM_RDMA_LITE MTK_M4U_ID(M4U_LARB3_ID, 6) +#define M4U_PORT_JPGENC_Y_RDMA MTK_M4U_ID(M4U_LARB3_ID, 7) +#define M4U_PORT_JPGENC_C_RDMA MTK_M4U_ID(M4U_LARB3_ID, 8) +#define M4U_PORT_JPGENC_Q_TABLE MTK_M4U_ID(M4U_LARB3_ID, 9) +#define M4U_PORT_JPGENC_BSDMA MTK_M4U_ID(M4U_LARB3_ID, 10) +#define M4U_PORT_JPGDEC_WDMA MTK_M4U_ID(M4U_LARB3_ID, 11) +#define M4U_PORT_JPGDEC_BSDMA MTK_M4U_ID(M4U_LARB3_ID, 12) +#define M4U_PORT_VENC_NBM_WDMA MTK_M4U_ID(M4U_LARB3_ID, 13) +#define M4U_PORT_VENC_NBM_WDMA_LITE MTK_M4U_ID(M4U_LARB3_ID, 14) +#define M4U_PORT_VENC_CUR_LUMA MTK_M4U_ID(M4U_LARB3_ID, 15) +#define M4U_PORT_VENC_CUR_CHROMA MTK_M4U_ID(M4U_LARB3_ID, 16) +#define M4U_PORT_VENC_REF_LUMA MTK_M4U_ID(M4U_LARB3_ID, 17) +#define M4U_PORT_VENC_REF_CHROMA MTK_M4U_ID(M4U_LARB3_ID, 18) + +/* larb4-dummy */ + +/* larb5-IMG */ +#define M4U_PORT_IMGI_D1 MTK_M4U_ID(M4U_LARB5_ID, 0) +#define M4U_PORT_IMGBI_D1 MTK_M4U_ID(M4U_LARB5_ID, 1) +#define M4U_PORT_DMGI_D1 MTK_M4U_ID(M4U_LARB5_ID, 2) +#define M4U_PORT_DEPI_D1 MTK_M4U_ID(M4U_LARB5_ID, 3) +#define M4U_PORT_LCEI_D1 MTK_M4U_ID(M4U_LARB5_ID, 4) +#define M4U_PORT_SMTI_D1 MTK_M4U_ID(M4U_LARB5_ID, 5) +#define M4U_PORT_SMTO_D2 MTK_M4U_ID(M4U_LARB5_ID, 6) +#define M4U_PORT_SMTO_D1 MTK_M4U_ID(M4U_LARB5_ID, 7) +#define M4U_PORT_CRZO_D1 MTK_M4U_ID(M4U_LARB5_ID, 8) +#define M4U_PORT_IMG3O_D1 MTK_M4U_ID(M4U_LARB5_ID, 9) +#define M4U_PORT_VIPI_D1 MTK_M4U_ID(M4U_LARB5_ID, 10) +#define M4U_PORT_WPE_RDMA1 MTK_M4U_ID(M4U_LARB5_ID, 11) +#define M4U_PORT_WPE_RDMA0 MTK_M4U_ID(M4U_LARB5_ID, 12) +#define M4U_PORT_WPE_WDMA MTK_M4U_ID(M4U_LARB5_ID, 13) +#define M4U_PORT_TIMGO_D1 MTK_M4U_ID(M4U_LARB5_ID, 14) +#define M4U_PORT_MFB_RDMA0 MTK_M4U_ID(M4U_LARB5_ID, 15) +#define M4U_PORT_MFB_RDMA1 MTK_M4U_ID(M4U_LARB5_ID, 16) +#define M4U_PORT_MFB_RDMA2 MTK_M4U_ID(M4U_LARB5_ID, 17) +#define M4U_PORT_MFB_RDMA3 MTK_M4U_ID(M4U_LARB5_ID, 18) +#define M4U_PORT_MFB_WDMA MTK_M4U_ID(M4U_LARB5_ID, 19) +#define M4U_PORT_RESERVE1 MTK_M4U_ID(M4U_LARB5_ID, 20) +#define M4U_PORT_RESERVE2 MTK_M4U_ID(M4U_LARB5_ID, 21) +#define M4U_PORT_RESERVE3 MTK_M4U_ID(M4U_LARB5_ID, 22) +#define M4U_PORT_RESERVE4 MTK_M4U_ID(M4U_LARB5_ID, 23) +#define M4U_PORT_RESERVE5 MTK_M4U_ID(M4U_LARB5_ID, 24) +#define M4U_PORT_RESERVE6 MTK_M4U_ID(M4U_LARB5_ID, 25) + +/* larb6-IMG-VPU */ +#define M4U_PORT_IMG_IPUO MTK_M4U_ID(M4U_LARB6_ID, 0) +#define M4U_PORT_IMG_IPU3O MTK_M4U_ID(M4U_LARB6_ID, 1) +#define M4U_PORT_IMG_IPUI MTK_M4U_ID(M4U_LARB6_ID, 2) + +/* larb7-DVS */ +#define M4U_PORT_DVS_RDMA MTK_M4U_ID(M4U_LARB7_ID, 0) +#define M4U_PORT_DVS_WDMA MTK_M4U_ID(M4U_LARB7_ID, 1) +#define M4U_PORT_DVP_RDMA MTK_M4U_ID(M4U_LARB7_ID, 2) +#define M4U_PORT_DVP_WDMA MTK_M4U_ID(M4U_LARB7_ID, 3) + +/* larb8-IPESYS */ +#define M4U_PORT_FDVT_RDA MTK_M4U_ID(M4U_LARB8_ID, 0) +#define M4U_PORT_FDVT_RDB MTK_M4U_ID(M4U_LARB8_ID, 1) +#define M4U_PORT_FDVT_WRA MTK_M4U_ID(M4U_LARB8_ID, 2) +#define M4U_PORT_FDVT_WRB MTK_M4U_ID(M4U_LARB8_ID, 3) +#define M4U_PORT_FE_RD0 MTK_M4U_ID(M4U_LARB8_ID, 4) +#define M4U_PORT_FE_RD1 MTK_M4U_ID(M4U_LARB8_ID, 5) +#define M4U_PORT_FE_WR0 MTK_M4U_ID(M4U_LARB8_ID, 6) +#define M4U_PORT_FE_WR1 MTK_M4U_ID(M4U_LARB8_ID, 7) +#define M4U_PORT_RSC_RDMA0 MTK_M4U_ID(M4U_LARB8_ID, 8) +#define M4U_PORT_RSC_WDMA MTK_M4U_ID(M4U_LARB8_ID, 9) + +/* larb9-CAM */ +#define M4U_PORT_CAM_IMGO_R1_C MTK_M4U_ID(M4U_LARB9_ID, 0) +#define M4U_PORT_CAM_RRZO_R1_C MTK_M4U_ID(M4U_LARB9_ID, 1) +#define M4U_PORT_CAM_LSCI_R1_C MTK_M4U_ID(M4U_LARB9_ID, 2) +#define M4U_PORT_CAM_BPCI_R1_C MTK_M4U_ID(M4U_LARB9_ID, 3) +#define M4U_PORT_CAM_YUVO_R1_C MTK_M4U_ID(M4U_LARB9_ID, 4) +#define M4U_PORT_CAM_UFDI_R2_C MTK_M4U_ID(M4U_LARB9_ID, 5) +#define M4U_PORT_CAM_RAWI_R2_C MTK_M4U_ID(M4U_LARB9_ID, 6) +#define M4U_PORT_CAM_RAWI_R5_C MTK_M4U_ID(M4U_LARB9_ID, 7) +#define M4U_PORT_CAM_CAMSV_1 MTK_M4U_ID(M4U_LARB9_ID, 8) +#define M4U_PORT_CAM_CAMSV_2 MTK_M4U_ID(M4U_LARB9_ID, 9) +#define M4U_PORT_CAM_CAMSV_3 MTK_M4U_ID(M4U_LARB9_ID, 10) +#define M4U_PORT_CAM_CAMSV_4 MTK_M4U_ID(M4U_LARB9_ID, 11) +#define M4U_PORT_CAM_CAMSV_5 MTK_M4U_ID(M4U_LARB9_ID, 12) +#define M4U_PORT_CAM_CAMSV_6 MTK_M4U_ID(M4U_LARB9_ID, 13) +#define M4U_PORT_CAM_AAO_R1_C MTK_M4U_ID(M4U_LARB9_ID, 14) +#define M4U_PORT_CAM_AFO_R1_C MTK_M4U_ID(M4U_LARB9_ID, 15) +#define M4U_PORT_CAM_FLKO_R1_C MTK_M4U_ID(M4U_LARB9_ID, 16) +#define M4U_PORT_CAM_LCESO_R1_C MTK_M4U_ID(M4U_LARB9_ID, 17) +#define M4U_PORT_CAM_CRZO_R1_C MTK_M4U_ID(M4U_LARB9_ID, 18) +#define M4U_PORT_CAM_LTMSO_R1_C MTK_M4U_ID(M4U_LARB9_ID, 19) +#define M4U_PORT_CAM_RSSO_R1_C MTK_M4U_ID(M4U_LARB9_ID, 20) +#define M4U_PORT_CAM_CCUI MTK_M4U_ID(M4U_LARB9_ID, 21) +#define M4U_PORT_CAM_CCUO MTK_M4U_ID(M4U_LARB9_ID, 22) +#define M4U_PORT_CAM_FAKE MTK_M4U_ID(M4U_LARB9_ID, 23) + +/* larb10-CAM_A */ +#define M4U_PORT_CAM_IMGO_R1_A MTK_M4U_ID(M4U_LARB10_ID, 0) +#define M4U_PORT_CAM_RRZO_R1_A MTK_M4U_ID(M4U_LARB10_ID, 1) +#define M4U_PORT_CAM_LSCI_R1_A MTK_M4U_ID(M4U_LARB10_ID, 2) +#define M4U_PORT_CAM_BPCI_R1_A MTK_M4U_ID(M4U_LARB10_ID, 3) +#define M4U_PORT_CAM_YUVO_R1_A MTK_M4U_ID(M4U_LARB10_ID, 4) +#define M4U_PORT_CAM_UFDI_R2_A MTK_M4U_ID(M4U_LARB10_ID, 5) +#define M4U_PORT_CAM_RAWI_R2_A MTK_M4U_ID(M4U_LARB10_ID, 6) +#define M4U_PORT_CAM_RAWI_R5_A MTK_M4U_ID(M4U_LARB10_ID, 7) +#define M4U_PORT_CAM_IMGO_R1_B MTK_M4U_ID(M4U_LARB10_ID, 8) +#define M4U_PORT_CAM_RRZO_R1_B MTK_M4U_ID(M4U_LARB10_ID, 9) +#define M4U_PORT_CAM_LSCI_R1_B MTK_M4U_ID(M4U_LARB10_ID, 10) +#define M4U_PORT_CAM_BPCI_R1_B MTK_M4U_ID(M4U_LARB10_ID, 11) +#define M4U_PORT_CAM_YUVO_R1_B MTK_M4U_ID(M4U_LARB10_ID, 12) +#define M4U_PORT_CAM_UFDI_R2_B MTK_M4U_ID(M4U_LARB10_ID, 13) +#define M4U_PORT_CAM_RAWI_R2_B MTK_M4U_ID(M4U_LARB10_ID, 14) +#define M4U_PORT_CAM_RAWI_R5_B MTK_M4U_ID(M4U_LARB10_ID, 15) +#define M4U_PORT_CAM_CAMSV_0 MTK_M4U_ID(M4U_LARB10_ID, 16) +#define M4U_PORT_CAM_AAO_R1_A MTK_M4U_ID(M4U_LARB10_ID, 17) +#define M4U_PORT_CAM_AFO_R1_A MTK_M4U_ID(M4U_LARB10_ID, 18) +#define M4U_PORT_CAM_FLKO_R1_A MTK_M4U_ID(M4U_LARB10_ID, 19) +#define M4U_PORT_CAM_LCESO_R1_A MTK_M4U_ID(M4U_LARB10_ID, 20) +#define M4U_PORT_CAM_CRZO_R1_A MTK_M4U_ID(M4U_LARB10_ID, 21) +#define M4U_PORT_CAM_AAO_R1_B MTK_M4U_ID(M4U_LARB10_ID, 22) +#define M4U_PORT_CAM_AFO_R1_B MTK_M4U_ID(M4U_LARB10_ID, 23) +#define M4U_PORT_CAM_FLKO_R1_B MTK_M4U_ID(M4U_LARB10_ID, 24) +#define M4U_PORT_CAM_LCESO_R1_B MTK_M4U_ID(M4U_LARB10_ID, 25) +#define M4U_PORT_CAM_CRZO_R1_B MTK_M4U_ID(M4U_LARB10_ID, 26) +#define M4U_PORT_CAM_LTMSO_R1_A MTK_M4U_ID(M4U_LARB10_ID, 27) +#define M4U_PORT_CAM_RSSO_R1_A MTK_M4U_ID(M4U_LARB10_ID, 28) +#define M4U_PORT_CAM_LTMSO_R1_B MTK_M4U_ID(M4U_LARB10_ID, 29) +#define M4U_PORT_CAM_RSSO_R1_B MTK_M4U_ID(M4U_LARB10_ID, 30) + +/* larb11-CAM-VPU */ +#define M4U_PORT_CAM_IPUO MTK_M4U_ID(M4U_LARB11_ID, 0) +#define M4U_PORT_CAM_IPU2O MTK_M4U_ID(M4U_LARB11_ID, 1) +#define M4U_PORT_CAM_IPU3O MTK_M4U_ID(M4U_LARB11_ID, 2) +#define M4U_PORT_CAM_IPUI MTK_M4U_ID(M4U_LARB11_ID, 3) +#define M4U_PORT_CAM_IPU2I MTK_M4U_ID(M4U_LARB11_ID, 4) + +#endif -- 2.18.0 _______________________________________________ linux-arm-kernel mailing list linux-arm-kernel@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-arm-kernel