From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-11.3 required=3.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_PATCH, MAILING_LIST_MULTI,MIME_BASE64_TEXT,SIGNED_OFF_BY,SPF_HELO_NONE,SPF_PASS, UNPARSEABLE_RELAY,UPPERCASE_50_75,URIBL_BLOCKED,USER_AGENT_GIT autolearn=unavailable autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 30BBDC433DF for ; Fri, 7 Aug 2020 07:50:18 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by mail.kernel.org (Postfix) with ESMTP id E2455221E5 for ; Fri, 7 Aug 2020 07:50:17 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (1024-bit key) header.d=mediatek.com header.i=@mediatek.com header.b="QiGzjhkF" Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726809AbgHGHuO (ORCPT ); Fri, 7 Aug 2020 03:50:14 -0400 Received: from mailgw01.mediatek.com ([210.61.82.183]:54703 "EHLO mailgw01.mediatek.com" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S1726224AbgHGHuN (ORCPT ); Fri, 7 Aug 2020 03:50:13 -0400 X-UUID: b69ba0c016d74236bac2287ed677d195-20200807 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=Content-Transfer-Encoding:Content-Type:MIME-Version:References:In-Reply-To:Message-ID:Date:Subject:CC:To:From; bh=18D6Hxy7o1JAd2315oKw4Xx127KWUUyCyxPiWOe04os=; b=QiGzjhkF9hFKOgP8iTUqmyFKsCh14wGW+0tamAVPajPraHUJIhQq7NvaYtjHG3HaMmLHxKk5aDh6Or3H8SXYPnfqG0JA03GZkcNYOdTX13Sg2PkDEuu3y2A3K/oft7rifJIr5krh6HWCX3jFwNc31s40XMMuUn6H/MyV6XuT0nw=; X-UUID: b69ba0c016d74236bac2287ed677d195-20200807 Received: from mtkcas11.mediatek.inc [(172.21.101.40)] by mailgw01.mediatek.com (envelope-from ) (Cellopoint E-mail Firewall v4.1.10 Build 0809 with TLS) with ESMTP id 448745255; Fri, 07 Aug 2020 15:49:54 +0800 Received: from MTKCAS06.mediatek.inc (172.21.101.30) by mtkmbs07n2.mediatek.inc (172.21.101.141) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Fri, 7 Aug 2020 15:49:51 +0800 Received: from localhost.localdomain (10.17.3.153) by MTKCAS06.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1497.2 via Frontend Transport; Fri, 7 Aug 2020 15:49:50 +0800 From: Zhiyong Tao To: , , , , CC: , , , , , , , , , , , , , , , , , Subject: [PATCH v3 1/3] dt-bindings: pinctrl: mt8192: add pinctrl file Date: Fri, 7 Aug 2020 15:49:03 +0800 Message-ID: <20200807074905.23468-2-zhiyong.tao@mediatek.com> X-Mailer: git-send-email 2.18.0 In-Reply-To: <20200807074905.23468-1-zhiyong.tao@mediatek.com> References: <20200807074905.23468-1-zhiyong.tao@mediatek.com> MIME-Version: 1.0 Content-Type: text/plain X-MTK: N Content-Transfer-Encoding: base64 Sender: linux-gpio-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-gpio@vger.kernel.org VGhpcyBwYXRjaCBhZGRzIHBpbmN0cmwgZmlsZSBmb3IgbXQ4MTkyLg0KDQpTaWduZWQtb2ZmLWJ5 OiBaaGl5b25nIFRhbyA8emhpeW9uZy50YW9AbWVkaWF0ZWsuY29tPg0KLS0tDQogaW5jbHVkZS9k dC1iaW5kaW5ncy9waW5jdHJsL210ODE5Mi1waW5mdW5jLmggfCAxMzQ0ICsrKysrKysrKysrKysr KysrKw0KIDEgZmlsZSBjaGFuZ2VkLCAxMzQ0IGluc2VydGlvbnMoKykNCiBjcmVhdGUgbW9kZSAx MDA2NDQgaW5jbHVkZS9kdC1iaW5kaW5ncy9waW5jdHJsL210ODE5Mi1waW5mdW5jLmgNCg0KZGlm ZiAtLWdpdCBhL2luY2x1ZGUvZHQtYmluZGluZ3MvcGluY3RybC9tdDgxOTItcGluZnVuYy5oIGIv aW5jbHVkZS9kdC1iaW5kaW5ncy9waW5jdHJsL210ODE5Mi1waW5mdW5jLmgNCm5ldyBmaWxlIG1v ZGUgMTAwNjQ0DQppbmRleCAwMDAwMDAwMDAwMDAuLjcxZmZlM2E1MjU3OA0KLS0tIC9kZXYvbnVs bA0KKysrIGIvaW5jbHVkZS9kdC1iaW5kaW5ncy9waW5jdHJsL210ODE5Mi1waW5mdW5jLmgNCkBA IC0wLDAgKzEsMTM0NCBAQA0KKy8qIFNQRFgtTGljZW5zZS1JZGVudGlmaWVyOiBHUEwtMi4wICov DQorLyoNCisgKiBDb3B5cmlnaHQgKEMpIDIwMTkgTWVkaWFUZWsgSW5jLg0KKyAqIEF1dGhvcjog WmhpeW9uZyBUYW8gPHpoaXlvbmcudGFvQG1lZGlhdGVrLmNvbT4NCisgKg0KKyAqLw0KKw0KKyNp Zm5kZWYgX19NVDgxOTJfUElORlVOQ19IDQorI2RlZmluZSBfX01UODE5Ml9QSU5GVU5DX0gNCisN CisjaW5jbHVkZSAibXQ2NXh4LmgiDQorDQorI2RlZmluZSBQSU5NVVhfR1BJTzBfX0ZVTkNfR1BJ TzAgKE1US19QSU5fTk8oMCkgfCAwKQ0KKyNkZWZpbmUgUElOTVVYX0dQSU8wX19GVU5DX1NQSTZf Q0xLIChNVEtfUElOX05PKDApIHwgMSkNCisjZGVmaW5lIFBJTk1VWF9HUElPMF9fRlVOQ19JMlM1 X01DSyAoTVRLX1BJTl9OTygwKSB8IDIpDQorI2RlZmluZSBQSU5NVVhfR1BJTzBfX0ZVTkNfUFdN XzAgKE1US19QSU5fTk8oMCkgfCAzKQ0KKyNkZWZpbmUgUElOTVVYX0dQSU8wX19GVU5DX1RETV9M UkNLIChNVEtfUElOX05PKDApIHwgNCkNCisjZGVmaW5lIFBJTk1VWF9HUElPMF9fRlVOQ19UUF9H UElPMF9BTyAoTVRLX1BJTl9OTygwKSB8IDUpDQorI2RlZmluZSBQSU5NVVhfR1BJTzBfX0ZVTkNf TURfSU5UMCAoTVRLX1BJTl9OTygwKSB8IDYpDQorDQorI2RlZmluZSBQSU5NVVhfR1BJTzFfX0ZV TkNfR1BJTzEgKE1US19QSU5fTk8oMSkgfCAwKQ0KKyNkZWZpbmUgUElOTVVYX0dQSU8xX19GVU5D X1NQSTZfQ1NCIChNVEtfUElOX05PKDEpIHwgMSkNCisjZGVmaW5lIFBJTk1VWF9HUElPMV9fRlVO Q19JMlM1X0JDSyAoTVRLX1BJTl9OTygxKSB8IDIpDQorI2RlZmluZSBQSU5NVVhfR1BJTzFfX0ZV TkNfUFdNXzEgKE1US19QSU5fTk8oMSkgfCAzKQ0KKyNkZWZpbmUgUElOTVVYX0dQSU8xX19GVU5D X1RETV9CQ0sgKE1US19QSU5fTk8oMSkgfCA0KQ0KKyNkZWZpbmUgUElOTVVYX0dQSU8xX19GVU5D X1RQX0dQSU8xX0FPIChNVEtfUElOX05PKDEpIHwgNSkNCisjZGVmaW5lIFBJTk1VWF9HUElPMV9f RlVOQ19NRF9JTlQxX0MyS19VSU0wX0hPVF9QTFVHIChNVEtfUElOX05PKDEpIHwgNikNCisjZGVm aW5lIFBJTk1VWF9HUElPMV9fRlVOQ19EQkdfTU9OX0E5IChNVEtfUElOX05PKDEpIHwgNykNCisN CisjZGVmaW5lIFBJTk1VWF9HUElPMl9fRlVOQ19HUElPMiAoTVRLX1BJTl9OTygyKSB8IDApDQor I2RlZmluZSBQSU5NVVhfR1BJTzJfX0ZVTkNfU1BJNl9NSSAoTVRLX1BJTl9OTygyKSB8IDEpDQor I2RlZmluZSBQSU5NVVhfR1BJTzJfX0ZVTkNfSTJTNV9MUkNLIChNVEtfUElOX05PKDIpIHwgMikN CisjZGVmaW5lIFBJTk1VWF9HUElPMl9fRlVOQ19QV01fMiAoTVRLX1BJTl9OTygyKSB8IDMpDQor I2RlZmluZSBQSU5NVVhfR1BJTzJfX0ZVTkNfVERNX01DSyAoTVRLX1BJTl9OTygyKSB8IDQpDQor I2RlZmluZSBQSU5NVVhfR1BJTzJfX0ZVTkNfVFBfR1BJTzJfQU8gKE1US19QSU5fTk8oMikgfCA1 KQ0KKyNkZWZpbmUgUElOTVVYX0dQSU8yX19GVU5DX01EX0lOVDJfQzJLX1VJTTFfSE9UX1BMVUcg KE1US19QSU5fTk8oMikgfCA2KQ0KKyNkZWZpbmUgUElOTVVYX0dQSU8yX19GVU5DX0RCR19NT05f QTEwIChNVEtfUElOX05PKDIpIHwgNykNCisNCisjZGVmaW5lIFBJTk1VWF9HUElPM19fRlVOQ19H UElPMyAoTVRLX1BJTl9OTygzKSB8IDApDQorI2RlZmluZSBQSU5NVVhfR1BJTzNfX0ZVTkNfU1BJ Nl9NTyAoTVRLX1BJTl9OTygzKSB8IDEpDQorI2RlZmluZSBQSU5NVVhfR1BJTzNfX0ZVTkNfSTJT NV9ETyAoTVRLX1BJTl9OTygzKSB8IDIpDQorI2RlZmluZSBQSU5NVVhfR1BJTzNfX0ZVTkNfUFdN XzMgKE1US19QSU5fTk8oMykgfCAzKQ0KKyNkZWZpbmUgUElOTVVYX0dQSU8zX19GVU5DX1RETV9E QVRBMCAoTVRLX1BJTl9OTygzKSB8IDQpDQorI2RlZmluZSBQSU5NVVhfR1BJTzNfX0ZVTkNfVFBf R1BJTzNfQU8gKE1US19QSU5fTk8oMykgfCA1KQ0KKyNkZWZpbmUgUElOTVVYX0dQSU8zX19GVU5D X0NMS00wIChNVEtfUElOX05PKDMpIHwgNikNCisjZGVmaW5lIFBJTk1VWF9HUElPM19fRlVOQ19E QkdfTU9OX0ExMSAoTVRLX1BJTl9OTygzKSB8IDcpDQorDQorI2RlZmluZSBQSU5NVVhfR1BJTzRf X0ZVTkNfR1BJTzQgKE1US19QSU5fTk8oNCkgfCAwKQ0KKyNkZWZpbmUgUElOTVVYX0dQSU80X19G VU5DX1NQSTRfQV9DTEsgKE1US19QSU5fTk8oNCkgfCAxKQ0KKyNkZWZpbmUgUElOTVVYX0dQSU80 X19GVU5DX0kyUzJfTUNLIChNVEtfUElOX05PKDQpIHwgMikNCisjZGVmaW5lIFBJTk1VWF9HUElP NF9fRlVOQ19ETUlDMV9DTEsgKE1US19QSU5fTk8oNCkgfCAzKQ0KKyNkZWZpbmUgUElOTVVYX0dQ SU80X19GVU5DX1RETV9EQVRBMSAoTVRLX1BJTl9OTyg0KSB8IDQpDQorI2RlZmluZSBQSU5NVVhf R1BJTzRfX0ZVTkNfVFBfR1BJTzRfQU8gKE1US19QSU5fTk8oNCkgfCA1KQ0KKyNkZWZpbmUgUElO TVVYX0dQSU80X19GVU5DX1BDTTFfREkgKE1US19QSU5fTk8oNCkgfCA2KQ0KKyNkZWZpbmUgUElO TVVYX0dQSU80X19GVU5DX0lERElHIChNVEtfUElOX05PKDQpIHwgNykNCisNCisjZGVmaW5lIFBJ Tk1VWF9HUElPNV9fRlVOQ19HUElPNSAoTVRLX1BJTl9OTyg1KSB8IDApDQorI2RlZmluZSBQSU5N VVhfR1BJTzVfX0ZVTkNfU1BJNF9BX0NTQiAoTVRLX1BJTl9OTyg1KSB8IDEpDQorI2RlZmluZSBQ SU5NVVhfR1BJTzVfX0ZVTkNfSTJTMl9CQ0sgKE1US19QSU5fTk8oNSkgfCAyKQ0KKyNkZWZpbmUg UElOTVVYX0dQSU81X19GVU5DX0RNSUMxX0RBVCAoTVRLX1BJTl9OTyg1KSB8IDMpDQorI2RlZmlu ZSBQSU5NVVhfR1BJTzVfX0ZVTkNfVERNX0RBVEEyIChNVEtfUElOX05PKDUpIHwgNCkNCisjZGVm aW5lIFBJTk1VWF9HUElPNV9fRlVOQ19UUF9HUElPNV9BTyAoTVRLX1BJTl9OTyg1KSB8IDUpDQor I2RlZmluZSBQSU5NVVhfR1BJTzVfX0ZVTkNfUENNMV9DTEsgKE1US19QSU5fTk8oNSkgfCA2KQ0K KyNkZWZpbmUgUElOTVVYX0dQSU81X19GVU5DX1VTQl9EUlZWQlVTIChNVEtfUElOX05PKDUpIHwg NykNCisNCisjZGVmaW5lIFBJTk1VWF9HUElPNl9fRlVOQ19HUElPNiAoTVRLX1BJTl9OTyg2KSB8 IDApDQorI2RlZmluZSBQSU5NVVhfR1BJTzZfX0ZVTkNfU1BJNF9BX01JIChNVEtfUElOX05PKDYp IHwgMSkNCisjZGVmaW5lIFBJTk1VWF9HUElPNl9fRlVOQ19JMlMyX0xSQ0sgKE1US19QSU5fTk8o NikgfCAyKQ0KKyNkZWZpbmUgUElOTVVYX0dQSU82X19GVU5DX0RNSUNfQ0xLIChNVEtfUElOX05P KDYpIHwgMykNCisjZGVmaW5lIFBJTk1VWF9HUElPNl9fRlVOQ19URE1fREFUQTMgKE1US19QSU5f Tk8oNikgfCA0KQ0KKyNkZWZpbmUgUElOTVVYX0dQSU82X19GVU5DX1RQX0dQSU82X0FPIChNVEtf UElOX05PKDYpIHwgNSkNCisjZGVmaW5lIFBJTk1VWF9HUElPNl9fRlVOQ19QQ00xX1NZTkMgKE1U S19QSU5fTk8oNikgfCA2KQ0KKw0KKyNkZWZpbmUgUElOTVVYX0dQSU83X19GVU5DX0dQSU83IChN VEtfUElOX05PKDcpIHwgMCkNCisjZGVmaW5lIFBJTk1VWF9HUElPN19fRlVOQ19TUEk0X0FfTU8g KE1US19QSU5fTk8oNykgfCAxKQ0KKyNkZWZpbmUgUElOTVVYX0dQSU83X19GVU5DX0kyUzJfREkg KE1US19QSU5fTk8oNykgfCAyKQ0KKyNkZWZpbmUgUElOTVVYX0dQSU83X19GVU5DX0RNSUNfREFU IChNVEtfUElOX05PKDcpIHwgMykNCisjZGVmaW5lIFBJTk1VWF9HUElPN19fRlVOQ19XSUZJX1RY RCAoTVRLX1BJTl9OTyg3KSB8IDQpDQorI2RlZmluZSBQSU5NVVhfR1BJTzdfX0ZVTkNfVFBfR1BJ TzdfQU8gKE1US19QSU5fTk8oNykgfCA1KQ0KKyNkZWZpbmUgUElOTVVYX0dQSU83X19GVU5DX1BD TTFfRE8wIChNVEtfUElOX05PKDcpIHwgNikNCisNCisjZGVmaW5lIFBJTk1VWF9HUElPOF9fRlVO Q19HUElPOCAoTVRLX1BJTl9OTyg4KSB8IDApDQorI2RlZmluZSBQSU5NVVhfR1BJTzhfX0ZVTkNf U1JDTEtFTkFJMSAoTVRLX1BJTl9OTyg4KSB8IDEpDQorI2RlZmluZSBQSU5NVVhfR1BJTzhfX0ZV TkNfSTJTMl9ESTIgKE1US19QSU5fTk8oOCkgfCAyKQ0KKyNkZWZpbmUgUElOTVVYX0dQSU84X19G VU5DX0tQQ09MMiAoTVRLX1BJTl9OTyg4KSB8IDMpDQorI2RlZmluZSBQSU5NVVhfR1BJTzhfX0ZV TkNfQ09OTl9UQ1hPRU5BX1JFUSAoTVRLX1BJTl9OTyg4KSB8IDQpDQorI2RlZmluZSBQSU5NVVhf R1BJTzhfX0ZVTkNfQ0xLTTEgKE1US19QSU5fTk8oOCkgfCA1KQ0KKyNkZWZpbmUgUElOTVVYX0dQ SU84X19GVU5DX1BDTTFfRE8xIChNVEtfUElOX05PKDgpIHwgNikNCisjZGVmaW5lIFBJTk1VWF9H UElPOF9fRlVOQ19EQkdfTU9OX0ExMiAoTVRLX1BJTl9OTyg4KSB8IDcpDQorDQorI2RlZmluZSBQ SU5NVVhfR1BJTzlfX0ZVTkNfR1BJTzkgKE1US19QSU5fTk8oOSkgfCAwKQ0KKyNkZWZpbmUgUElO TVVYX0dQSU85X19GVU5DX1NSQ0xLRU5BSTAgKE1US19QSU5fTk8oOSkgfCAxKQ0KKyNkZWZpbmUg UElOTVVYX0dQSU85X19GVU5DX0RWRlNSQ19FWFRfUkVRIChNVEtfUElOX05PKDkpIHwgMikNCisj ZGVmaW5lIFBJTk1VWF9HUElPOV9fRlVOQ19LUFJPVzIgKE1US19QSU5fTk8oOSkgfCAzKQ0KKyNk ZWZpbmUgUElOTVVYX0dQSU85X19GVU5DX0NNTUNMSzQgKE1US19QSU5fTk8oOSkgfCA0KQ0KKyNk ZWZpbmUgUElOTVVYX0dQSU85X19GVU5DX0NMS00zIChNVEtfUElOX05PKDkpIHwgNSkNCisjZGVm aW5lIFBJTk1VWF9HUElPOV9fRlVOQ19QQ00xX0RPMiAoTVRLX1BJTl9OTyg5KSB8IDYpDQorI2Rl ZmluZSBQSU5NVVhfR1BJTzlfX0ZVTkNfREJHX01PTl9BMTMgKE1US19QSU5fTk8oOSkgfCA3KQ0K Kw0KKyNkZWZpbmUgUElOTVVYX0dQSU8xMF9fRlVOQ19HUElPMTAgKE1US19QSU5fTk8oMTApIHwg MCkNCisjZGVmaW5lIFBJTk1VWF9HUElPMTBfX0ZVTkNfTVNEQzJfQ0xLIChNVEtfUElOX05PKDEw KSB8IDEpDQorI2RlZmluZSBQSU5NVVhfR1BJTzEwX19GVU5DX1NQSTRfQl9DTEsgKE1US19QSU5f Tk8oMTApIHwgMikNCisjZGVmaW5lIFBJTk1VWF9HUElPMTBfX0ZVTkNfSTJTOF9NQ0sgKE1US19Q SU5fTk8oMTApIHwgMykNCisjZGVmaW5lIFBJTk1VWF9HUElPMTBfX0ZVTkNfTURfSU5UMCAoTVRL X1BJTl9OTygxMCkgfCA1KQ0KKyNkZWZpbmUgUElOTVVYX0dQSU8xMF9fRlVOQ19UUF9HUElPOF9B TyAoTVRLX1BJTl9OTygxMCkgfCA2KQ0KKw0KKyNkZWZpbmUgUElOTVVYX0dQSU8xMV9fRlVOQ19H UElPMTEgKE1US19QSU5fTk8oMTEpIHwgMCkNCisjZGVmaW5lIFBJTk1VWF9HUElPMTFfX0ZVTkNf TVNEQzJfQ01EIChNVEtfUElOX05PKDExKSB8IDEpDQorI2RlZmluZSBQSU5NVVhfR1BJTzExX19G VU5DX1NQSTRfQl9DU0IgKE1US19QSU5fTk8oMTEpIHwgMikNCisjZGVmaW5lIFBJTk1VWF9HUElP MTFfX0ZVTkNfSTJTOF9CQ0sgKE1US19QSU5fTk8oMTEpIHwgMykNCisjZGVmaW5lIFBJTk1VWF9H UElPMTFfX0ZVTkNfUENJRV9DTEtSRVFfTiAoTVRLX1BJTl9OTygxMSkgfCA0KQ0KKyNkZWZpbmUg UElOTVVYX0dQSU8xMV9fRlVOQ19NRF9JTlQxX0MyS19VSU0wX0hPVF9QTFVHIChNVEtfUElOX05P KDExKSB8IDUpDQorI2RlZmluZSBQSU5NVVhfR1BJTzExX19GVU5DX1RQX0dQSU85X0FPIChNVEtf UElOX05PKDExKSB8IDYpDQorDQorI2RlZmluZSBQSU5NVVhfR1BJTzEyX19GVU5DX0dQSU8xMiAo TVRLX1BJTl9OTygxMikgfCAwKQ0KKyNkZWZpbmUgUElOTVVYX0dQSU8xMl9fRlVOQ19NU0RDMl9E QVQzIChNVEtfUElOX05PKDEyKSB8IDEpDQorI2RlZmluZSBQSU5NVVhfR1BJTzEyX19GVU5DX1NQ STRfQl9NSSAoTVRLX1BJTl9OTygxMikgfCAyKQ0KKyNkZWZpbmUgUElOTVVYX0dQSU8xMl9fRlVO Q19JMlM4X0xSQ0sgKE1US19QSU5fTk8oMTIpIHwgMykNCisjZGVmaW5lIFBJTk1VWF9HUElPMTJf X0ZVTkNfRE1JQzFfQ0xLIChNVEtfUElOX05PKDEyKSB8IDQpDQorI2RlZmluZSBQSU5NVVhfR1BJ TzEyX19GVU5DX01EX0lOVDJfQzJLX1VJTTFfSE9UX1BMVUcgKE1US19QSU5fTk8oMTIpIHwgNSkN CisjZGVmaW5lIFBJTk1VWF9HUElPMTJfX0ZVTkNfVFBfR1BJTzEwX0FPIChNVEtfUElOX05PKDEy KSB8IDYpDQorDQorI2RlZmluZSBQSU5NVVhfR1BJTzEzX19GVU5DX0dQSU8xMyAoTVRLX1BJTl9O TygxMykgfCAwKQ0KKyNkZWZpbmUgUElOTVVYX0dQSU8xM19fRlVOQ19NU0RDMl9EQVQwIChNVEtf UElOX05PKDEzKSB8IDEpDQorI2RlZmluZSBQSU5NVVhfR1BJTzEzX19GVU5DX1NQSTRfQl9NTyAo TVRLX1BJTl9OTygxMykgfCAyKQ0KKyNkZWZpbmUgUElOTVVYX0dQSU8xM19fRlVOQ19JMlM4X0RJ IChNVEtfUElOX05PKDEzKSB8IDMpDQorI2RlZmluZSBQSU5NVVhfR1BJTzEzX19GVU5DX0RNSUMx X0RBVCAoTVRLX1BJTl9OTygxMykgfCA0KQ0KKyNkZWZpbmUgUElOTVVYX0dQSU8xM19fRlVOQ19B TlRfU0VMMTAgKE1US19QSU5fTk8oMTMpIHwgNSkNCisjZGVmaW5lIFBJTk1VWF9HUElPMTNfX0ZV TkNfVFBfR1BJTzExX0FPIChNVEtfUElOX05PKDEzKSB8IDYpDQorDQorI2RlZmluZSBQSU5NVVhf R1BJTzE0X19GVU5DX0dQSU8xNCAoTVRLX1BJTl9OTygxNCkgfCAwKQ0KKyNkZWZpbmUgUElOTVVY X0dQSU8xNF9fRlVOQ19NU0RDMl9EQVQyIChNVEtfUElOX05PKDE0KSB8IDEpDQorI2RlZmluZSBQ SU5NVVhfR1BJTzE0X19GVU5DX0lERElHIChNVEtfUElOX05PKDE0KSB8IDIpDQorI2RlZmluZSBQ SU5NVVhfR1BJTzE0X19GVU5DX1NDTF82MzA2IChNVEtfUElOX05PKDE0KSB8IDMpDQorI2RlZmlu ZSBQSU5NVVhfR1BJTzE0X19GVU5DX1BDSUVfUEVSRVNFVF9OIChNVEtfUElOX05PKDE0KSB8IDQp DQorI2RlZmluZSBQSU5NVVhfR1BJTzE0X19GVU5DX0FOVF9TRUwxMSAoTVRLX1BJTl9OTygxNCkg fCA1KQ0KKyNkZWZpbmUgUElOTVVYX0dQSU8xNF9fRlVOQ19UUF9HUElPMTJfQU8gKE1US19QSU5f Tk8oMTQpIHwgNikNCisNCisjZGVmaW5lIFBJTk1VWF9HUElPMTVfX0ZVTkNfR1BJTzE1IChNVEtf UElOX05PKDE1KSB8IDApDQorI2RlZmluZSBQSU5NVVhfR1BJTzE1X19GVU5DX01TREMyX0RBVDEg KE1US19QSU5fTk8oMTUpIHwgMSkNCisjZGVmaW5lIFBJTk1VWF9HUElPMTVfX0ZVTkNfVVNCX0RS VlZCVVMgKE1US19QSU5fTk8oMTUpIHwgMikNCisjZGVmaW5lIFBJTk1VWF9HUElPMTVfX0ZVTkNf U0RBXzYzMDYgKE1US19QSU5fTk8oMTUpIHwgMykNCisjZGVmaW5lIFBJTk1VWF9HUElPMTVfX0ZV TkNfUENJRV9XQUtFX04gKE1US19QSU5fTk8oMTUpIHwgNCkNCisjZGVmaW5lIFBJTk1VWF9HUElP MTVfX0ZVTkNfQU5UX1NFTDEyIChNVEtfUElOX05PKDE1KSB8IDUpDQorI2RlZmluZSBQSU5NVVhf R1BJTzE1X19GVU5DX1RQX0dQSU8xM19BTyAoTVRLX1BJTl9OTygxNSkgfCA2KQ0KKw0KKyNkZWZp bmUgUElOTVVYX0dQSU8xNl9fRlVOQ19HUElPMTYgKE1US19QSU5fTk8oMTYpIHwgMCkNCisjZGVm aW5lIFBJTk1VWF9HUElPMTZfX0ZVTkNfU1JDTEtFTkFJMSAoTVRLX1BJTl9OTygxNikgfCAxKQ0K KyNkZWZpbmUgUElOTVVYX0dQSU8xNl9fRlVOQ19JRERJRyAoTVRLX1BJTl9OTygxNikgfCAyKQ0K KyNkZWZpbmUgUElOTVVYX0dQSU8xNl9fRlVOQ19UUF9HUElPMTRfQU8gKE1US19QSU5fTk8oMTYp IHwgMykNCisjZGVmaW5lIFBJTk1VWF9HUElPMTZfX0ZVTkNfS1BDT0wyIChNVEtfUElOX05PKDE2 KSB8IDQpDQorI2RlZmluZSBQSU5NVVhfR1BJTzE2X19GVU5DX0dQU19MMV9FTE5BX0VOIChNVEtf UElOX05PKDE2KSB8IDUpDQorI2RlZmluZSBQSU5NVVhfR1BJTzE2X19GVU5DX1NQSTdfQV9NSSAo TVRLX1BJTl9OTygxNikgfCA2KQ0KKyNkZWZpbmUgUElOTVVYX0dQSU8xNl9fRlVOQ19EQkdfTU9O X0EwIChNVEtfUElOX05PKDE2KSB8IDcpDQorDQorI2RlZmluZSBQSU5NVVhfR1BJTzE3X19GVU5D X0dQSU8xNyAoTVRLX1BJTl9OTygxNykgfCAwKQ0KKyNkZWZpbmUgUElOTVVYX0dQSU8xN19fRlVO Q19TUkNMS0VOQUkwIChNVEtfUElOX05PKDE3KSB8IDEpDQorI2RlZmluZSBQSU5NVVhfR1BJTzE3 X19GVU5DX1VTQl9EUlZWQlVTIChNVEtfUElOX05PKDE3KSB8IDIpDQorI2RlZmluZSBQSU5NVVhf R1BJTzE3X19GVU5DX1RQX0dQSU8xNV9BTyAoTVRLX1BJTl9OTygxNykgfCAzKQ0KKyNkZWZpbmUg UElOTVVYX0dQSU8xN19fRlVOQ19LUFJPVzIgKE1US19QSU5fTk8oMTcpIHwgNCkNCisjZGVmaW5l IFBJTk1VWF9HUElPMTdfX0ZVTkNfU1BJN19BX01PIChNVEtfUElOX05PKDE3KSB8IDYpDQorI2Rl ZmluZSBQSU5NVVhfR1BJTzE3X19GVU5DX0RCR19NT05fQTEgKE1US19QSU5fTk8oMTcpIHwgNykN CisNCisjZGVmaW5lIFBJTk1VWF9HUElPMThfX0ZVTkNfR1BJTzE4IChNVEtfUElOX05PKDE4KSB8 IDApDQorI2RlZmluZSBQSU5NVVhfR1BJTzE4X19GVU5DX1NSQ0xLRU5BSTAgKE1US19QSU5fTk8o MTgpIHwgMSkNCisjZGVmaW5lIFBJTk1VWF9HUElPMThfX0ZVTkNfU1BJNF9DX01JIChNVEtfUElO X05PKDE4KSB8IDIpDQorI2RlZmluZSBQSU5NVVhfR1BJTzE4X19GVU5DX1NQSTFfQl9NSSAoTVRL X1BJTl9OTygxOCkgfCAzKQ0KKyNkZWZpbmUgUElOTVVYX0dQSU8xOF9fRlVOQ19HUFNfTDFfRUxO QV9FTiAoTVRLX1BJTl9OTygxOCkgfCA0KQ0KKyNkZWZpbmUgUElOTVVYX0dQSU8xOF9fRlVOQ19B TlRfU0VMMTAgKE1US19QSU5fTk8oMTgpIHwgNSkNCisjZGVmaW5lIFBJTk1VWF9HUElPMThfX0ZV TkNfTURfSU5UMCAoTVRLX1BJTl9OTygxOCkgfCA2KQ0KKyNkZWZpbmUgUElOTVVYX0dQSU8xOF9f RlVOQ19EQkdfTU9OX0IyIChNVEtfUElOX05PKDE4KSB8IDcpDQorDQorI2RlZmluZSBQSU5NVVhf R1BJTzE5X19GVU5DX0dQSU8xOSAoTVRLX1BJTl9OTygxOSkgfCAwKQ0KKyNkZWZpbmUgUElOTVVY X0dQSU8xOV9fRlVOQ19TUkNMS0VOQUkxIChNVEtfUElOX05PKDE5KSB8IDEpDQorI2RlZmluZSBQ SU5NVVhfR1BJTzE5X19GVU5DX1NQSTRfQ19NTyAoTVRLX1BJTl9OTygxOSkgfCAyKQ0KKyNkZWZp bmUgUElOTVVYX0dQSU8xOV9fRlVOQ19TUEkxX0JfTU8gKE1US19QSU5fTk8oMTkpIHwgMykNCisj ZGVmaW5lIFBJTk1VWF9HUElPMTlfX0ZVTkNfQU5UX1NFTDExIChNVEtfUElOX05PKDE5KSB8IDUp DQorI2RlZmluZSBQSU5NVVhfR1BJTzE5X19GVU5DX01EX0lOVDFfQzJLX1VJTTBfSE9UX1BMVUcg KE1US19QSU5fTk8oMTkpIHwgNikNCisjZGVmaW5lIFBJTk1VWF9HUElPMTlfX0ZVTkNfREJHX01P Tl9CMyAoTVRLX1BJTl9OTygxOSkgfCA3KQ0KKw0KKyNkZWZpbmUgUElOTVVYX0dQSU8yMF9fRlVO Q19HUElPMjAgKE1US19QSU5fTk8oMjApIHwgMCkNCisjZGVmaW5lIFBJTk1VWF9HUElPMjBfX0ZV TkNfU1JDTEtFTkFJMCAoTVRLX1BJTl9OTygyMCkgfCAxKQ0KKyNkZWZpbmUgUElOTVVYX0dQSU8y MF9fRlVOQ19TUEk0X0NfQ0xLIChNVEtfUElOX05PKDIwKSB8IDIpDQorI2RlZmluZSBQSU5NVVhf R1BJTzIwX19GVU5DX1NQSTFfQl9DTEsgKE1US19QSU5fTk8oMjApIHwgMykNCisjZGVmaW5lIFBJ Tk1VWF9HUElPMjBfX0ZVTkNfUFdNXzMgKE1US19QSU5fTk8oMjApIHwgNCkNCisjZGVmaW5lIFBJ Tk1VWF9HUElPMjBfX0ZVTkNfQU5UX1NFTDEyIChNVEtfUElOX05PKDIwKSB8IDUpDQorI2RlZmlu ZSBQSU5NVVhfR1BJTzIwX19GVU5DX01EX0lOVDJfQzJLX1VJTTFfSE9UX1BMVUcgKE1US19QSU5f Tk8oMjApIHwgNikNCisjZGVmaW5lIFBJTk1VWF9HUElPMjBfX0ZVTkNfREJHX01PTl9CNCAoTVRL X1BJTl9OTygyMCkgfCA3KQ0KKw0KKyNkZWZpbmUgUElOTVVYX0dQSU8yMV9fRlVOQ19HUElPMjEg KE1US19QSU5fTk8oMjEpIHwgMCkNCisjZGVmaW5lIFBJTk1VWF9HUElPMjFfX0ZVTkNfU1BJNF9D X0NTQiAoTVRLX1BJTl9OTygyMSkgfCAyKQ0KKyNkZWZpbmUgUElOTVVYX0dQSU8yMV9fRlVOQ19T UEkxX0JfQ1NCIChNVEtfUElOX05PKDIxKSB8IDMpDQorI2RlZmluZSBQSU5NVVhfR1BJTzIxX19G VU5DX0lERElHIChNVEtfUElOX05PKDIxKSB8IDYpDQorI2RlZmluZSBQSU5NVVhfR1BJTzIxX19G VU5DX0RCR19NT05fQjUgKE1US19QSU5fTk8oMjEpIHwgNykNCisNCisjZGVmaW5lIFBJTk1VWF9H UElPMjJfX0ZVTkNfR1BJTzIyIChNVEtfUElOX05PKDIyKSB8IDApDQorI2RlZmluZSBQSU5NVVhf R1BJTzIyX19GVU5DX1NQSTBfQ19DTEsgKE1US19QSU5fTk8oMjIpIHwgMikNCisjZGVmaW5lIFBJ Tk1VWF9HUElPMjJfX0ZVTkNfU1BJN19CX0NMSyAoTVRLX1BJTl9OTygyMikgfCAzKQ0KKyNkZWZp bmUgUElOTVVYX0dQSU8yMl9fRlVOQ19JMlM3X0JDSyAoTVRLX1BJTl9OTygyMikgfCA0KQ0KKyNk ZWZpbmUgUElOTVVYX0dQSU8yMl9fRlVOQ19JMlM5X0JDSyAoTVRLX1BJTl9OTygyMikgfCA1KQ0K KyNkZWZpbmUgUElOTVVYX0dQSU8yMl9fRlVOQ19TQ0xfNjMwNiAoTVRLX1BJTl9OTygyMikgfCA2 KQ0KKw0KKyNkZWZpbmUgUElOTVVYX0dQSU8yM19fRlVOQ19HUElPMjMgKE1US19QSU5fTk8oMjMp IHwgMCkNCisjZGVmaW5lIFBJTk1VWF9HUElPMjNfX0ZVTkNfU1BJMF9DX0NTQiAoTVRLX1BJTl9O TygyMykgfCAyKQ0KKyNkZWZpbmUgUElOTVVYX0dQSU8yM19fRlVOQ19TUEk3X0JfQ1NCIChNVEtf UElOX05PKDIzKSB8IDMpDQorI2RlZmluZSBQSU5NVVhfR1BJTzIzX19GVU5DX0kyUzdfTFJDSyAo TVRLX1BJTl9OTygyMykgfCA0KQ0KKyNkZWZpbmUgUElOTVVYX0dQSU8yM19fRlVOQ19JMlM5X0xS Q0sgKE1US19QSU5fTk8oMjMpIHwgNSkNCisjZGVmaW5lIFBJTk1VWF9HUElPMjNfX0ZVTkNfU0RB XzYzMDYgKE1US19QSU5fTk8oMjMpIHwgNikNCisNCisjZGVmaW5lIFBJTk1VWF9HUElPMjRfX0ZV TkNfR1BJTzI0IChNVEtfUElOX05PKDI0KSB8IDApDQorI2RlZmluZSBQSU5NVVhfR1BJTzI0X19G VU5DX1NSQ0xLRU5BSTEgKE1US19QSU5fTk8oMjQpIHwgMSkNCisjZGVmaW5lIFBJTk1VWF9HUElP MjRfX0ZVTkNfU1BJMF9DX01JIChNVEtfUElOX05PKDI0KSB8IDIpDQorI2RlZmluZSBQSU5NVVhf R1BJTzI0X19GVU5DX1NQSTdfQl9NSSAoTVRLX1BJTl9OTygyNCkgfCAzKQ0KKyNkZWZpbmUgUElO TVVYX0dQSU8yNF9fRlVOQ19JMlM2X0RJIChNVEtfUElOX05PKDI0KSB8IDQpDQorI2RlZmluZSBQ SU5NVVhfR1BJTzI0X19GVU5DX0kyUzhfREkgKE1US19QSU5fTk8oMjQpIHwgNSkNCisjZGVmaW5l IFBJTk1VWF9HUElPMjRfX0ZVTkNfU1BJTk9SX0NTIChNVEtfUElOX05PKDI0KSB8IDYpDQorDQor I2RlZmluZSBQSU5NVVhfR1BJTzI1X19GVU5DX0dQSU8yNSAoTVRLX1BJTl9OTygyNSkgfCAwKQ0K KyNkZWZpbmUgUElOTVVYX0dQSU8yNV9fRlVOQ19TUkNMS0VOQUkwIChNVEtfUElOX05PKDI1KSB8 IDEpDQorI2RlZmluZSBQSU5NVVhfR1BJTzI1X19GVU5DX1NQSTBfQ19NTyAoTVRLX1BJTl9OTygy NSkgfCAyKQ0KKyNkZWZpbmUgUElOTVVYX0dQSU8yNV9fRlVOQ19TUEk3X0JfTU8gKE1US19QSU5f Tk8oMjUpIHwgMykNCisjZGVmaW5lIFBJTk1VWF9HUElPMjVfX0ZVTkNfSTJTN19ETyAoTVRLX1BJ Tl9OTygyNSkgfCA0KQ0KKyNkZWZpbmUgUElOTVVYX0dQSU8yNV9fRlVOQ19JMlM5X0RPIChNVEtf UElOX05PKDI1KSB8IDUpDQorI2RlZmluZSBQSU5NVVhfR1BJTzI1X19GVU5DX1NQSU5PUl9DSyAo TVRLX1BJTl9OTygyNSkgfCA2KQ0KKw0KKyNkZWZpbmUgUElOTVVYX0dQSU8yNl9fRlVOQ19HUElP MjYgKE1US19QSU5fTk8oMjYpIHwgMCkNCisjZGVmaW5lIFBJTk1VWF9HUElPMjZfX0ZVTkNfUFdN XzIgKE1US19QSU5fTk8oMjYpIHwgMSkNCisjZGVmaW5lIFBJTk1VWF9HUElPMjZfX0ZVTkNfQ0xL TTAgKE1US19QSU5fTk8oMjYpIHwgMikNCisjZGVmaW5lIFBJTk1VWF9HUElPMjZfX0ZVTkNfVVNC X0RSVlZCVVMgKE1US19QSU5fTk8oMjYpIHwgMykNCisjZGVmaW5lIFBJTk1VWF9HUElPMjZfX0ZV TkNfU1BJNV9DX01JIChNVEtfUElOX05PKDI2KSB8IDQpDQorI2RlZmluZSBQSU5NVVhfR1BJTzI2 X19GVU5DX0kyUzlfQkNLIChNVEtfUElOX05PKDI2KSB8IDUpDQorDQorI2RlZmluZSBQSU5NVVhf R1BJTzI3X19GVU5DX0dQSU8yNyAoTVRLX1BJTl9OTygyNykgfCAwKQ0KKyNkZWZpbmUgUElOTVVY X0dQSU8yN19fRlVOQ19QV01fMyAoTVRLX1BJTl9OTygyNykgfCAxKQ0KKyNkZWZpbmUgUElOTVVY X0dQSU8yN19fRlVOQ19DTEtNMSAoTVRLX1BJTl9OTygyNykgfCAyKQ0KKyNkZWZpbmUgUElOTVVY X0dQSU8yN19fRlVOQ19TUEk1X0NfTU8gKE1US19QSU5fTk8oMjcpIHwgNCkNCisjZGVmaW5lIFBJ Tk1VWF9HUElPMjdfX0ZVTkNfSTJTOV9MUkNLIChNVEtfUElOX05PKDI3KSB8IDUpDQorI2RlZmlu ZSBQSU5NVVhfR1BJTzI3X19GVU5DX1NQSU5PUl9JTzAgKE1US19QSU5fTk8oMjcpIHwgNikNCisN CisjZGVmaW5lIFBJTk1VWF9HUElPMjhfX0ZVTkNfR1BJTzI4IChNVEtfUElOX05PKDI4KSB8IDAp DQorI2RlZmluZSBQSU5NVVhfR1BJTzI4X19GVU5DX1BXTV8wIChNVEtfUElOX05PKDI4KSB8IDEp DQorI2RlZmluZSBQSU5NVVhfR1BJTzI4X19GVU5DX0NMS00yIChNVEtfUElOX05PKDI4KSB8IDIp DQorI2RlZmluZSBQSU5NVVhfR1BJTzI4X19GVU5DX1NQSTVfQ19DU0IgKE1US19QSU5fTk8oMjgp IHwgNCkNCisjZGVmaW5lIFBJTk1VWF9HUElPMjhfX0ZVTkNfSTJTOV9NQ0sgKE1US19QSU5fTk8o MjgpIHwgNSkNCisjZGVmaW5lIFBJTk1VWF9HUElPMjhfX0ZVTkNfU1BJTk9SX0lPMSAoTVRLX1BJ Tl9OTygyOCkgfCA2KQ0KKw0KKyNkZWZpbmUgUElOTVVYX0dQSU8yOV9fRlVOQ19HUElPMjkgKE1U S19QSU5fTk8oMjkpIHwgMCkNCisjZGVmaW5lIFBJTk1VWF9HUElPMjlfX0ZVTkNfUFdNXzEgKE1U S19QSU5fTk8oMjkpIHwgMSkNCisjZGVmaW5lIFBJTk1VWF9HUElPMjlfX0ZVTkNfQ0xLTTMgKE1U S19QSU5fTk8oMjkpIHwgMikNCisjZGVmaW5lIFBJTk1VWF9HUElPMjlfX0ZVTkNfU1BJNV9DX0NM SyAoTVRLX1BJTl9OTygyOSkgfCA0KQ0KKyNkZWZpbmUgUElOTVVYX0dQSU8yOV9fRlVOQ19JMlM5 X0RPIChNVEtfUElOX05PKDI5KSB8IDUpDQorI2RlZmluZSBQSU5NVVhfR1BJTzI5X19GVU5DX1NQ SU5PUl9JTzIgKE1US19QSU5fTk8oMjkpIHwgNikNCisNCisjZGVmaW5lIFBJTk1VWF9HUElPMzBf X0ZVTkNfR1BJTzMwIChNVEtfUElOX05PKDMwKSB8IDApDQorI2RlZmluZSBQSU5NVVhfR1BJTzMw X19GVU5DX1BXTV8yIChNVEtfUElOX05PKDMwKSB8IDEpDQorI2RlZmluZSBQSU5NVVhfR1BJTzMw X19GVU5DX0NMS00wIChNVEtfUElOX05PKDMwKSB8IDIpDQorI2RlZmluZSBQSU5NVVhfR1BJTzMw X19GVU5DX0dQU19MMV9FTE5BX0VOIChNVEtfUElOX05PKDMwKSB8IDMpDQorI2RlZmluZSBQSU5N VVhfR1BJTzMwX19GVU5DX0kyUzdfTUNLIChNVEtfUElOX05PKDMwKSB8IDQpDQorI2RlZmluZSBQ SU5NVVhfR1BJTzMwX19GVU5DX0kyUzlfTUNLIChNVEtfUElOX05PKDMwKSB8IDUpDQorI2RlZmlu ZSBQSU5NVVhfR1BJTzMwX19GVU5DX1NQSU5PUl9JTzMgKE1US19QSU5fTk8oMzApIHwgNikNCisN CisjZGVmaW5lIFBJTk1VWF9HUElPMzFfX0ZVTkNfR1BJTzMxIChNVEtfUElOX05PKDMxKSB8IDAp DQorI2RlZmluZSBQSU5NVVhfR1BJTzMxX19GVU5DX0kyUzNfTUNLIChNVEtfUElOX05PKDMxKSB8 IDEpDQorI2RlZmluZSBQSU5NVVhfR1BJTzMxX19GVU5DX0kyUzFfTUNLIChNVEtfUElOX05PKDMx KSB8IDIpDQorI2RlZmluZSBQSU5NVVhfR1BJTzMxX19GVU5DX0kyUzVfTUNLIChNVEtfUElOX05P KDMxKSB8IDMpDQorI2RlZmluZSBQSU5NVVhfR1BJTzMxX19GVU5DX1NSQ0xLRU5BSTAgKE1US19Q SU5fTk8oMzEpIHwgNCkNCisjZGVmaW5lIFBJTk1VWF9HUElPMzFfX0ZVTkNfSTJTMF9NQ0sgKE1U S19QSU5fTk8oMzEpIHwgNSkNCisNCisjZGVmaW5lIFBJTk1VWF9HUElPMzJfX0ZVTkNfR1BJTzMy IChNVEtfUElOX05PKDMyKSB8IDApDQorI2RlZmluZSBQSU5NVVhfR1BJTzMyX19GVU5DX0kyUzNf QkNLIChNVEtfUElOX05PKDMyKSB8IDEpDQorI2RlZmluZSBQSU5NVVhfR1BJTzMyX19GVU5DX0ky UzFfQkNLIChNVEtfUElOX05PKDMyKSB8IDIpDQorI2RlZmluZSBQSU5NVVhfR1BJTzMyX19GVU5D X0kyUzVfQkNLIChNVEtfUElOX05PKDMyKSB8IDMpDQorI2RlZmluZSBQSU5NVVhfR1BJTzMyX19G VU5DX1BDTTBfQ0xLIChNVEtfUElOX05PKDMyKSB8IDQpDQorI2RlZmluZSBQSU5NVVhfR1BJTzMy X19GVU5DX0kyUzBfQkNLIChNVEtfUElOX05PKDMyKSB8IDUpDQorDQorI2RlZmluZSBQSU5NVVhf R1BJTzMzX19GVU5DX0dQSU8zMyAoTVRLX1BJTl9OTygzMykgfCAwKQ0KKyNkZWZpbmUgUElOTVVY X0dQSU8zM19fRlVOQ19JMlMzX0xSQ0sgKE1US19QSU5fTk8oMzMpIHwgMSkNCisjZGVmaW5lIFBJ Tk1VWF9HUElPMzNfX0ZVTkNfSTJTMV9MUkNLIChNVEtfUElOX05PKDMzKSB8IDIpDQorI2RlZmlu ZSBQSU5NVVhfR1BJTzMzX19GVU5DX0kyUzVfTFJDSyAoTVRLX1BJTl9OTygzMykgfCAzKQ0KKyNk ZWZpbmUgUElOTVVYX0dQSU8zM19fRlVOQ19QQ00wX1NZTkMgKE1US19QSU5fTk8oMzMpIHwgNCkN CisjZGVmaW5lIFBJTk1VWF9HUElPMzNfX0ZVTkNfSTJTMF9MUkNLIChNVEtfUElOX05PKDMzKSB8 IDUpDQorDQorI2RlZmluZSBQSU5NVVhfR1BJTzM0X19GVU5DX0dQSU8zNCAoTVRLX1BJTl9OTygz NCkgfCAwKQ0KKyNkZWZpbmUgUElOTVVYX0dQSU8zNF9fRlVOQ19JMlMwX0RJIChNVEtfUElOX05P KDM0KSB8IDEpDQorI2RlZmluZSBQSU5NVVhfR1BJTzM0X19GVU5DX0kyUzJfREkgKE1US19QSU5f Tk8oMzQpIHwgMikNCisjZGVmaW5lIFBJTk1VWF9HUElPMzRfX0ZVTkNfSTJTMl9ESTIgKE1US19Q SU5fTk8oMzQpIHwgMykNCisjZGVmaW5lIFBJTk1VWF9HUElPMzRfX0ZVTkNfUENNMF9ESSAoTVRL X1BJTl9OTygzNCkgfCA0KQ0KKyNkZWZpbmUgUElOTVVYX0dQSU8zNF9fRlVOQ19JMlMwX0RJX0Eg KE1US19QSU5fTk8oMzQpIHwgNSkNCisNCisjZGVmaW5lIFBJTk1VWF9HUElPMzVfX0ZVTkNfR1BJ TzM1IChNVEtfUElOX05PKDM1KSB8IDApDQorI2RlZmluZSBQSU5NVVhfR1BJTzM1X19GVU5DX0ky UzNfRE8gKE1US19QSU5fTk8oMzUpIHwgMSkNCisjZGVmaW5lIFBJTk1VWF9HUElPMzVfX0ZVTkNf STJTMV9ETyAoTVRLX1BJTl9OTygzNSkgfCAyKQ0KKyNkZWZpbmUgUElOTVVYX0dQSU8zNV9fRlVO Q19JMlM1X0RPIChNVEtfUElOX05PKDM1KSB8IDMpDQorI2RlZmluZSBQSU5NVVhfR1BJTzM1X19G VU5DX1BDTTBfRE8gKE1US19QSU5fTk8oMzUpIHwgNCkNCisNCisjZGVmaW5lIFBJTk1VWF9HUElP MzZfX0ZVTkNfR1BJTzM2IChNVEtfUElOX05PKDM2KSB8IDApDQorI2RlZmluZSBQSU5NVVhfR1BJ TzM2X19GVU5DX1NQSTVfQV9DTEsgKE1US19QSU5fTk8oMzYpIHwgMSkNCisjZGVmaW5lIFBJTk1V WF9HUElPMzZfX0ZVTkNfRE1JQzFfQ0xLIChNVEtfUElOX05PKDM2KSB8IDIpDQorI2RlZmluZSBQ SU5NVVhfR1BJTzM2X19GVU5DX01EX1VSWEQwIChNVEtfUElOX05PKDM2KSB8IDQpDQorI2RlZmlu ZSBQSU5NVVhfR1BJTzM2X19GVU5DX1VDVFMwIChNVEtfUElOX05PKDM2KSB8IDUpDQorI2RlZmlu ZSBQSU5NVVhfR1BJTzM2X19GVU5DX1VSWEQxIChNVEtfUElOX05PKDM2KSB8IDYpDQorDQorI2Rl ZmluZSBQSU5NVVhfR1BJTzM3X19GVU5DX0dQSU8zNyAoTVRLX1BJTl9OTygzNykgfCAwKQ0KKyNk ZWZpbmUgUElOTVVYX0dQSU8zN19fRlVOQ19TUEk1X0FfQ1NCIChNVEtfUElOX05PKDM3KSB8IDEp DQorI2RlZmluZSBQSU5NVVhfR1BJTzM3X19GVU5DX0RNSUMxX0RBVCAoTVRLX1BJTl9OTygzNykg fCAyKQ0KKyNkZWZpbmUgUElOTVVYX0dQSU8zN19fRlVOQ19NRF9VVFhEMCAoTVRLX1BJTl9OTygz NykgfCA0KQ0KKyNkZWZpbmUgUElOTVVYX0dQSU8zN19fRlVOQ19VUlRTMCAoTVRLX1BJTl9OTygz NykgfCA1KQ0KKyNkZWZpbmUgUElOTVVYX0dQSU8zN19fRlVOQ19VVFhEMSAoTVRLX1BJTl9OTygz NykgfCA2KQ0KKw0KKyNkZWZpbmUgUElOTVVYX0dQSU8zOF9fRlVOQ19HUElPMzggKE1US19QSU5f Tk8oMzgpIHwgMCkNCisjZGVmaW5lIFBJTk1VWF9HUElPMzhfX0ZVTkNfU1BJNV9BX01JIChNVEtf UElOX05PKDM4KSB8IDEpDQorI2RlZmluZSBQSU5NVVhfR1BJTzM4X19GVU5DX0RNSUNfQ0xLIChN VEtfUElOX05PKDM4KSB8IDIpDQorI2RlZmluZSBQSU5NVVhfR1BJTzM4X19GVU5DX01EX1VSWEQx IChNVEtfUElOX05PKDM4KSB8IDQpDQorI2RlZmluZSBQSU5NVVhfR1BJTzM4X19GVU5DX1VSWEQw IChNVEtfUElOX05PKDM4KSB8IDUpDQorI2RlZmluZSBQSU5NVVhfR1BJTzM4X19GVU5DX1VDVFMx IChNVEtfUElOX05PKDM4KSB8IDYpDQorDQorI2RlZmluZSBQSU5NVVhfR1BJTzM5X19GVU5DX0dQ SU8zOSAoTVRLX1BJTl9OTygzOSkgfCAwKQ0KKyNkZWZpbmUgUElOTVVYX0dQSU8zOV9fRlVOQ19T UEk1X0FfTU8gKE1US19QSU5fTk8oMzkpIHwgMSkNCisjZGVmaW5lIFBJTk1VWF9HUElPMzlfX0ZV TkNfRE1JQ19EQVQgKE1US19QSU5fTk8oMzkpIHwgMikNCisjZGVmaW5lIFBJTk1VWF9HUElPMzlf X0ZVTkNfTURfVVRYRDEgKE1US19QSU5fTk8oMzkpIHwgNCkNCisjZGVmaW5lIFBJTk1VWF9HUElP MzlfX0ZVTkNfVVRYRDAgKE1US19QSU5fTk8oMzkpIHwgNSkNCisjZGVmaW5lIFBJTk1VWF9HUElP MzlfX0ZVTkNfVVJUUzEgKE1US19QSU5fTk8oMzkpIHwgNikNCisNCisjZGVmaW5lIFBJTk1VWF9H UElPNDBfX0ZVTkNfR1BJTzQwIChNVEtfUElOX05PKDQwKSB8IDApDQorI2RlZmluZSBQSU5NVVhf R1BJTzQwX19GVU5DX0RJU1BfUFdNIChNVEtfUElOX05PKDQwKSB8IDEpDQorI2RlZmluZSBQSU5N VVhfR1BJTzQwX19GVU5DX0RCR19NT05fQTYgKE1US19QSU5fTk8oNDApIHwgNykNCisNCisjZGVm aW5lIFBJTk1VWF9HUElPNDFfX0ZVTkNfR1BJTzQxIChNVEtfUElOX05PKDQxKSB8IDApDQorI2Rl ZmluZSBQSU5NVVhfR1BJTzQxX19GVU5DX0RTSV9URSAoTVRLX1BJTl9OTyg0MSkgfCAxKQ0KKyNk ZWZpbmUgUElOTVVYX0dQSU80MV9fRlVOQ19EQkdfTU9OX0E3IChNVEtfUElOX05PKDQxKSB8IDcp DQorDQorI2RlZmluZSBQSU5NVVhfR1BJTzQyX19GVU5DX0dQSU80MiAoTVRLX1BJTl9OTyg0Mikg fCAwKQ0KKyNkZWZpbmUgUElOTVVYX0dQSU80Ml9fRlVOQ19MQ01fUlNUIChNVEtfUElOX05PKDQy KSB8IDEpDQorI2RlZmluZSBQSU5NVVhfR1BJTzQyX19GVU5DX0RCR19NT05fQTggKE1US19QSU5f Tk8oNDIpIHwgNykNCisNCisjZGVmaW5lIFBJTk1VWF9HUElPNDNfX0ZVTkNfR1BJTzQzIChNVEtf UElOX05PKDQzKSB8IDApDQorI2RlZmluZSBQSU5NVVhfR1BJTzQzX19GVU5DX01EX0lOVDFfQzJL X1VJTTBfSE9UX1BMVUcgKE1US19QSU5fTk8oNDMpIHwgMSkNCisjZGVmaW5lIFBJTk1VWF9HUElP NDNfX0ZVTkNfTURfSU5UMl9DMktfVUlNMV9IT1RfUExVRyAoTVRLX1BJTl9OTyg0MykgfCAyKQ0K KyNkZWZpbmUgUElOTVVYX0dQSU80M19fRlVOQ19TQ0xfNjMwNiAoTVRLX1BJTl9OTyg0MykgfCAz KQ0KKyNkZWZpbmUgUElOTVVYX0dQSU80M19fRlVOQ19BRFNQX1VSWEQwIChNVEtfUElOX05PKDQz KSB8IDQpDQorI2RlZmluZSBQSU5NVVhfR1BJTzQzX19GVU5DX1BUQV9SWEQgKE1US19QSU5fTk8o NDMpIHwgNSkNCisjZGVmaW5lIFBJTk1VWF9HUElPNDNfX0ZVTkNfU1NQTV9VUlhEX0FPIChNVEtf UElOX05PKDQzKSB8IDYpDQorI2RlZmluZSBQSU5NVVhfR1BJTzQzX19GVU5DX0RCR19NT05fQjAg KE1US19QSU5fTk8oNDMpIHwgNykNCisNCisjZGVmaW5lIFBJTk1VWF9HUElPNDRfX0ZVTkNfR1BJ TzQ0IChNVEtfUElOX05PKDQ0KSB8IDApDQorI2RlZmluZSBQSU5NVVhfR1BJTzQ0X19GVU5DX01E X0lOVDJfQzJLX1VJTTFfSE9UX1BMVUcgKE1US19QSU5fTk8oNDQpIHwgMSkNCisjZGVmaW5lIFBJ Tk1VWF9HUElPNDRfX0ZVTkNfTURfSU5UMV9DMktfVUlNMF9IT1RfUExVRyAoTVRLX1BJTl9OTyg0 NCkgfCAyKQ0KKyNkZWZpbmUgUElOTVVYX0dQSU80NF9fRlVOQ19TREFfNjMwNiAoTVRLX1BJTl9O Tyg0NCkgfCAzKQ0KKyNkZWZpbmUgUElOTVVYX0dQSU80NF9fRlVOQ19BRFNQX1VUWEQwIChNVEtf UElOX05PKDQ0KSB8IDQpDQorI2RlZmluZSBQSU5NVVhfR1BJTzQ0X19GVU5DX1BUQV9UWEQgKE1U S19QSU5fTk8oNDQpIHwgNSkNCisjZGVmaW5lIFBJTk1VWF9HUElPNDRfX0ZVTkNfU1NQTV9VVFhE X0FPIChNVEtfUElOX05PKDQ0KSB8IDYpDQorI2RlZmluZSBQSU5NVVhfR1BJTzQ0X19GVU5DX0RC R19NT05fQjEgKE1US19QSU5fTk8oNDQpIHwgNykNCisNCisjZGVmaW5lIFBJTk1VWF9HUElPNDVf X0ZVTkNfR1BJTzQ1IChNVEtfUElOX05PKDQ1KSB8IDApDQorI2RlZmluZSBQSU5NVVhfR1BJTzQ1 X19GVU5DX01EMV9TSU0yX1NDTEsgKE1US19QSU5fTk8oNDUpIHwgMSkNCisjZGVmaW5lIFBJTk1V WF9HUElPNDVfX0ZVTkNfTUQxX1NJTTFfU0NMSyAoTVRLX1BJTl9OTyg0NSkgfCAyKQ0KKyNkZWZp bmUgUElOTVVYX0dQSU80NV9fRlVOQ19NQ1VQTV9KVEFHX1RESSAoTVRLX1BJTl9OTyg0NSkgfCAz KQ0KKyNkZWZpbmUgUElOTVVYX0dQSU80NV9fRlVOQ19BUFVfSlRBR19UREkgKE1US19QSU5fTk8o NDUpIHwgNCkNCisjZGVmaW5lIFBJTk1VWF9HUElPNDVfX0ZVTkNfQ0NVX0pUQUdfVERJIChNVEtf UElOX05PKDQ1KSB8IDUpDQorI2RlZmluZSBQSU5NVVhfR1BJTzQ1X19GVU5DX0xWVFNfU0NLIChN VEtfUElOX05PKDQ1KSB8IDYpDQorI2RlZmluZSBQSU5NVVhfR1BJTzQ1X19GVU5DX0NPTk5fRFNQ X0pESSAoTVRLX1BJTl9OTyg0NSkgfCA3KQ0KKw0KKyNkZWZpbmUgUElOTVVYX0dQSU80Nl9fRlVO Q19HUElPNDYgKE1US19QSU5fTk8oNDYpIHwgMCkNCisjZGVmaW5lIFBJTk1VWF9HUElPNDZfX0ZV TkNfTUQxX1NJTTJfU1JTVCAoTVRLX1BJTl9OTyg0NikgfCAxKQ0KKyNkZWZpbmUgUElOTVVYX0dQ SU80Nl9fRlVOQ19NRDFfU0lNMV9TUlNUIChNVEtfUElOX05PKDQ2KSB8IDIpDQorI2RlZmluZSBQ SU5NVVhfR1BJTzQ2X19GVU5DX01DVVBNX0pUQUdfVE1TIChNVEtfUElOX05PKDQ2KSB8IDMpDQor I2RlZmluZSBQSU5NVVhfR1BJTzQ2X19GVU5DX0FQVV9KVEFHX1RNUyAoTVRLX1BJTl9OTyg0Nikg fCA0KQ0KKyNkZWZpbmUgUElOTVVYX0dQSU80Nl9fRlVOQ19DQ1VfSlRBR19UTVMgKE1US19QSU5f Tk8oNDYpIHwgNSkNCisjZGVmaW5lIFBJTk1VWF9HUElPNDZfX0ZVTkNfTFZUU19TREkgKE1US19Q SU5fTk8oNDYpIHwgNikNCisjZGVmaW5lIFBJTk1VWF9HUElPNDZfX0ZVTkNfQ09OTl9EU1BfSk1T IChNVEtfUElOX05PKDQ2KSB8IDcpDQorDQorI2RlZmluZSBQSU5NVVhfR1BJTzQ3X19GVU5DX0dQ SU80NyAoTVRLX1BJTl9OTyg0NykgfCAwKQ0KKyNkZWZpbmUgUElOTVVYX0dQSU80N19fRlVOQ19N RDFfU0lNMl9TSU8gKE1US19QSU5fTk8oNDcpIHwgMSkNCisjZGVmaW5lIFBJTk1VWF9HUElPNDdf X0ZVTkNfTUQxX1NJTTFfU0lPIChNVEtfUElOX05PKDQ3KSB8IDIpDQorI2RlZmluZSBQSU5NVVhf R1BJTzQ3X19GVU5DX01DVVBNX0pUQUdfVERPIChNVEtfUElOX05PKDQ3KSB8IDMpDQorI2RlZmlu ZSBQSU5NVVhfR1BJTzQ3X19GVU5DX0FQVV9KVEFHX1RETyAoTVRLX1BJTl9OTyg0NykgfCA0KQ0K KyNkZWZpbmUgUElOTVVYX0dQSU80N19fRlVOQ19DQ1VfSlRBR19URE8gKE1US19QSU5fTk8oNDcp IHwgNSkNCisjZGVmaW5lIFBJTk1VWF9HUElPNDdfX0ZVTkNfTFZUU19TQ0YgKE1US19QSU5fTk8o NDcpIHwgNikNCisjZGVmaW5lIFBJTk1VWF9HUElPNDdfX0ZVTkNfQ09OTl9EU1BfSkRPIChNVEtf UElOX05PKDQ3KSB8IDcpDQorDQorI2RlZmluZSBQSU5NVVhfR1BJTzQ4X19GVU5DX0dQSU80OCAo TVRLX1BJTl9OTyg0OCkgfCAwKQ0KKyNkZWZpbmUgUElOTVVYX0dQSU80OF9fRlVOQ19NRDFfU0lN MV9TSU8gKE1US19QSU5fTk8oNDgpIHwgMSkNCisjZGVmaW5lIFBJTk1VWF9HUElPNDhfX0ZVTkNf TUQxX1NJTTJfU0lPIChNVEtfUElOX05PKDQ4KSB8IDIpDQorI2RlZmluZSBQSU5NVVhfR1BJTzQ4 X19GVU5DX01DVVBNX0pUQUdfVFJTVE4gKE1US19QSU5fTk8oNDgpIHwgMykNCisjZGVmaW5lIFBJ Tk1VWF9HUElPNDhfX0ZVTkNfQVBVX0pUQUdfVFJTVCAoTVRLX1BJTl9OTyg0OCkgfCA0KQ0KKyNk ZWZpbmUgUElOTVVYX0dQSU80OF9fRlVOQ19DQ1VfSlRBR19UUlNUIChNVEtfUElOX05PKDQ4KSB8 IDUpDQorI2RlZmluZSBQSU5NVVhfR1BJTzQ4X19GVU5DX0xWVFNfRk9VVCAoTVRLX1BJTl9OTyg0 OCkgfCA2KQ0KKyNkZWZpbmUgUElOTVVYX0dQSU80OF9fRlVOQ19DT05OX0RTUF9KSU5UUCAoTVRL X1BJTl9OTyg0OCkgfCA3KQ0KKw0KKyNkZWZpbmUgUElOTVVYX0dQSU80OV9fRlVOQ19HUElPNDkg KE1US19QSU5fTk8oNDkpIHwgMCkNCisjZGVmaW5lIFBJTk1VWF9HUElPNDlfX0ZVTkNfTUQxX1NJ TTFfU1JTVCAoTVRLX1BJTl9OTyg0OSkgfCAxKQ0KKyNkZWZpbmUgUElOTVVYX0dQSU80OV9fRlVO Q19NRDFfU0lNMl9TUlNUIChNVEtfUElOX05PKDQ5KSB8IDIpDQorI2RlZmluZSBQSU5NVVhfR1BJ TzQ5X19GVU5DX01DVVBNX0pUQUdfVENLIChNVEtfUElOX05PKDQ5KSB8IDMpDQorI2RlZmluZSBQ SU5NVVhfR1BJTzQ5X19GVU5DX0FQVV9KVEFHX1RDSyAoTVRLX1BJTl9OTyg0OSkgfCA0KQ0KKyNk ZWZpbmUgUElOTVVYX0dQSU80OV9fRlVOQ19DQ1VfSlRBR19UQ0sgKE1US19QSU5fTk8oNDkpIHwg NSkNCisjZGVmaW5lIFBJTk1VWF9HUElPNDlfX0ZVTkNfTFZUU19TRE8gKE1US19QSU5fTk8oNDkp IHwgNikNCisjZGVmaW5lIFBJTk1VWF9HUElPNDlfX0ZVTkNfQ09OTl9EU1BfSkNLIChNVEtfUElO X05PKDQ5KSB8IDcpDQorDQorI2RlZmluZSBQSU5NVVhfR1BJTzUwX19GVU5DX0dQSU81MCAoTVRL X1BJTl9OTyg1MCkgfCAwKQ0KKyNkZWZpbmUgUElOTVVYX0dQSU81MF9fRlVOQ19NRDFfU0lNMV9T Q0xLIChNVEtfUElOX05PKDUwKSB8IDEpDQorI2RlZmluZSBQSU5NVVhfR1BJTzUwX19GVU5DX01E MV9TSU0yX1NDTEsgKE1US19QSU5fTk8oNTApIHwgMikNCisjZGVmaW5lIFBJTk1VWF9HUElPNTBf X0ZVTkNfTFZUU18yNk0gKE1US19QSU5fTk8oNTApIHwgNikNCisNCisjZGVmaW5lIFBJTk1VWF9H UElPNTFfX0ZVTkNfR1BJTzUxIChNVEtfUElOX05PKDUxKSB8IDApDQorI2RlZmluZSBQSU5NVVhf R1BJTzUxX19GVU5DX01TREMxX0NMSyAoTVRLX1BJTl9OTyg1MSkgfCAxKQ0KKyNkZWZpbmUgUElO TVVYX0dQSU81MV9fRlVOQ19QQ00xX0NMSyAoTVRLX1BJTl9OTyg1MSkgfCAyKQ0KKyNkZWZpbmUg UElOTVVYX0dQSU81MV9fRlVOQ19DT05OX0RTUF9KQ0sgKE1US19QSU5fTk8oNTEpIHwgMykNCisj ZGVmaW5lIFBJTk1VWF9HUElPNTFfX0ZVTkNfVURJX1RDSyAoTVRLX1BJTl9OTyg1MSkgfCA0KQ0K KyNkZWZpbmUgUElOTVVYX0dQSU81MV9fRlVOQ19JUFVfSlRBR19UQ0sgKE1US19QSU5fTk8oNTEp IHwgNSkNCisjZGVmaW5lIFBJTk1VWF9HUElPNTFfX0ZVTkNfU1NQTV9KVEFHX1RDSyAoTVRLX1BJ Tl9OTyg1MSkgfCA2KQ0KKyNkZWZpbmUgUElOTVVYX0dQSU81MV9fRlVOQ19KVENLX1NFTDMgKE1U S19QSU5fTk8oNTEpIHwgNykNCisNCisjZGVmaW5lIFBJTk1VWF9HUElPNTJfX0ZVTkNfR1BJTzUy IChNVEtfUElOX05PKDUyKSB8IDApDQorI2RlZmluZSBQSU5NVVhfR1BJTzUyX19GVU5DX01TREMx X0NNRCAoTVRLX1BJTl9OTyg1MikgfCAxKQ0KKyNkZWZpbmUgUElOTVVYX0dQSU81Ml9fRlVOQ19Q Q00xX1NZTkMgKE1US19QSU5fTk8oNTIpIHwgMikNCisjZGVmaW5lIFBJTk1VWF9HUElPNTJfX0ZV TkNfQ09OTl9EU1BfSk1TIChNVEtfUElOX05PKDUyKSB8IDMpDQorI2RlZmluZSBQSU5NVVhfR1BJ TzUyX19GVU5DX1VESV9UTVMgKE1US19QSU5fTk8oNTIpIHwgNCkNCisjZGVmaW5lIFBJTk1VWF9H UElPNTJfX0ZVTkNfSVBVX0pUQUdfVE1TIChNVEtfUElOX05PKDUyKSB8IDUpDQorI2RlZmluZSBQ SU5NVVhfR1BJTzUyX19GVU5DX1NTUE1fSlRBR19UTVMgKE1US19QSU5fTk8oNTIpIHwgNikNCisj ZGVmaW5lIFBJTk1VWF9HUElPNTJfX0ZVTkNfSlRNU19TRUwzIChNVEtfUElOX05PKDUyKSB8IDcp DQorDQorI2RlZmluZSBQSU5NVVhfR1BJTzUzX19GVU5DX0dQSU81MyAoTVRLX1BJTl9OTyg1Mykg fCAwKQ0KKyNkZWZpbmUgUElOTVVYX0dQSU81M19fRlVOQ19NU0RDMV9EQVQzIChNVEtfUElOX05P KDUzKSB8IDEpDQorI2RlZmluZSBQSU5NVVhfR1BJTzUzX19GVU5DX1BDTTFfREkgKE1US19QSU5f Tk8oNTMpIHwgMikNCisjZGVmaW5lIFBJTk1VWF9HUElPNTNfX0ZVTkNfQ09OTl9EU1BfSklOVFAg KE1US19QSU5fTk8oNTMpIHwgMykNCisjZGVmaW5lIFBJTk1VWF9HUElPNTNfX0ZVTkNfQ09OTl9N Q1VfQUlDRV9UTVNDIChNVEtfUElOX05PKDUzKSB8IDQpDQorDQorI2RlZmluZSBQSU5NVVhfR1BJ TzU0X19GVU5DX0dQSU81NCAoTVRLX1BJTl9OTyg1NCkgfCAwKQ0KKyNkZWZpbmUgUElOTVVYX0dQ SU81NF9fRlVOQ19NU0RDMV9EQVQwIChNVEtfUElOX05PKDU0KSB8IDEpDQorI2RlZmluZSBQSU5N VVhfR1BJTzU0X19GVU5DX1BDTTFfRE8wIChNVEtfUElOX05PKDU0KSB8IDIpDQorI2RlZmluZSBQ SU5NVVhfR1BJTzU0X19GVU5DX0NPTk5fRFNQX0pESSAoTVRLX1BJTl9OTyg1NCkgfCAzKQ0KKyNk ZWZpbmUgUElOTVVYX0dQSU81NF9fRlVOQ19VRElfVERJIChNVEtfUElOX05PKDU0KSB8IDQpDQor I2RlZmluZSBQSU5NVVhfR1BJTzU0X19GVU5DX0lQVV9KVEFHX1RESSAoTVRLX1BJTl9OTyg1NCkg fCA1KQ0KKyNkZWZpbmUgUElOTVVYX0dQSU81NF9fRlVOQ19TU1BNX0pUQUdfVERJIChNVEtfUElO X05PKDU0KSB8IDYpDQorI2RlZmluZSBQSU5NVVhfR1BJTzU0X19GVU5DX0pURElfU0VMMyAoTVRL X1BJTl9OTyg1NCkgfCA3KQ0KKw0KKyNkZWZpbmUgUElOTVVYX0dQSU81NV9fRlVOQ19HUElPNTUg KE1US19QSU5fTk8oNTUpIHwgMCkNCisjZGVmaW5lIFBJTk1VWF9HUElPNTVfX0ZVTkNfTVNEQzFf REFUMiAoTVRLX1BJTl9OTyg1NSkgfCAxKQ0KKyNkZWZpbmUgUElOTVVYX0dQSU81NV9fRlVOQ19Q Q00xX0RPMiAoTVRLX1BJTl9OTyg1NSkgfCAyKQ0KKyNkZWZpbmUgUElOTVVYX0dQSU81NV9fRlVO Q19DT05OX01DVV9BSUNFX1RDS0MgKE1US19QSU5fTk8oNTUpIHwgMykNCisjZGVmaW5lIFBJTk1V WF9HUElPNTVfX0ZVTkNfVURJX05UUlNUIChNVEtfUElOX05PKDU1KSB8IDQpDQorI2RlZmluZSBQ SU5NVVhfR1BJTzU1X19GVU5DX0lQVV9KVEFHX1RSU1QgKE1US19QSU5fTk8oNTUpIHwgNSkNCisj ZGVmaW5lIFBJTk1VWF9HUElPNTVfX0ZVTkNfU1NQTV9KVEFHX1RSU1ROIChNVEtfUElOX05PKDU1 KSB8IDYpDQorI2RlZmluZSBQSU5NVVhfR1BJTzU1X19GVU5DX0pUUlNUTl9TRUwzIChNVEtfUElO X05PKDU1KSB8IDcpDQorDQorI2RlZmluZSBQSU5NVVhfR1BJTzU2X19GVU5DX0dQSU81NiAoTVRL X1BJTl9OTyg1NikgfCAwKQ0KKyNkZWZpbmUgUElOTVVYX0dQSU81Nl9fRlVOQ19NU0RDMV9EQVQx IChNVEtfUElOX05PKDU2KSB8IDEpDQorI2RlZmluZSBQSU5NVVhfR1BJTzU2X19GVU5DX1BDTTFf RE8xIChNVEtfUElOX05PKDU2KSB8IDIpDQorI2RlZmluZSBQSU5NVVhfR1BJTzU2X19GVU5DX0NP Tk5fRFNQX0pETyAoTVRLX1BJTl9OTyg1NikgfCAzKQ0KKyNkZWZpbmUgUElOTVVYX0dQSU81Nl9f RlVOQ19VRElfVERPIChNVEtfUElOX05PKDU2KSB8IDQpDQorI2RlZmluZSBQSU5NVVhfR1BJTzU2 X19GVU5DX0lQVV9KVEFHX1RETyAoTVRLX1BJTl9OTyg1NikgfCA1KQ0KKyNkZWZpbmUgUElOTVVY X0dQSU81Nl9fRlVOQ19TU1BNX0pUQUdfVERPIChNVEtfUElOX05PKDU2KSB8IDYpDQorI2RlZmlu ZSBQSU5NVVhfR1BJTzU2X19GVU5DX0pURE9fU0VMMyAoTVRLX1BJTl9OTyg1NikgfCA3KQ0KKw0K KyNkZWZpbmUgUElOTVVYX0dQSU81N19fRlVOQ19HUElPNTcgKE1US19QSU5fTk8oNTcpIHwgMCkN CisjZGVmaW5lIFBJTk1VWF9HUElPNTdfX0ZVTkNfTUlQSTJfRF9TQ0xLIChNVEtfUElOX05PKDU3 KSB8IDEpDQorDQorI2RlZmluZSBQSU5NVVhfR1BJTzU4X19GVU5DX0dQSU81OCAoTVRLX1BJTl9O Tyg1OCkgfCAwKQ0KKyNkZWZpbmUgUElOTVVYX0dQSU81OF9fRlVOQ19NSVBJMl9EX1NEQVRBIChN VEtfUElOX05PKDU4KSB8IDEpDQorDQorI2RlZmluZSBQSU5NVVhfR1BJTzU5X19GVU5DX0dQSU81 OSAoTVRLX1BJTl9OTyg1OSkgfCAwKQ0KKyNkZWZpbmUgUElOTVVYX0dQSU81OV9fRlVOQ19NSVBJ X01fU0NMSyAoTVRLX1BJTl9OTyg1OSkgfCAxKQ0KKw0KKyNkZWZpbmUgUElOTVVYX0dQSU82MF9f RlVOQ19HUElPNjAgKE1US19QSU5fTk8oNjApIHwgMCkNCisjZGVmaW5lIFBJTk1VWF9HUElPNjBf X0ZVTkNfTUlQSV9NX1NEQVRBIChNVEtfUElOX05PKDYwKSB8IDEpDQorDQorI2RlZmluZSBQSU5N VVhfR1BJTzYxX19GVU5DX0dQSU82MSAoTVRLX1BJTl9OTyg2MSkgfCAwKQ0KKyNkZWZpbmUgUElO TVVYX0dQSU82MV9fRlVOQ19NRF9VQ05UX0FfVEdMIChNVEtfUElOX05PKDYxKSB8IDEpDQorDQor I2RlZmluZSBQSU5NVVhfR1BJTzYyX19GVU5DX0dQSU82MiAoTVRLX1BJTl9OTyg2MikgfCAwKQ0K KyNkZWZpbmUgUElOTVVYX0dQSU82Ml9fRlVOQ19ESUdSRl9JUlEgKE1US19QSU5fTk8oNjIpIHwg MSkNCisNCisjZGVmaW5lIFBJTk1VWF9HUElPNjNfX0ZVTkNfR1BJTzYzIChNVEtfUElOX05PKDYz KSB8IDApDQorI2RlZmluZSBQSU5NVVhfR1BJTzYzX19GVU5DX0JQSV9CVVMwIChNVEtfUElOX05P KDYzKSB8IDEpDQorI2RlZmluZSBQSU5NVVhfR1BJTzYzX19GVU5DX1BDSUVfV0FLRV9OIChNVEtf UElOX05PKDYzKSB8IDMpDQorDQorI2RlZmluZSBQSU5NVVhfR1BJTzY0X19GVU5DX0dQSU82NCAo TVRLX1BJTl9OTyg2NCkgfCAwKQ0KKyNkZWZpbmUgUElOTVVYX0dQSU82NF9fRlVOQ19CUElfQlVT MSAoTVRLX1BJTl9OTyg2NCkgfCAxKQ0KKyNkZWZpbmUgUElOTVVYX0dQSU82NF9fRlVOQ19QQ0lF X1BFUkVTRVRfTiAoTVRLX1BJTl9OTyg2NCkgfCAzKQ0KKw0KKyNkZWZpbmUgUElOTVVYX0dQSU82 NV9fRlVOQ19HUElPNjUgKE1US19QSU5fTk8oNjUpIHwgMCkNCisjZGVmaW5lIFBJTk1VWF9HUElP NjVfX0ZVTkNfQlBJX0JVUzIgKE1US19QSU5fTk8oNjUpIHwgMSkNCisjZGVmaW5lIFBJTk1VWF9H UElPNjVfX0ZVTkNfUENJRV9DTEtSRVFfTiAoTVRLX1BJTl9OTyg2NSkgfCAzKQ0KKw0KKyNkZWZp bmUgUElOTVVYX0dQSU82Nl9fRlVOQ19HUElPNjYgKE1US19QSU5fTk8oNjYpIHwgMCkNCisjZGVm aW5lIFBJTk1VWF9HUElPNjZfX0ZVTkNfQlBJX0JVUzMgKE1US19QSU5fTk8oNjYpIHwgMSkNCisN CisjZGVmaW5lIFBJTk1VWF9HUElPNjdfX0ZVTkNfR1BJTzY3IChNVEtfUElOX05PKDY3KSB8IDAp DQorI2RlZmluZSBQSU5NVVhfR1BJTzY3X19GVU5DX0JQSV9CVVM0IChNVEtfUElOX05PKDY3KSB8 IDEpDQorDQorI2RlZmluZSBQSU5NVVhfR1BJTzY4X19GVU5DX0dQSU82OCAoTVRLX1BJTl9OTyg2 OCkgfCAwKQ0KKyNkZWZpbmUgUElOTVVYX0dQSU82OF9fRlVOQ19CUElfQlVTNSAoTVRLX1BJTl9O Tyg2OCkgfCAxKQ0KKw0KKyNkZWZpbmUgUElOTVVYX0dQSU82OV9fRlVOQ19HUElPNjkgKE1US19Q SU5fTk8oNjkpIHwgMCkNCisjZGVmaW5lIFBJTk1VWF9HUElPNjlfX0ZVTkNfQlBJX0JVUzYgKE1U S19QSU5fTk8oNjkpIHwgMSkNCisjZGVmaW5lIFBJTk1VWF9HUElPNjlfX0ZVTkNfQ09OTl9CUElf QlVTNiAoTVRLX1BJTl9OTyg2OSkgfCAyKQ0KKw0KKyNkZWZpbmUgUElOTVVYX0dQSU83MF9fRlVO Q19HUElPNzAgKE1US19QSU5fTk8oNzApIHwgMCkNCisjZGVmaW5lIFBJTk1VWF9HUElPNzBfX0ZV TkNfQlBJX0JVUzcgKE1US19QSU5fTk8oNzApIHwgMSkNCisjZGVmaW5lIFBJTk1VWF9HUElPNzBf X0ZVTkNfQ09OTl9CUElfQlVTNyAoTVRLX1BJTl9OTyg3MCkgfCAyKQ0KKw0KKyNkZWZpbmUgUElO TVVYX0dQSU83MV9fRlVOQ19HUElPNzEgKE1US19QSU5fTk8oNzEpIHwgMCkNCisjZGVmaW5lIFBJ Tk1VWF9HUElPNzFfX0ZVTkNfQlBJX0JVUzggKE1US19QSU5fTk8oNzEpIHwgMSkNCisjZGVmaW5l IFBJTk1VWF9HUElPNzFfX0ZVTkNfQ09OTl9CUElfQlVTOCAoTVRLX1BJTl9OTyg3MSkgfCAyKQ0K Kw0KKyNkZWZpbmUgUElOTVVYX0dQSU83Ml9fRlVOQ19HUElPNzIgKE1US19QSU5fTk8oNzIpIHwg MCkNCisjZGVmaW5lIFBJTk1VWF9HUElPNzJfX0ZVTkNfQlBJX0JVUzkgKE1US19QSU5fTk8oNzIp IHwgMSkNCisjZGVmaW5lIFBJTk1VWF9HUElPNzJfX0ZVTkNfQ09OTl9CUElfQlVTOSAoTVRLX1BJ Tl9OTyg3MikgfCAyKQ0KKw0KKyNkZWZpbmUgUElOTVVYX0dQSU83M19fRlVOQ19HUElPNzMgKE1U S19QSU5fTk8oNzMpIHwgMCkNCisjZGVmaW5lIFBJTk1VWF9HUElPNzNfX0ZVTkNfQlBJX0JVUzEw IChNVEtfUElOX05PKDczKSB8IDEpDQorI2RlZmluZSBQSU5NVVhfR1BJTzczX19GVU5DX0NPTk5f QlBJX0JVUzEwIChNVEtfUElOX05PKDczKSB8IDIpDQorDQorI2RlZmluZSBQSU5NVVhfR1BJTzc0 X19GVU5DX0dQSU83NCAoTVRLX1BJTl9OTyg3NCkgfCAwKQ0KKyNkZWZpbmUgUElOTVVYX0dQSU83 NF9fRlVOQ19CUElfQlVTMTFfT0xBVDAgKE1US19QSU5fTk8oNzQpIHwgMSkNCisjZGVmaW5lIFBJ Tk1VWF9HUElPNzRfX0ZVTkNfQ09OTl9CUElfQlVTMTFfT0xBVDAgKE1US19QSU5fTk8oNzQpIHwg MikNCisNCisjZGVmaW5lIFBJTk1VWF9HUElPNzVfX0ZVTkNfR1BJTzc1IChNVEtfUElOX05PKDc1 KSB8IDApDQorI2RlZmluZSBQSU5NVVhfR1BJTzc1X19GVU5DX0JQSV9CVVMxMl9PTEFUMSAoTVRL X1BJTl9OTyg3NSkgfCAxKQ0KKyNkZWZpbmUgUElOTVVYX0dQSU83NV9fRlVOQ19DT05OX0JQSV9C VVMxMl9PTEFUMSAoTVRLX1BJTl9OTyg3NSkgfCAyKQ0KKw0KKyNkZWZpbmUgUElOTVVYX0dQSU83 Nl9fRlVOQ19HUElPNzYgKE1US19QSU5fTk8oNzYpIHwgMCkNCisjZGVmaW5lIFBJTk1VWF9HUElP NzZfX0ZVTkNfQlBJX0JVUzEzX09MQVQyIChNVEtfUElOX05PKDc2KSB8IDEpDQorI2RlZmluZSBQ SU5NVVhfR1BJTzc2X19GVU5DX0NPTk5fQlBJX0JVUzEzX09MQVQyIChNVEtfUElOX05PKDc2KSB8 IDIpDQorDQorI2RlZmluZSBQSU5NVVhfR1BJTzc3X19GVU5DX0dQSU83NyAoTVRLX1BJTl9OTyg3 NykgfCAwKQ0KKyNkZWZpbmUgUElOTVVYX0dQSU83N19fRlVOQ19CUElfQlVTMTRfT0xBVDMgKE1U S19QSU5fTk8oNzcpIHwgMSkNCisjZGVmaW5lIFBJTk1VWF9HUElPNzdfX0ZVTkNfQ09OTl9CUElf QlVTMTRfT0xBVDMgKE1US19QSU5fTk8oNzcpIHwgMikNCisNCisjZGVmaW5lIFBJTk1VWF9HUElP NzhfX0ZVTkNfR1BJTzc4IChNVEtfUElOX05PKDc4KSB8IDApDQorI2RlZmluZSBQSU5NVVhfR1BJ Tzc4X19GVU5DX0JQSV9CVVMxNV9PTEFUNCAoTVRLX1BJTl9OTyg3OCkgfCAxKQ0KKyNkZWZpbmUg UElOTVVYX0dQSU83OF9fRlVOQ19DT05OX0JQSV9CVVMxNV9PTEFUNCAoTVRLX1BJTl9OTyg3OCkg fCAyKQ0KKw0KKyNkZWZpbmUgUElOTVVYX0dQSU83OV9fRlVOQ19HUElPNzkgKE1US19QSU5fTk8o NzkpIHwgMCkNCisjZGVmaW5lIFBJTk1VWF9HUElPNzlfX0ZVTkNfQlBJX0JVUzE2X09MQVQ1IChN VEtfUElOX05PKDc5KSB8IDEpDQorI2RlZmluZSBQSU5NVVhfR1BJTzc5X19GVU5DX0NPTk5fQlBJ X0JVUzE2X09MQVQ1IChNVEtfUElOX05PKDc5KSB8IDIpDQorDQorI2RlZmluZSBQSU5NVVhfR1BJ TzgwX19GVU5DX0dQSU84MCAoTVRLX1BJTl9OTyg4MCkgfCAwKQ0KKyNkZWZpbmUgUElOTVVYX0dQ SU84MF9fRlVOQ19CUElfQlVTMTdfQU5UMCAoTVRLX1BJTl9OTyg4MCkgfCAxKQ0KKyNkZWZpbmUg UElOTVVYX0dQSU84MF9fRlVOQ19DT05OX0JQSV9CVVMxN19BTlQwIChNVEtfUElOX05PKDgwKSB8 IDIpDQorI2RlZmluZSBQSU5NVVhfR1BJTzgwX19GVU5DX1BDSUVfV0FLRV9OIChNVEtfUElOX05P KDgwKSB8IDMpDQorDQorI2RlZmluZSBQSU5NVVhfR1BJTzgxX19GVU5DX0dQSU84MSAoTVRLX1BJ Tl9OTyg4MSkgfCAwKQ0KKyNkZWZpbmUgUElOTVVYX0dQSU84MV9fRlVOQ19CUElfQlVTMThfQU5U MSAoTVRLX1BJTl9OTyg4MSkgfCAxKQ0KKyNkZWZpbmUgUElOTVVYX0dQSU84MV9fRlVOQ19DT05O X0JQSV9CVVMxOF9BTlQxIChNVEtfUElOX05PKDgxKSB8IDIpDQorI2RlZmluZSBQSU5NVVhfR1BJ TzgxX19GVU5DX1BDSUVfUEVSRVNFVF9OIChNVEtfUElOX05PKDgxKSB8IDMpDQorDQorI2RlZmlu ZSBQSU5NVVhfR1BJTzgyX19GVU5DX0dQSU84MiAoTVRLX1BJTl9OTyg4MikgfCAwKQ0KKyNkZWZp bmUgUElOTVVYX0dQSU84Ml9fRlVOQ19CUElfQlVTMTlfQU5UMiAoTVRLX1BJTl9OTyg4MikgfCAx KQ0KKyNkZWZpbmUgUElOTVVYX0dQSU84Ml9fRlVOQ19DT05OX0JQSV9CVVMxOV9BTlQyIChNVEtf UElOX05PKDgyKSB8IDIpDQorI2RlZmluZSBQSU5NVVhfR1BJTzgyX19GVU5DX1BDSUVfQ0xLUkVR X04gKE1US19QSU5fTk8oODIpIHwgMykNCisNCisjZGVmaW5lIFBJTk1VWF9HUElPODNfX0ZVTkNf R1BJTzgzIChNVEtfUElOX05PKDgzKSB8IDApDQorI2RlZmluZSBQSU5NVVhfR1BJTzgzX19GVU5D X0JQSV9CVVMyMF9BTlQzIChNVEtfUElOX05PKDgzKSB8IDEpDQorI2RlZmluZSBQSU5NVVhfR1BJ TzgzX19GVU5DX0NPTk5fQlBJX0JVUzIwX0FOVDMgKE1US19QSU5fTk8oODMpIHwgMikNCisNCisj ZGVmaW5lIFBJTk1VWF9HUElPODRfX0ZVTkNfR1BJTzg0IChNVEtfUElOX05PKDg0KSB8IDApDQor I2RlZmluZSBQSU5NVVhfR1BJTzg0X19GVU5DX0JQSV9CVVMyMV9BTlQ0IChNVEtfUElOX05PKDg0 KSB8IDEpDQorI2RlZmluZSBQSU5NVVhfR1BJTzg0X19GVU5DX0NPTk5fQlBJX0JVUzIxX0FOVDQg KE1US19QSU5fTk8oODQpIHwgMikNCisNCisjZGVmaW5lIFBJTk1VWF9HUElPODVfX0ZVTkNfR1BJ Tzg1IChNVEtfUElOX05PKDg1KSB8IDApDQorI2RlZmluZSBQSU5NVVhfR1BJTzg1X19GVU5DX01J UEkxX0RfU0NMSyAoTVRLX1BJTl9OTyg4NSkgfCAxKQ0KKyNkZWZpbmUgUElOTVVYX0dQSU84NV9f RlVOQ19DT05OX01JUEkxX1NDTEsgKE1US19QSU5fTk8oODUpIHwgMikNCisNCisjZGVmaW5lIFBJ Tk1VWF9HUElPODZfX0ZVTkNfR1BJTzg2IChNVEtfUElOX05PKDg2KSB8IDApDQorI2RlZmluZSBQ SU5NVVhfR1BJTzg2X19GVU5DX01JUEkxX0RfU0RBVEEgKE1US19QSU5fTk8oODYpIHwgMSkNCisj ZGVmaW5lIFBJTk1VWF9HUElPODZfX0ZVTkNfQ09OTl9NSVBJMV9TREFUQSAoTVRLX1BJTl9OTyg4 NikgfCAyKQ0KKw0KKyNkZWZpbmUgUElOTVVYX0dQSU84N19fRlVOQ19HUElPODcgKE1US19QSU5f Tk8oODcpIHwgMCkNCisjZGVmaW5lIFBJTk1VWF9HUElPODdfX0ZVTkNfTUlQSTBfRF9TQ0xLIChN VEtfUElOX05PKDg3KSB8IDEpDQorI2RlZmluZSBQSU5NVVhfR1BJTzg3X19GVU5DX0NPTk5fTUlQ STBfU0NMSyAoTVRLX1BJTl9OTyg4NykgfCAyKQ0KKw0KKyNkZWZpbmUgUElOTVVYX0dQSU84OF9f RlVOQ19HUElPODggKE1US19QSU5fTk8oODgpIHwgMCkNCisjZGVmaW5lIFBJTk1VWF9HUElPODhf X0ZVTkNfTUlQSTBfRF9TREFUQSAoTVRLX1BJTl9OTyg4OCkgfCAxKQ0KKyNkZWZpbmUgUElOTVVY X0dQSU84OF9fRlVOQ19DT05OX01JUEkwX1NEQVRBIChNVEtfUElOX05PKDg4KSB8IDIpDQorDQor I2RlZmluZSBQSU5NVVhfR1BJTzg5X19GVU5DX0dQSU84OSAoTVRLX1BJTl9OTyg4OSkgfCAwKQ0K KyNkZWZpbmUgUElOTVVYX0dQSU84OV9fRlVOQ19TUE1JX1NDTCAoTVRLX1BJTl9OTyg4OSkgfCAx KQ0KKyNkZWZpbmUgUElOTVVYX0dQSU84OV9fRlVOQ19TQ0wxMCAoTVRLX1BJTl9OTyg4OSkgfCAy KQ0KKw0KKyNkZWZpbmUgUElOTVVYX0dQSU85MF9fRlVOQ19HUElPOTAgKE1US19QSU5fTk8oOTAp IHwgMCkNCisjZGVmaW5lIFBJTk1VWF9HUElPOTBfX0ZVTkNfU1BNSV9TREEgKE1US19QSU5fTk8o OTApIHwgMSkNCisjZGVmaW5lIFBJTk1VWF9HUElPOTBfX0ZVTkNfU0RBMTAgKE1US19QSU5fTk8o OTApIHwgMikNCisNCisjZGVmaW5lIFBJTk1VWF9HUElPOTFfX0ZVTkNfR1BJTzkxIChNVEtfUElO X05PKDkxKSB8IDApDQorI2RlZmluZSBQSU5NVVhfR1BJTzkxX19GVU5DX0FQX0dPT0QgKE1US19Q SU5fTk8oOTEpIHwgMSkNCisNCisjZGVmaW5lIFBJTk1VWF9HUElPOTJfX0ZVTkNfR1BJTzkyIChN VEtfUElOX05PKDkyKSB8IDApDQorI2RlZmluZSBQSU5NVVhfR1BJTzkyX19GVU5DX1VSWEQwIChN VEtfUElOX05PKDkyKSB8IDEpDQorI2RlZmluZSBQSU5NVVhfR1BJTzkyX19GVU5DX01EX1VSWEQw IChNVEtfUElOX05PKDkyKSB8IDIpDQorI2RlZmluZSBQSU5NVVhfR1BJTzkyX19GVU5DX01EX1VS WEQxIChNVEtfUElOX05PKDkyKSB8IDMpDQorI2RlZmluZSBQSU5NVVhfR1BJTzkyX19GVU5DX1NT UE1fVVJYRF9BTyAoTVRLX1BJTl9OTyg5MikgfCA0KQ0KKyNkZWZpbmUgUElOTVVYX0dQSU85Ml9f RlVOQ19DT05OX1VBUlQwX1JYRCAoTVRLX1BJTl9OTyg5MikgfCA1KQ0KKw0KKyNkZWZpbmUgUElO TVVYX0dQSU85M19fRlVOQ19HUElPOTMgKE1US19QSU5fTk8oOTMpIHwgMCkNCisjZGVmaW5lIFBJ Tk1VWF9HUElPOTNfX0ZVTkNfVVRYRDAgKE1US19QSU5fTk8oOTMpIHwgMSkNCisjZGVmaW5lIFBJ Tk1VWF9HUElPOTNfX0ZVTkNfTURfVVRYRDAgKE1US19QSU5fTk8oOTMpIHwgMikNCisjZGVmaW5l IFBJTk1VWF9HUElPOTNfX0ZVTkNfTURfVVRYRDEgKE1US19QSU5fTk8oOTMpIHwgMykNCisjZGVm aW5lIFBJTk1VWF9HUElPOTNfX0ZVTkNfU1NQTV9VVFhEX0FPIChNVEtfUElOX05PKDkzKSB8IDQp DQorI2RlZmluZSBQSU5NVVhfR1BJTzkzX19GVU5DX0NPTk5fVUFSVDBfVFhEIChNVEtfUElOX05P KDkzKSB8IDUpDQorI2RlZmluZSBQSU5NVVhfR1BJTzkzX19GVU5DX1dJRklfVFhEIChNVEtfUElO X05PKDkzKSB8IDYpDQorDQorI2RlZmluZSBQSU5NVVhfR1BJTzk0X19GVU5DX0dQSU85NCAoTVRL X1BJTl9OTyg5NCkgfCAwKQ0KKyNkZWZpbmUgUElOTVVYX0dQSU85NF9fRlVOQ19VUlhEMSAoTVRL X1BJTl9OTyg5NCkgfCAxKQ0KKyNkZWZpbmUgUElOTVVYX0dQSU85NF9fRlVOQ19BRFNQX1VSWEQw IChNVEtfUElOX05PKDk0KSB8IDIpDQorI2RlZmluZSBQSU5NVVhfR1BJTzk0X19GVU5DX01EMzJf MF9SWEQgKE1US19QSU5fTk8oOTQpIHwgMykNCisjZGVmaW5lIFBJTk1VWF9HUElPOTRfX0ZVTkNf U1NQTV9VUlhEX0FPIChNVEtfUElOX05PKDk0KSB8IDQpDQorI2RlZmluZSBQSU5NVVhfR1BJTzk0 X19GVU5DX1RQX1VSWEQxX0FPIChNVEtfUElOX05PKDk0KSB8IDUpDQorI2RlZmluZSBQSU5NVVhf R1BJTzk0X19GVU5DX1RQX1VSWEQyX0FPIChNVEtfUElOX05PKDk0KSB8IDYpDQorI2RlZmluZSBQ SU5NVVhfR1BJTzk0X19GVU5DX01CSVNUUkVBREVOX1RSSUdHRVIgKE1US19QSU5fTk8oOTQpIHwg NykNCisNCisjZGVmaW5lIFBJTk1VWF9HUElPOTVfX0ZVTkNfR1BJTzk1IChNVEtfUElOX05PKDk1 KSB8IDApDQorI2RlZmluZSBQSU5NVVhfR1BJTzk1X19GVU5DX1VUWEQxIChNVEtfUElOX05PKDk1 KSB8IDEpDQorI2RlZmluZSBQSU5NVVhfR1BJTzk1X19GVU5DX0FEU1BfVVRYRDAgKE1US19QSU5f Tk8oOTUpIHwgMikNCisjZGVmaW5lIFBJTk1VWF9HUElPOTVfX0ZVTkNfTUQzMl8wX1RYRCAoTVRL X1BJTl9OTyg5NSkgfCAzKQ0KKyNkZWZpbmUgUElOTVVYX0dQSU85NV9fRlVOQ19TU1BNX1VUWERf QU8gKE1US19QSU5fTk8oOTUpIHwgNCkNCisjZGVmaW5lIFBJTk1VWF9HUElPOTVfX0ZVTkNfVFBf VVRYRDFfQU8gKE1US19QSU5fTk8oOTUpIHwgNSkNCisjZGVmaW5lIFBJTk1VWF9HUElPOTVfX0ZV TkNfVFBfVVRYRDJfQU8gKE1US19QSU5fTk8oOTUpIHwgNikNCisjZGVmaW5lIFBJTk1VWF9HUElP OTVfX0ZVTkNfTUJJU1RXUklURUVOX1RSSUdHRVIgKE1US19QSU5fTk8oOTUpIHwgNykNCisNCisj ZGVmaW5lIFBJTk1VWF9HUElPOTZfX0ZVTkNfR1BJTzk2IChNVEtfUElOX05PKDk2KSB8IDApDQor I2RlZmluZSBQSU5NVVhfR1BJTzk2X19GVU5DX1RETV9MUkNLIChNVEtfUElOX05PKDk2KSB8IDEp DQorI2RlZmluZSBQSU5NVVhfR1BJTzk2X19GVU5DX0kyUzdfTFJDSyAoTVRLX1BJTl9OTyg5Nikg fCAyKQ0KKyNkZWZpbmUgUElOTVVYX0dQSU85Nl9fRlVOQ19JMlM5X0xSQ0sgKE1US19QSU5fTk8o OTYpIHwgMykNCisjZGVmaW5lIFBJTk1VWF9HUElPOTZfX0ZVTkNfRFBJX0QwIChNVEtfUElOX05P KDk2KSB8IDQpDQorI2RlZmluZSBQSU5NVVhfR1BJTzk2X19GVU5DX0FEU1BfSlRBRzBfVERJIChN VEtfUElOX05PKDk2KSB8IDUpDQorI2RlZmluZSBQSU5NVVhfR1BJTzk2X19GVU5DX0lPX0pUQUdf VERJIChNVEtfUElOX05PKDk2KSB8IDcpDQorDQorI2RlZmluZSBQSU5NVVhfR1BJTzk3X19GVU5D X0dQSU85NyAoTVRLX1BJTl9OTyg5NykgfCAwKQ0KKyNkZWZpbmUgUElOTVVYX0dQSU85N19fRlVO Q19URE1fQkNLIChNVEtfUElOX05PKDk3KSB8IDEpDQorI2RlZmluZSBQSU5NVVhfR1BJTzk3X19G VU5DX0kyUzdfQkNLIChNVEtfUElOX05PKDk3KSB8IDIpDQorI2RlZmluZSBQSU5NVVhfR1BJTzk3 X19GVU5DX0kyUzlfQkNLIChNVEtfUElOX05PKDk3KSB8IDMpDQorI2RlZmluZSBQSU5NVVhfR1BJ Tzk3X19GVU5DX0RQSV9EMSAoTVRLX1BJTl9OTyg5NykgfCA0KQ0KKyNkZWZpbmUgUElOTVVYX0dQ SU85N19fRlVOQ19BRFNQX0pUQUcwX1RSU1ROIChNVEtfUElOX05PKDk3KSB8IDUpDQorI2RlZmlu ZSBQSU5NVVhfR1BJTzk3X19GVU5DX0lPX0pUQUdfVFJTVE4gKE1US19QSU5fTk8oOTcpIHwgNykN CisNCisjZGVmaW5lIFBJTk1VWF9HUElPOThfX0ZVTkNfR1BJTzk4IChNVEtfUElOX05PKDk4KSB8 IDApDQorI2RlZmluZSBQSU5NVVhfR1BJTzk4X19GVU5DX1RETV9NQ0sgKE1US19QSU5fTk8oOTgp IHwgMSkNCisjZGVmaW5lIFBJTk1VWF9HUElPOThfX0ZVTkNfSTJTN19NQ0sgKE1US19QSU5fTk8o OTgpIHwgMikNCisjZGVmaW5lIFBJTk1VWF9HUElPOThfX0ZVTkNfSTJTOV9NQ0sgKE1US19QSU5f Tk8oOTgpIHwgMykNCisjZGVmaW5lIFBJTk1VWF9HUElPOThfX0ZVTkNfRFBJX0QyIChNVEtfUElO X05PKDk4KSB8IDQpDQorI2RlZmluZSBQSU5NVVhfR1BJTzk4X19GVU5DX0FEU1BfSlRBRzBfVENL IChNVEtfUElOX05PKDk4KSB8IDUpDQorI2RlZmluZSBQSU5NVVhfR1BJTzk4X19GVU5DX0lPX0pU QUdfVENLIChNVEtfUElOX05PKDk4KSB8IDcpDQorDQorI2RlZmluZSBQSU5NVVhfR1BJTzk5X19G VU5DX0dQSU85OSAoTVRLX1BJTl9OTyg5OSkgfCAwKQ0KKyNkZWZpbmUgUElOTVVYX0dQSU85OV9f RlVOQ19URE1fREFUQTAgKE1US19QSU5fTk8oOTkpIHwgMSkNCisjZGVmaW5lIFBJTk1VWF9HUElP OTlfX0ZVTkNfSTJTNl9ESSAoTVRLX1BJTl9OTyg5OSkgfCAyKQ0KKyNkZWZpbmUgUElOTVVYX0dQ SU85OV9fRlVOQ19JMlM4X0RJIChNVEtfUElOX05PKDk5KSB8IDMpDQorI2RlZmluZSBQSU5NVVhf R1BJTzk5X19GVU5DX0RQSV9EMyAoTVRLX1BJTl9OTyg5OSkgfCA0KQ0KKyNkZWZpbmUgUElOTVVY X0dQSU85OV9fRlVOQ19BRFNQX0pUQUcwX1RETyAoTVRLX1BJTl9OTyg5OSkgfCA1KQ0KKyNkZWZp bmUgUElOTVVYX0dQSU85OV9fRlVOQ19JT19KVEFHX1RETyAoTVRLX1BJTl9OTyg5OSkgfCA3KQ0K Kw0KKyNkZWZpbmUgUElOTVVYX0dQSU8xMDBfX0ZVTkNfR1BJTzEwMCAoTVRLX1BJTl9OTygxMDAp IHwgMCkNCisjZGVmaW5lIFBJTk1VWF9HUElPMTAwX19GVU5DX1RETV9EQVRBMSAoTVRLX1BJTl9O TygxMDApIHwgMSkNCisjZGVmaW5lIFBJTk1VWF9HUElPMTAwX19GVU5DX0kyUzdfRE8gKE1US19Q SU5fTk8oMTAwKSB8IDIpDQorI2RlZmluZSBQSU5NVVhfR1BJTzEwMF9fRlVOQ19JMlM5X0RPIChN VEtfUElOX05PKDEwMCkgfCAzKQ0KKyNkZWZpbmUgUElOTVVYX0dQSU8xMDBfX0ZVTkNfRFBJX0Q0 IChNVEtfUElOX05PKDEwMCkgfCA0KQ0KKyNkZWZpbmUgUElOTVVYX0dQSU8xMDBfX0ZVTkNfQURT UF9KVEFHMF9UTVMgKE1US19QSU5fTk8oMTAwKSB8IDUpDQorI2RlZmluZSBQSU5NVVhfR1BJTzEw MF9fRlVOQ19JT19KVEFHX1RNUyAoTVRLX1BJTl9OTygxMDApIHwgNykNCisNCisjZGVmaW5lIFBJ Tk1VWF9HUElPMTAxX19GVU5DX0dQSU8xMDEgKE1US19QSU5fTk8oMTAxKSB8IDApDQorI2RlZmlu ZSBQSU5NVVhfR1BJTzEwMV9fRlVOQ19URE1fREFUQTIgKE1US19QSU5fTk8oMTAxKSB8IDEpDQor I2RlZmluZSBQSU5NVVhfR1BJTzEwMV9fRlVOQ19ETUlDMV9DTEsgKE1US19QSU5fTk8oMTAxKSB8 IDIpDQorI2RlZmluZSBQSU5NVVhfR1BJTzEwMV9fRlVOQ19TUkNMS0VOQUkwIChNVEtfUElOX05P KDEwMSkgfCAzKQ0KKyNkZWZpbmUgUElOTVVYX0dQSU8xMDFfX0ZVTkNfRFBJX0Q1IChNVEtfUElO X05PKDEwMSkgfCA0KQ0KKyNkZWZpbmUgUElOTVVYX0dQSU8xMDFfX0ZVTkNfQ0xLTTAgKE1US19Q SU5fTk8oMTAxKSB8IDUpDQorI2RlZmluZSBQSU5NVVhfR1BJTzEwMV9fRlVOQ19EQVBfTUQzMl9T V0QgKE1US19QSU5fTk8oMTAxKSB8IDcpDQorDQorI2RlZmluZSBQSU5NVVhfR1BJTzEwMl9fRlVO Q19HUElPMTAyIChNVEtfUElOX05PKDEwMikgfCAwKQ0KKyNkZWZpbmUgUElOTVVYX0dQSU8xMDJf X0ZVTkNfVERNX0RBVEEzIChNVEtfUElOX05PKDEwMikgfCAxKQ0KKyNkZWZpbmUgUElOTVVYX0dQ SU8xMDJfX0ZVTkNfRE1JQzFfREFUIChNVEtfUElOX05PKDEwMikgfCAyKQ0KKyNkZWZpbmUgUElO TVVYX0dQSU8xMDJfX0ZVTkNfU1JDTEtFTkFJMSAoTVRLX1BJTl9OTygxMDIpIHwgMykNCisjZGVm aW5lIFBJTk1VWF9HUElPMTAyX19GVU5DX0RQSV9ENiAoTVRLX1BJTl9OTygxMDIpIHwgNCkNCisj ZGVmaW5lIFBJTk1VWF9HUElPMTAyX19GVU5DX0RWRlNSQ19FWFRfUkVRIChNVEtfUElOX05PKDEw MikgfCA2KQ0KKyNkZWZpbmUgUElOTVVYX0dQSU8xMDJfX0ZVTkNfREFQX01EMzJfU1dDSyAoTVRL X1BJTl9OTygxMDIpIHwgNykNCisNCisjZGVmaW5lIFBJTk1VWF9HUElPMTAzX19GVU5DX0dQSU8x MDMgKE1US19QSU5fTk8oMTAzKSB8IDApDQorI2RlZmluZSBQSU5NVVhfR1BJTzEwM19fRlVOQ19T UEkwX0FfTUkgKE1US19QSU5fTk8oMTAzKSB8IDEpDQorI2RlZmluZSBQSU5NVVhfR1BJTzEwM19f RlVOQ19TQ1BfU1BJMF9NSSAoTVRLX1BJTl9OTygxMDMpIHwgMikNCisjZGVmaW5lIFBJTk1VWF9H UElPMTAzX19GVU5DX0RQSV9ENyAoTVRLX1BJTl9OTygxMDMpIHwgNCkNCisjZGVmaW5lIFBJTk1V WF9HUElPMTAzX19GVU5DX0RGRF9URE8gKE1US19QSU5fTk8oMTAzKSB8IDUpDQorI2RlZmluZSBQ SU5NVVhfR1BJTzEwM19fRlVOQ19TUE1fSlRBR19URE8gKE1US19QSU5fTk8oMTAzKSB8IDYpDQor I2RlZmluZSBQSU5NVVhfR1BJTzEwM19fRlVOQ19KVERPX1NFTDEgKE1US19QSU5fTk8oMTAzKSB8 IDcpDQorDQorI2RlZmluZSBQSU5NVVhfR1BJTzEwNF9fRlVOQ19HUElPMTA0IChNVEtfUElOX05P KDEwNCkgfCAwKQ0KKyNkZWZpbmUgUElOTVVYX0dQSU8xMDRfX0ZVTkNfU1BJMF9BX0NTQiAoTVRL X1BJTl9OTygxMDQpIHwgMSkNCisjZGVmaW5lIFBJTk1VWF9HUElPMTA0X19GVU5DX1NDUF9TUEkw X0NTIChNVEtfUElOX05PKDEwNCkgfCAyKQ0KKyNkZWZpbmUgUElOTVVYX0dQSU8xMDRfX0ZVTkNf RFBJX0Q4IChNVEtfUElOX05PKDEwNCkgfCA0KQ0KKyNkZWZpbmUgUElOTVVYX0dQSU8xMDRfX0ZV TkNfREZEX1RNUyAoTVRLX1BJTl9OTygxMDQpIHwgNSkNCisjZGVmaW5lIFBJTk1VWF9HUElPMTA0 X19GVU5DX1NQTV9KVEFHX1RNUyAoTVRLX1BJTl9OTygxMDQpIHwgNikNCisjZGVmaW5lIFBJTk1V WF9HUElPMTA0X19GVU5DX0pUTVNfU0VMMSAoTVRLX1BJTl9OTygxMDQpIHwgNykNCisNCisjZGVm aW5lIFBJTk1VWF9HUElPMTA1X19GVU5DX0dQSU8xMDUgKE1US19QSU5fTk8oMTA1KSB8IDApDQor I2RlZmluZSBQSU5NVVhfR1BJTzEwNV9fRlVOQ19TUEkwX0FfTU8gKE1US19QSU5fTk8oMTA1KSB8 IDEpDQorI2RlZmluZSBQSU5NVVhfR1BJTzEwNV9fRlVOQ19TQ1BfU1BJMF9NTyAoTVRLX1BJTl9O TygxMDUpIHwgMikNCisjZGVmaW5lIFBJTk1VWF9HUElPMTA1X19GVU5DX1NDUF9TREEwIChNVEtf UElOX05PKDEwNSkgfCAzKQ0KKyNkZWZpbmUgUElOTVVYX0dQSU8xMDVfX0ZVTkNfRFBJX0Q5IChN VEtfUElOX05PKDEwNSkgfCA0KQ0KKyNkZWZpbmUgUElOTVVYX0dQSU8xMDVfX0ZVTkNfREZEX1RE SSAoTVRLX1BJTl9OTygxMDUpIHwgNSkNCisjZGVmaW5lIFBJTk1VWF9HUElPMTA1X19GVU5DX1NQ TV9KVEFHX1RESSAoTVRLX1BJTl9OTygxMDUpIHwgNikNCisjZGVmaW5lIFBJTk1VWF9HUElPMTA1 X19GVU5DX0pURElfU0VMMSAoTVRLX1BJTl9OTygxMDUpIHwgNykNCisNCisjZGVmaW5lIFBJTk1V WF9HUElPMTA2X19GVU5DX0dQSU8xMDYgKE1US19QSU5fTk8oMTA2KSB8IDApDQorI2RlZmluZSBQ SU5NVVhfR1BJTzEwNl9fRlVOQ19TUEkwX0FfQ0xLIChNVEtfUElOX05PKDEwNikgfCAxKQ0KKyNk ZWZpbmUgUElOTVVYX0dQSU8xMDZfX0ZVTkNfU0NQX1NQSTBfQ0sgKE1US19QSU5fTk8oMTA2KSB8 IDIpDQorI2RlZmluZSBQSU5NVVhfR1BJTzEwNl9fRlVOQ19TQ1BfU0NMMCAoTVRLX1BJTl9OTygx MDYpIHwgMykNCisjZGVmaW5lIFBJTk1VWF9HUElPMTA2X19GVU5DX0RQSV9EMTAgKE1US19QSU5f Tk8oMTA2KSB8IDQpDQorI2RlZmluZSBQSU5NVVhfR1BJTzEwNl9fRlVOQ19ERkRfVENLX1hJIChN VEtfUElOX05PKDEwNikgfCA1KQ0KKyNkZWZpbmUgUElOTVVYX0dQSU8xMDZfX0ZVTkNfU1BNX0pU QUdfVENLIChNVEtfUElOX05PKDEwNikgfCA2KQ0KKyNkZWZpbmUgUElOTVVYX0dQSU8xMDZfX0ZV TkNfSlRDS19TRUwxIChNVEtfUElOX05PKDEwNikgfCA3KQ0KKw0KKyNkZWZpbmUgUElOTVVYX0dQ SU8xMDdfX0ZVTkNfR1BJTzEwNyAoTVRLX1BJTl9OTygxMDcpIHwgMCkNCisjZGVmaW5lIFBJTk1V WF9HUElPMTA3X19GVU5DX0RNSUNfQ0xLIChNVEtfUElOX05PKDEwNykgfCAxKQ0KKyNkZWZpbmUg UElOTVVYX0dQSU8xMDdfX0ZVTkNfUFdNXzAgKE1US19QSU5fTk8oMTA3KSB8IDIpDQorI2RlZmlu ZSBQSU5NVVhfR1BJTzEwN19fRlVOQ19DTEtNMiAoTVRLX1BJTl9OTygxMDcpIHwgMykNCisjZGVm aW5lIFBJTk1VWF9HUElPMTA3X19GVU5DX1NQTV9KVEFHX1RSU1ROIChNVEtfUElOX05PKDEwNykg fCA2KQ0KKyNkZWZpbmUgUElOTVVYX0dQSU8xMDdfX0ZVTkNfSlRSU1ROX1NFTDEgKE1US19QSU5f Tk8oMTA3KSB8IDcpDQorDQorI2RlZmluZSBQSU5NVVhfR1BJTzEwOF9fRlVOQ19HUElPMTA4IChN VEtfUElOX05PKDEwOCkgfCAwKQ0KKyNkZWZpbmUgUElOTVVYX0dQSU8xMDhfX0ZVTkNfRE1JQ19E QVQgKE1US19QSU5fTk8oMTA4KSB8IDEpDQorI2RlZmluZSBQSU5NVVhfR1BJTzEwOF9fRlVOQ19Q V01fMSAoTVRLX1BJTl9OTygxMDgpIHwgMikNCisjZGVmaW5lIFBJTk1VWF9HUElPMTA4X19GVU5D X0NMS00zIChNVEtfUElOX05PKDEwOCkgfCAzKQ0KKyNkZWZpbmUgUElOTVVYX0dQSU8xMDhfX0ZV TkNfREFQX1NPTklDX1NXRCAoTVRLX1BJTl9OTygxMDgpIHwgNykNCisNCisjZGVmaW5lIFBJTk1V WF9HUElPMTA5X19GVU5DX0dQSU8xMDkgKE1US19QSU5fTk8oMTA5KSB8IDApDQorI2RlZmluZSBQ SU5NVVhfR1BJTzEwOV9fRlVOQ19JMlMxX01DSyAoTVRLX1BJTl9OTygxMDkpIHwgMSkNCisjZGVm aW5lIFBJTk1VWF9HUElPMTA5X19GVU5DX0kyUzNfTUNLIChNVEtfUElOX05PKDEwOSkgfCAyKQ0K KyNkZWZpbmUgUElOTVVYX0dQSU8xMDlfX0ZVTkNfSTJTMl9NQ0sgKE1US19QSU5fTk8oMTA5KSB8 IDMpDQorI2RlZmluZSBQSU5NVVhfR1BJTzEwOV9fRlVOQ19EUElfREUgKE1US19QSU5fTk8oMTA5 KSB8IDQpDQorI2RlZmluZSBQSU5NVVhfR1BJTzEwOV9fRlVOQ19JMlMyX01DS19BIChNVEtfUElO X05PKDEwOSkgfCA1KQ0KKyNkZWZpbmUgUElOTVVYX0dQSU8xMDlfX0ZVTkNfU1JDTEtFTkFJMCAo TVRLX1BJTl9OTygxMDkpIHwgNikNCisjZGVmaW5lIFBJTk1VWF9HUElPMTA5X19GVU5DX0RBUF9T T05JQ19TV0NLIChNVEtfUElOX05PKDEwOSkgfCA3KQ0KKw0KKyNkZWZpbmUgUElOTVVYX0dQSU8x MTBfX0ZVTkNfR1BJTzExMCAoTVRLX1BJTl9OTygxMTApIHwgMCkNCisjZGVmaW5lIFBJTk1VWF9H UElPMTEwX19GVU5DX0kyUzFfQkNLIChNVEtfUElOX05PKDExMCkgfCAxKQ0KKyNkZWZpbmUgUElO TVVYX0dQSU8xMTBfX0ZVTkNfSTJTM19CQ0sgKE1US19QSU5fTk8oMTEwKSB8IDIpDQorI2RlZmlu ZSBQSU5NVVhfR1BJTzExMF9fRlVOQ19JMlMyX0JDSyAoTVRLX1BJTl9OTygxMTApIHwgMykNCisj ZGVmaW5lIFBJTk1VWF9HUElPMTEwX19GVU5DX0RQSV9EMTEgKE1US19QSU5fTk8oMTEwKSB8IDQp DQorI2RlZmluZSBQSU5NVVhfR1BJTzExMF9fRlVOQ19JMlMyX0JDS19BIChNVEtfUElOX05PKDEx MCkgfCA1KQ0KKyNkZWZpbmUgUElOTVVYX0dQSU8xMTBfX0ZVTkNfQ09OTl9NQ1VfVERPIChNVEtf UElOX05PKDExMCkgfCA2KQ0KKw0KKyNkZWZpbmUgUElOTVVYX0dQSU8xMTFfX0ZVTkNfR1BJTzEx MSAoTVRLX1BJTl9OTygxMTEpIHwgMCkNCisjZGVmaW5lIFBJTk1VWF9HUElPMTExX19GVU5DX0ky UzFfTFJDSyAoTVRLX1BJTl9OTygxMTEpIHwgMSkNCisjZGVmaW5lIFBJTk1VWF9HUElPMTExX19G VU5DX0kyUzNfTFJDSyAoTVRLX1BJTl9OTygxMTEpIHwgMikNCisjZGVmaW5lIFBJTk1VWF9HUElP MTExX19GVU5DX0kyUzJfTFJDSyAoTVRLX1BJTl9OTygxMTEpIHwgMykNCisjZGVmaW5lIFBJTk1V WF9HUElPMTExX19GVU5DX0RQSV9WU1lOQyAoTVRLX1BJTl9OTygxMTEpIHwgNCkNCisjZGVmaW5l IFBJTk1VWF9HUElPMTExX19GVU5DX0kyUzJfTFJDS19BIChNVEtfUElOX05PKDExMSkgfCA1KQ0K KyNkZWZpbmUgUElOTVVYX0dQSU8xMTFfX0ZVTkNfQ09OTl9NQ1VfVERJIChNVEtfUElOX05PKDEx MSkgfCA2KQ0KKw0KKyNkZWZpbmUgUElOTVVYX0dQSU8xMTJfX0ZVTkNfR1BJTzExMiAoTVRLX1BJ Tl9OTygxMTIpIHwgMCkNCisjZGVmaW5lIFBJTk1VWF9HUElPMTEyX19GVU5DX0kyUzJfREkgKE1U S19QSU5fTk8oMTEyKSB8IDEpDQorI2RlZmluZSBQSU5NVVhfR1BJTzExMl9fRlVOQ19JMlMwX0RJ IChNVEtfUElOX05PKDExMikgfCAyKQ0KKyNkZWZpbmUgUElOTVVYX0dQSU8xMTJfX0ZVTkNfSTJT Ml9ESTIgKE1US19QSU5fTk8oMTEyKSB8IDMpDQorI2RlZmluZSBQSU5NVVhfR1BJTzExMl9fRlVO Q19EUElfQ0sgKE1US19QSU5fTk8oMTEyKSB8IDQpDQorI2RlZmluZSBQSU5NVVhfR1BJTzExMl9f RlVOQ19JMlMyX0RJX0EgKE1US19QSU5fTk8oMTEyKSB8IDUpDQorI2RlZmluZSBQSU5NVVhfR1BJ TzExMl9fRlVOQ19DT05OX01DVV9UTVMgKE1US19QSU5fTk8oMTEyKSB8IDYpDQorDQorI2RlZmlu ZSBQSU5NVVhfR1BJTzExM19fRlVOQ19HUElPMTEzIChNVEtfUElOX05PKDExMykgfCAwKQ0KKyNk ZWZpbmUgUElOTVVYX0dQSU8xMTNfX0ZVTkNfSTJTMV9ETyAoTVRLX1BJTl9OTygxMTMpIHwgMSkN CisjZGVmaW5lIFBJTk1VWF9HUElPMTEzX19GVU5DX0kyUzNfRE8gKE1US19QSU5fTk8oMTEzKSB8 IDIpDQorI2RlZmluZSBQSU5NVVhfR1BJTzExM19fRlVOQ19JMlM1X0RPIChNVEtfUElOX05PKDEx MykgfCAzKQ0KKyNkZWZpbmUgUElOTVVYX0dQSU8xMTNfX0ZVTkNfRFBJX0hTWU5DIChNVEtfUElO X05PKDExMykgfCA0KQ0KKyNkZWZpbmUgUElOTVVYX0dQSU8xMTNfX0ZVTkNfSTJTMl9ESTIgKE1U S19QSU5fTk8oMTEzKSB8IDUpDQorI2RlZmluZSBQSU5NVVhfR1BJTzExM19fRlVOQ19DT05OX01D VV9UQ0sgKE1US19QSU5fTk8oMTEzKSB8IDYpDQorDQorI2RlZmluZSBQSU5NVVhfR1BJTzExNF9f RlVOQ19HUElPMTE0IChNVEtfUElOX05PKDExNCkgfCAwKQ0KKyNkZWZpbmUgUElOTVVYX0dQSU8x MTRfX0ZVTkNfU1BJMl9NSSAoTVRLX1BJTl9OTygxMTQpIHwgMSkNCisjZGVmaW5lIFBJTk1VWF9H UElPMTE0X19GVU5DX1NDUF9TUEkyX01JIChNVEtfUElOX05PKDExNCkgfCAyKQ0KKyNkZWZpbmUg UElOTVVYX0dQSU8xMTRfX0ZVTkNfUENNMF9ESSAoTVRLX1BJTl9OTygxMTQpIHwgNCkNCisjZGVm aW5lIFBJTk1VWF9HUElPMTE0X19GVU5DX0NPTk5fTUNVX1RSU1RfQiAoTVRLX1BJTl9OTygxMTQp IHwgNikNCisNCisjZGVmaW5lIFBJTk1VWF9HUElPMTE1X19GVU5DX0dQSU8xMTUgKE1US19QSU5f Tk8oMTE1KSB8IDApDQorI2RlZmluZSBQSU5NVVhfR1BJTzExNV9fRlVOQ19TUEkyX0NTQiAoTVRL X1BJTl9OTygxMTUpIHwgMSkNCisjZGVmaW5lIFBJTk1VWF9HUElPMTE1X19GVU5DX1NDUF9TUEky X0NTIChNVEtfUElOX05PKDExNSkgfCAyKQ0KKyNkZWZpbmUgUElOTVVYX0dQSU8xMTVfX0ZVTkNf UENNMF9TWU5DIChNVEtfUElOX05PKDExNSkgfCA0KQ0KKyNkZWZpbmUgUElOTVVYX0dQSU8xMTVf X0ZVTkNfQ09OTl9NQ1VfREJHSV9OIChNVEtfUElOX05PKDExNSkgfCA2KQ0KKw0KKyNkZWZpbmUg UElOTVVYX0dQSU8xMTZfX0ZVTkNfR1BJTzExNiAoTVRLX1BJTl9OTygxMTYpIHwgMCkNCisjZGVm aW5lIFBJTk1VWF9HUElPMTE2X19GVU5DX1NQSTJfTU8gKE1US19QSU5fTk8oMTE2KSB8IDEpDQor I2RlZmluZSBQSU5NVVhfR1BJTzExNl9fRlVOQ19TQ1BfU1BJMl9NTyAoTVRLX1BJTl9OTygxMTYp IHwgMikNCisjZGVmaW5lIFBJTk1VWF9HUElPMTE2X19GVU5DX1NDUF9TREExIChNVEtfUElOX05P KDExNikgfCAzKQ0KKyNkZWZpbmUgUElOTVVYX0dQSU8xMTZfX0ZVTkNfUENNMF9ETyAoTVRLX1BJ Tl9OTygxMTYpIHwgNCkNCisjZGVmaW5lIFBJTk1VWF9HUElPMTE2X19GVU5DX0NPTk5fTUNVX0RC R0FDS19OIChNVEtfUElOX05PKDExNikgfCA2KQ0KKw0KKyNkZWZpbmUgUElOTVVYX0dQSU8xMTdf X0ZVTkNfR1BJTzExNyAoTVRLX1BJTl9OTygxMTcpIHwgMCkNCisjZGVmaW5lIFBJTk1VWF9HUElP MTE3X19GVU5DX1NQSTJfQ0xLIChNVEtfUElOX05PKDExNykgfCAxKQ0KKyNkZWZpbmUgUElOTVVY X0dQSU8xMTdfX0ZVTkNfU0NQX1NQSTJfQ0sgKE1US19QSU5fTk8oMTE3KSB8IDIpDQorI2RlZmlu ZSBQSU5NVVhfR1BJTzExN19fRlVOQ19TQ1BfU0NMMSAoTVRLX1BJTl9OTygxMTcpIHwgMykNCisj ZGVmaW5lIFBJTk1VWF9HUElPMTE3X19GVU5DX1BDTTBfQ0xLIChNVEtfUElOX05PKDExNykgfCA0 KQ0KKw0KKyNkZWZpbmUgUElOTVVYX0dQSU8xMThfX0ZVTkNfR1BJTzExOCAoTVRLX1BJTl9OTygx MTgpIHwgMCkNCisjZGVmaW5lIFBJTk1VWF9HUElPMTE4X19GVU5DX1NDTDEgKE1US19QSU5fTk8o MTE4KSB8IDEpDQorI2RlZmluZSBQSU5NVVhfR1BJTzExOF9fRlVOQ19TQ1BfU0NMMCAoTVRLX1BJ Tl9OTygxMTgpIHwgMikNCisjZGVmaW5lIFBJTk1VWF9HUElPMTE4X19GVU5DX1NDUF9TQ0wxIChN VEtfUElOX05PKDExOCkgfCAzKQ0KKw0KKyNkZWZpbmUgUElOTVVYX0dQSU8xMTlfX0ZVTkNfR1BJ TzExOSAoTVRLX1BJTl9OTygxMTkpIHwgMCkNCisjZGVmaW5lIFBJTk1VWF9HUElPMTE5X19GVU5D X1NEQTEgKE1US19QSU5fTk8oMTE5KSB8IDEpDQorI2RlZmluZSBQSU5NVVhfR1BJTzExOV9fRlVO Q19TQ1BfU0RBMCAoTVRLX1BJTl9OTygxMTkpIHwgMikNCisjZGVmaW5lIFBJTk1VWF9HUElPMTE5 X19GVU5DX1NDUF9TREExIChNVEtfUElOX05PKDExOSkgfCAzKQ0KKw0KKyNkZWZpbmUgUElOTVVY X0dQSU8xMjBfX0ZVTkNfR1BJTzEyMCAoTVRLX1BJTl9OTygxMjApIHwgMCkNCisjZGVmaW5lIFBJ Tk1VWF9HUElPMTIwX19GVU5DX1NDTDkgKE1US19QSU5fTk8oMTIwKSB8IDEpDQorI2RlZmluZSBQ SU5NVVhfR1BJTzEyMF9fRlVOQ19TQ1BfU0NMMCAoTVRLX1BJTl9OTygxMjApIHwgMikNCisNCisj ZGVmaW5lIFBJTk1VWF9HUElPMTIxX19GVU5DX0dQSU8xMjEgKE1US19QSU5fTk8oMTIxKSB8IDAp DQorI2RlZmluZSBQSU5NVVhfR1BJTzEyMV9fRlVOQ19TREE5IChNVEtfUElOX05PKDEyMSkgfCAx KQ0KKyNkZWZpbmUgUElOTVVYX0dQSU8xMjFfX0ZVTkNfU0NQX1NEQTAgKE1US19QSU5fTk8oMTIx KSB8IDIpDQorDQorI2RlZmluZSBQSU5NVVhfR1BJTzEyMl9fRlVOQ19HUElPMTIyIChNVEtfUElO X05PKDEyMikgfCAwKQ0KKyNkZWZpbmUgUElOTVVYX0dQSU8xMjJfX0ZVTkNfU0NMOCAoTVRLX1BJ Tl9OTygxMjIpIHwgMSkNCisjZGVmaW5lIFBJTk1VWF9HUElPMTIyX19GVU5DX1NDUF9TREEwIChN VEtfUElOX05PKDEyMikgfCAyKQ0KKw0KKyNkZWZpbmUgUElOTVVYX0dQSU8xMjNfX0ZVTkNfR1BJ TzEyMyAoTVRLX1BJTl9OTygxMjMpIHwgMCkNCisjZGVmaW5lIFBJTk1VWF9HUElPMTIzX19GVU5D X1NEQTggKE1US19QSU5fTk8oMTIzKSB8IDEpDQorI2RlZmluZSBQSU5NVVhfR1BJTzEyM19fRlVO Q19TQ1BfU0NMMCAoTVRLX1BJTl9OTygxMjMpIHwgMikNCisNCisjZGVmaW5lIFBJTk1VWF9HUElP MTI0X19GVU5DX0dQSU8xMjQgKE1US19QSU5fTk8oMTI0KSB8IDApDQorI2RlZmluZSBQSU5NVVhf R1BJTzEyNF9fRlVOQ19TQ0w3IChNVEtfUElOX05PKDEyNCkgfCAxKQ0KKyNkZWZpbmUgUElOTVVY X0dQSU8xMjRfX0ZVTkNfRE1JQzFfQ0xLIChNVEtfUElOX05PKDEyNCkgfCAyKQ0KKw0KKyNkZWZp bmUgUElOTVVYX0dQSU8xMjVfX0ZVTkNfR1BJTzEyNSAoTVRLX1BJTl9OTygxMjUpIHwgMCkNCisj ZGVmaW5lIFBJTk1VWF9HUElPMTI1X19GVU5DX1NEQTcgKE1US19QSU5fTk8oMTI1KSB8IDEpDQor I2RlZmluZSBQSU5NVVhfR1BJTzEyNV9fRlVOQ19ETUlDMV9EQVQgKE1US19QSU5fTk8oMTI1KSB8 IDIpDQorDQorI2RlZmluZSBQSU5NVVhfR1BJTzEyNl9fRlVOQ19HUElPMTI2IChNVEtfUElOX05P KDEyNikgfCAwKQ0KKyNkZWZpbmUgUElOTVVYX0dQSU8xMjZfX0ZVTkNfQ01GTEFTSDAgKE1US19Q SU5fTk8oMTI2KSB8IDEpDQorI2RlZmluZSBQSU5NVVhfR1BJTzEyNl9fRlVOQ19QV01fMiAoTVRL X1BJTl9OTygxMjYpIHwgMikNCisjZGVmaW5lIFBJTk1VWF9HUElPMTI2X19GVU5DX1RQX1VDVFMx X0FPIChNVEtfUElOX05PKDEyNikgfCAzKQ0KKyNkZWZpbmUgUElOTVVYX0dQSU8xMjZfX0ZVTkNf VUNUUzAgKE1US19QSU5fTk8oMTI2KSB8IDQpDQorI2RlZmluZSBQSU5NVVhfR1BJTzEyNl9fRlVO Q19TQ0wxMSAoTVRLX1BJTl9OTygxMjYpIHwgNSkNCisjZGVmaW5lIFBJTk1VWF9HUElPMTI2X19G VU5DX0dQU19MMV9FTE5BX0VOIChNVEtfUElOX05PKDEyNikgfCA2KQ0KKyNkZWZpbmUgUElOTVVY X0dQSU8xMjZfX0ZVTkNfREJHX01PTl9BMTQgKE1US19QSU5fTk8oMTI2KSB8IDcpDQorDQorI2Rl ZmluZSBQSU5NVVhfR1BJTzEyN19fRlVOQ19HUElPMTI3IChNVEtfUElOX05PKDEyNykgfCAwKQ0K KyNkZWZpbmUgUElOTVVYX0dQSU8xMjdfX0ZVTkNfQ01GTEFTSDEgKE1US19QSU5fTk8oMTI3KSB8 IDEpDQorI2RlZmluZSBQSU5NVVhfR1BJTzEyN19fRlVOQ19QV01fMyAoTVRLX1BJTl9OTygxMjcp IHwgMikNCisjZGVmaW5lIFBJTk1VWF9HUElPMTI3X19GVU5DX1RQX1VSVFMxX0FPIChNVEtfUElO X05PKDEyNykgfCAzKQ0KKyNkZWZpbmUgUElOTVVYX0dQSU8xMjdfX0ZVTkNfVVJUUzAgKE1US19Q SU5fTk8oMTI3KSB8IDQpDQorI2RlZmluZSBQSU5NVVhfR1BJTzEyN19fRlVOQ19TREExMSAoTVRL X1BJTl9OTygxMjcpIHwgNSkNCisjZGVmaW5lIFBJTk1VWF9HUElPMTI3X19GVU5DX0RCR19NT05f QTE1IChNVEtfUElOX05PKDEyNykgfCA3KQ0KKw0KKyNkZWZpbmUgUElOTVVYX0dQSU8xMjhfX0ZV TkNfR1BJTzEyOCAoTVRLX1BJTl9OTygxMjgpIHwgMCkNCisjZGVmaW5lIFBJTk1VWF9HUElPMTI4 X19GVU5DX0NNRkxBU0gyIChNVEtfUElOX05PKDEyOCkgfCAxKQ0KKyNkZWZpbmUgUElOTVVYX0dQ SU8xMjhfX0ZVTkNfUFdNXzAgKE1US19QSU5fTk8oMTI4KSB8IDIpDQorI2RlZmluZSBQSU5NVVhf R1BJTzEyOF9fRlVOQ19UUF9VQ1RTMl9BTyAoTVRLX1BJTl9OTygxMjgpIHwgMykNCisjZGVmaW5l IFBJTk1VWF9HUElPMTI4X19GVU5DX1VDVFMxIChNVEtfUElOX05PKDEyOCkgfCA0KQ0KKyNkZWZp bmUgUElOTVVYX0dQSU8xMjhfX0ZVTkNfU0NMXzYzMDYgKE1US19QSU5fTk8oMTI4KSB8IDUpDQor I2RlZmluZSBQSU5NVVhfR1BJTzEyOF9fRlVOQ19EQkdfTU9OX0ExNiAoTVRLX1BJTl9OTygxMjgp IHwgNykNCisNCisjZGVmaW5lIFBJTk1VWF9HUElPMTI5X19GVU5DX0dQSU8xMjkgKE1US19QSU5f Tk8oMTI5KSB8IDApDQorI2RlZmluZSBQSU5NVVhfR1BJTzEyOV9fRlVOQ19DTUZMQVNIMyAoTVRL X1BJTl9OTygxMjkpIHwgMSkNCisjZGVmaW5lIFBJTk1VWF9HUElPMTI5X19GVU5DX1BXTV8xIChN VEtfUElOX05PKDEyOSkgfCAyKQ0KKyNkZWZpbmUgUElOTVVYX0dQSU8xMjlfX0ZVTkNfVFBfVVJU UzJfQU8gKE1US19QSU5fTk8oMTI5KSB8IDMpDQorI2RlZmluZSBQSU5NVVhfR1BJTzEyOV9fRlVO Q19VUlRTMSAoTVRLX1BJTl9OTygxMjkpIHwgNCkNCisjZGVmaW5lIFBJTk1VWF9HUElPMTI5X19G VU5DX1NEQV82MzA2IChNVEtfUElOX05PKDEyOSkgfCA1KQ0KKyNkZWZpbmUgUElOTVVYX0dQSU8x MjlfX0ZVTkNfREJHX01PTl9BMTcgKE1US19QSU5fTk8oMTI5KSB8IDcpDQorDQorI2RlZmluZSBQ SU5NVVhfR1BJTzEzMF9fRlVOQ19HUElPMTMwIChNVEtfUElOX05PKDEzMCkgfCAwKQ0KKyNkZWZp bmUgUElOTVVYX0dQSU8xMzBfX0ZVTkNfQ01WUkVGMCAoTVRLX1BJTl9OTygxMzApIHwgMSkNCisj ZGVmaW5lIFBJTk1VWF9HUElPMTMwX19GVU5DX0FOVF9TRUwxMCAoTVRLX1BJTl9OTygxMzApIHwg MikNCisjZGVmaW5lIFBJTk1VWF9HUElPMTMwX19GVU5DX1NDUF9KVEFHMF9URE8gKE1US19QSU5f Tk8oMTMwKSB8IDMpDQorI2RlZmluZSBQSU5NVVhfR1BJTzEzMF9fRlVOQ19NRDMyXzBfSlRBR19U RE8gKE1US19QSU5fTk8oMTMwKSB8IDQpDQorI2RlZmluZSBQSU5NVVhfR1BJTzEzMF9fRlVOQ19T Q0wxMSAoTVRLX1BJTl9OTygxMzApIHwgNSkNCisjZGVmaW5lIFBJTk1VWF9HUElPMTMwX19GVU5D X1NQSTVfQl9DTEsgKE1US19QSU5fTk8oMTMwKSB8IDYpDQorI2RlZmluZSBQSU5NVVhfR1BJTzEz MF9fRlVOQ19EQkdfTU9OX0EyMiAoTVRLX1BJTl9OTygxMzApIHwgNykNCisNCisjZGVmaW5lIFBJ Tk1VWF9HUElPMTMxX19GVU5DX0dQSU8xMzEgKE1US19QSU5fTk8oMTMxKSB8IDApDQorI2RlZmlu ZSBQSU5NVVhfR1BJTzEzMV9fRlVOQ19DTVZSRUYxIChNVEtfUElOX05PKDEzMSkgfCAxKQ0KKyNk ZWZpbmUgUElOTVVYX0dQSU8xMzFfX0ZVTkNfQU5UX1NFTDExIChNVEtfUElOX05PKDEzMSkgfCAy KQ0KKyNkZWZpbmUgUElOTVVYX0dQSU8xMzFfX0ZVTkNfU0NQX0pUQUcwX1RESSAoTVRLX1BJTl9O TygxMzEpIHwgMykNCisjZGVmaW5lIFBJTk1VWF9HUElPMTMxX19GVU5DX01EMzJfMF9KVEFHX1RE SSAoTVRLX1BJTl9OTygxMzEpIHwgNCkNCisjZGVmaW5lIFBJTk1VWF9HUElPMTMxX19GVU5DX1NE QTExIChNVEtfUElOX05PKDEzMSkgfCA1KQ0KKyNkZWZpbmUgUElOTVVYX0dQSU8xMzFfX0ZVTkNf U1BJNV9CX01PIChNVEtfUElOX05PKDEzMSkgfCA2KQ0KKyNkZWZpbmUgUElOTVVYX0dQSU8xMzFf X0ZVTkNfREJHX01PTl9BMjUgKE1US19QSU5fTk8oMTMxKSB8IDcpDQorDQorI2RlZmluZSBQSU5N VVhfR1BJTzEzMl9fRlVOQ19HUElPMTMyIChNVEtfUElOX05PKDEzMikgfCAwKQ0KKyNkZWZpbmUg UElOTVVYX0dQSU8xMzJfX0ZVTkNfQ01WUkVGMiAoTVRLX1BJTl9OTygxMzIpIHwgMSkNCisjZGVm aW5lIFBJTk1VWF9HUElPMTMyX19GVU5DX0FOVF9TRUwxMiAoTVRLX1BJTl9OTygxMzIpIHwgMikN CisjZGVmaW5lIFBJTk1VWF9HUElPMTMyX19GVU5DX1NDUF9KVEFHMF9UTVMgKE1US19QSU5fTk8o MTMyKSB8IDMpDQorI2RlZmluZSBQSU5NVVhfR1BJTzEzMl9fRlVOQ19NRDMyXzBfSlRBR19UTVMg KE1US19QSU5fTk8oMTMyKSB8IDQpDQorI2RlZmluZSBQSU5NVVhfR1BJTzEzMl9fRlVOQ19EQkdf TU9OX0EyOCAoTVRLX1BJTl9OTygxMzIpIHwgNykNCisNCisjZGVmaW5lIFBJTk1VWF9HUElPMTMz X19GVU5DX0dQSU8xMzMgKE1US19QSU5fTk8oMTMzKSB8IDApDQorI2RlZmluZSBQSU5NVVhfR1BJ TzEzM19fRlVOQ19DTVZSRUYzIChNVEtfUElOX05PKDEzMykgfCAxKQ0KKyNkZWZpbmUgUElOTVVY X0dQSU8xMzNfX0ZVTkNfR1BTX0wxX0VMTkFfRU4gKE1US19QSU5fTk8oMTMzKSB8IDIpDQorI2Rl ZmluZSBQSU5NVVhfR1BJTzEzM19fRlVOQ19TQ1BfSlRBRzBfVENLIChNVEtfUElOX05PKDEzMykg fCAzKQ0KKyNkZWZpbmUgUElOTVVYX0dQSU8xMzNfX0ZVTkNfTUQzMl8wX0pUQUdfVENLIChNVEtf UElOX05PKDEzMykgfCA0KQ0KKyNkZWZpbmUgUElOTVVYX0dQSU8xMzNfX0ZVTkNfU1BJNV9CX0NT QiAoTVRLX1BJTl9OTygxMzMpIHwgNikNCisjZGVmaW5lIFBJTk1VWF9HUElPMTMzX19GVU5DX0RC R19NT05fQTIzIChNVEtfUElOX05PKDEzMykgfCA3KQ0KKw0KKyNkZWZpbmUgUElOTVVYX0dQSU8x MzRfX0ZVTkNfR1BJTzEzNCAoTVRLX1BJTl9OTygxMzQpIHwgMCkNCisjZGVmaW5lIFBJTk1VWF9H UElPMTM0X19GVU5DX0NNVlJFRjQgKE1US19QSU5fTk8oMTM0KSB8IDEpDQorI2RlZmluZSBQSU5N VVhfR1BJTzEzNF9fRlVOQ19TQ1BfSlRBRzBfVFJTVE4gKE1US19QSU5fTk8oMTM0KSB8IDMpDQor I2RlZmluZSBQSU5NVVhfR1BJTzEzNF9fRlVOQ19NRDMyXzBfSlRBR19UUlNUIChNVEtfUElOX05P KDEzNCkgfCA0KQ0KKyNkZWZpbmUgUElOTVVYX0dQSU8xMzRfX0ZVTkNfREJHX01PTl9BMjYgKE1U S19QSU5fTk8oMTM0KSB8IDcpDQorDQorI2RlZmluZSBQSU5NVVhfR1BJTzEzNV9fRlVOQ19HUElP MTM1IChNVEtfUElOX05PKDEzNSkgfCAwKQ0KKyNkZWZpbmUgUElOTVVYX0dQSU8xMzVfX0ZVTkNf UFdNXzAgKE1US19QSU5fTk8oMTM1KSB8IDEpDQorI2RlZmluZSBQSU5NVVhfR1BJTzEzNV9fRlVO Q19TUkNMS0VOQUkxIChNVEtfUElOX05PKDEzNSkgfCAyKQ0KKyNkZWZpbmUgUElOTVVYX0dQSU8x MzVfX0ZVTkNfTURfVVJYRDAgKE1US19QSU5fTk8oMTM1KSB8IDMpDQorI2RlZmluZSBQSU5NVVhf R1BJTzEzNV9fRlVOQ19NRDMyXzBfUlhEIChNVEtfUElOX05PKDEzNSkgfCA0KQ0KKyNkZWZpbmUg UElOTVVYX0dQSU8xMzVfX0ZVTkNfQ09OTl9UQ1hPRU5BX1JFUSAoTVRLX1BJTl9OTygxMzUpIHwg NSkNCisjZGVmaW5lIFBJTk1VWF9HUElPMTM1X19GVU5DX0RCR19NT05fQTI5IChNVEtfUElOX05P KDEzNSkgfCA3KQ0KKw0KKyNkZWZpbmUgUElOTVVYX0dQSU8xMzZfX0ZVTkNfR1BJTzEzNiAoTVRL X1BJTl9OTygxMzYpIHwgMCkNCisjZGVmaW5lIFBJTk1VWF9HUElPMTM2X19GVU5DX0NNTUNMSzMg KE1US19QSU5fTk8oMTM2KSB8IDEpDQorI2RlZmluZSBQSU5NVVhfR1BJTzEzNl9fRlVOQ19DTEtN MSAoTVRLX1BJTl9OTygxMzYpIHwgMikNCisjZGVmaW5lIFBJTk1VWF9HUElPMTM2X19GVU5DX01E X1VUWEQwIChNVEtfUElOX05PKDEzNikgfCAzKQ0KKyNkZWZpbmUgUElOTVVYX0dQSU8xMzZfX0ZV TkNfTUQzMl8wX1RYRCAoTVRLX1BJTl9OTygxMzYpIHwgNCkNCisjZGVmaW5lIFBJTk1VWF9HUElP MTM2X19GVU5DX1NQSTVfQl9NSSAoTVRLX1BJTl9OTygxMzYpIHwgNikNCisjZGVmaW5lIFBJTk1V WF9HUElPMTM2X19GVU5DX0RCR19NT05fQTI0IChNVEtfUElOX05PKDEzNikgfCA3KQ0KKw0KKyNk ZWZpbmUgUElOTVVYX0dQSU8xMzdfX0ZVTkNfR1BJTzEzNyAoTVRLX1BJTl9OTygxMzcpIHwgMCkN CisjZGVmaW5lIFBJTk1VWF9HUElPMTM3X19GVU5DX0NNTUNMSzQgKE1US19QSU5fTk8oMTM3KSB8 IDEpDQorI2RlZmluZSBQSU5NVVhfR1BJTzEzN19fRlVOQ19DTEtNMiAoTVRLX1BJTl9OTygxMzcp IHwgMikNCisjZGVmaW5lIFBJTk1VWF9HUElPMTM3X19GVU5DX01EX1VSWEQxIChNVEtfUElOX05P KDEzNykgfCAzKQ0KKyNkZWZpbmUgUElOTVVYX0dQSU8xMzdfX0ZVTkNfQ09OTl9VQVJUMF9SWEQg KE1US19QSU5fTk8oMTM3KSB8IDYpDQorI2RlZmluZSBQSU5NVVhfR1BJTzEzN19fRlVOQ19EQkdf TU9OX0EyNyAoTVRLX1BJTl9OTygxMzcpIHwgNykNCisNCisjZGVmaW5lIFBJTk1VWF9HUElPMTM4 X19GVU5DX0dQSU8xMzggKE1US19QSU5fTk8oMTM4KSB8IDApDQorI2RlZmluZSBQSU5NVVhfR1BJ TzEzOF9fRlVOQ19DTU1DTEs1IChNVEtfUElOX05PKDEzOCkgfCAxKQ0KKyNkZWZpbmUgUElOTVVY X0dQSU8xMzhfX0ZVTkNfQ0xLTTMgKE1US19QSU5fTk8oMTM4KSB8IDIpDQorI2RlZmluZSBQSU5N VVhfR1BJTzEzOF9fRlVOQ19NRF9VVFhEMSAoTVRLX1BJTl9OTygxMzgpIHwgMykNCisjZGVmaW5l IFBJTk1VWF9HUElPMTM4X19GVU5DX0NPTk5fVUFSVDBfVFhEIChNVEtfUElOX05PKDEzOCkgfCA2 KQ0KKyNkZWZpbmUgUElOTVVYX0dQSU8xMzhfX0ZVTkNfREJHX01PTl9BMzAgKE1US19QSU5fTk8o MTM4KSB8IDcpDQorDQorI2RlZmluZSBQSU5NVVhfR1BJTzEzOV9fRlVOQ19HUElPMTM5IChNVEtf UElOX05PKDEzOSkgfCAwKQ0KKyNkZWZpbmUgUElOTVVYX0dQSU8xMzlfX0ZVTkNfU0NMNCAoTVRL X1BJTl9OTygxMzkpIHwgMSkNCisjZGVmaW5lIFBJTk1VWF9HUElPMTM5X19GVU5DX0RCR19NT05f QTIxIChNVEtfUElOX05PKDEzOSkgfCA3KQ0KKw0KKyNkZWZpbmUgUElOTVVYX0dQSU8xNDBfX0ZV TkNfR1BJTzE0MCAoTVRLX1BJTl9OTygxNDApIHwgMCkNCisjZGVmaW5lIFBJTk1VWF9HUElPMTQw X19GVU5DX1NEQTQgKE1US19QSU5fTk8oMTQwKSB8IDEpDQorI2RlZmluZSBQSU5NVVhfR1BJTzE0 MF9fRlVOQ19EQkdfTU9OX0EyMCAoTVRLX1BJTl9OTygxNDApIHwgNykNCisNCisjZGVmaW5lIFBJ Tk1VWF9HUElPMTQxX19GVU5DX0dQSU8xNDEgKE1US19QSU5fTk8oMTQxKSB8IDApDQorI2RlZmlu ZSBQSU5NVVhfR1BJTzE0MV9fRlVOQ19TQ0wyIChNVEtfUElOX05PKDE0MSkgfCAxKQ0KKyNkZWZp bmUgUElOTVVYX0dQSU8xNDFfX0ZVTkNfREJHX01PTl9BMTggKE1US19QSU5fTk8oMTQxKSB8IDcp DQorDQorI2RlZmluZSBQSU5NVVhfR1BJTzE0Ml9fRlVOQ19HUElPMTQyIChNVEtfUElOX05PKDE0 MikgfCAwKQ0KKyNkZWZpbmUgUElOTVVYX0dQSU8xNDJfX0ZVTkNfU0RBMiAoTVRLX1BJTl9OTygx NDIpIHwgMSkNCisjZGVmaW5lIFBJTk1VWF9HUElPMTQyX19GVU5DX0RCR19NT05fQTE5IChNVEtf UElOX05PKDE0MikgfCA3KQ0KKw0KKyNkZWZpbmUgUElOTVVYX0dQSU8xNDNfX0ZVTkNfR1BJTzE0 MyAoTVRLX1BJTl9OTygxNDMpIHwgMCkNCisjZGVmaW5lIFBJTk1VWF9HUElPMTQzX19GVU5DX0NN VlJFRjAgKE1US19QSU5fTk8oMTQzKSB8IDEpDQorI2RlZmluZSBQSU5NVVhfR1BJTzE0M19fRlVO Q19TUEkzX0NMSyAoTVRLX1BJTl9OTygxNDMpIHwgMikNCisjZGVmaW5lIFBJTk1VWF9HUElPMTQz X19GVU5DX0FEU1BfSlRBRzFfVERPIChNVEtfUElOX05PKDE0MykgfCAzKQ0KKyNkZWZpbmUgUElO TVVYX0dQSU8xNDNfX0ZVTkNfU0NQX0pUQUcxX1RETyAoTVRLX1BJTl9OTygxNDMpIHwgNCkNCisj ZGVmaW5lIFBJTk1VWF9HUElPMTQzX19GVU5DX0RCR19NT05fQTMxIChNVEtfUElOX05PKDE0Mykg fCA3KQ0KKw0KKyNkZWZpbmUgUElOTVVYX0dQSU8xNDRfX0ZVTkNfR1BJTzE0NCAoTVRLX1BJTl9O TygxNDQpIHwgMCkNCisjZGVmaW5lIFBJTk1VWF9HUElPMTQ0X19GVU5DX0NNVlJFRjEgKE1US19Q SU5fTk8oMTQ0KSB8IDEpDQorI2RlZmluZSBQSU5NVVhfR1BJTzE0NF9fRlVOQ19TUEkzX0NTQiAo TVRLX1BJTl9OTygxNDQpIHwgMikNCisjZGVmaW5lIFBJTk1VWF9HUElPMTQ0X19GVU5DX0FEU1Bf SlRBRzFfVERJIChNVEtfUElOX05PKDE0NCkgfCAzKQ0KKyNkZWZpbmUgUElOTVVYX0dQSU8xNDRf X0ZVTkNfU0NQX0pUQUcxX1RESSAoTVRLX1BJTl9OTygxNDQpIHwgNCkNCisNCisjZGVmaW5lIFBJ Tk1VWF9HUElPMTQ1X19GVU5DX0dQSU8xNDUgKE1US19QSU5fTk8oMTQ1KSB8IDApDQorI2RlZmlu ZSBQSU5NVVhfR1BJTzE0NV9fRlVOQ19DTVZSRUYyIChNVEtfUElOX05PKDE0NSkgfCAxKQ0KKyNk ZWZpbmUgUElOTVVYX0dQSU8xNDVfX0ZVTkNfU1BJM19NSSAoTVRLX1BJTl9OTygxNDUpIHwgMikN CisjZGVmaW5lIFBJTk1VWF9HUElPMTQ1X19GVU5DX0FEU1BfSlRBRzFfVE1TIChNVEtfUElOX05P KDE0NSkgfCAzKQ0KKyNkZWZpbmUgUElOTVVYX0dQSU8xNDVfX0ZVTkNfU0NQX0pUQUcxX1RNUyAo TVRLX1BJTl9OTygxNDUpIHwgNCkNCisNCisjZGVmaW5lIFBJTk1VWF9HUElPMTQ2X19GVU5DX0dQ SU8xNDYgKE1US19QSU5fTk8oMTQ2KSB8IDApDQorI2RlZmluZSBQSU5NVVhfR1BJTzE0Nl9fRlVO Q19DTVZSRUYzIChNVEtfUElOX05PKDE0NikgfCAxKQ0KKyNkZWZpbmUgUElOTVVYX0dQSU8xNDZf X0ZVTkNfU1BJM19NTyAoTVRLX1BJTl9OTygxNDYpIHwgMikNCisjZGVmaW5lIFBJTk1VWF9HUElP MTQ2X19GVU5DX0FEU1BfSlRBRzFfVENLIChNVEtfUElOX05PKDE0NikgfCAzKQ0KKyNkZWZpbmUg UElOTVVYX0dQSU8xNDZfX0ZVTkNfU0NQX0pUQUcxX1RDSyAoTVRLX1BJTl9OTygxNDYpIHwgNCkN CisjZGVmaW5lIFBJTk1VWF9HUElPMTQ2X19GVU5DX0RCR19NT05fQTMyIChNVEtfUElOX05PKDE0 NikgfCA3KQ0KKw0KKyNkZWZpbmUgUElOTVVYX0dQSU8xNDdfX0ZVTkNfR1BJTzE0NyAoTVRLX1BJ Tl9OTygxNDcpIHwgMCkNCisjZGVmaW5lIFBJTk1VWF9HUElPMTQ3X19GVU5DX0NNVlJFRjQgKE1U S19QSU5fTk8oMTQ3KSB8IDEpDQorI2RlZmluZSBQSU5NVVhfR1BJTzE0N19fRlVOQ19FWFRfRlJB TUVfU1lOQyAoTVRLX1BJTl9OTygxNDcpIHwgMikNCisjZGVmaW5lIFBJTk1VWF9HUElPMTQ3X19G VU5DX0FEU1BfSlRBRzFfVFJTVE4gKE1US19QSU5fTk8oMTQ3KSB8IDMpDQorI2RlZmluZSBQSU5N VVhfR1BJTzE0N19fRlVOQ19TQ1BfSlRBRzFfVFJTVE4gKE1US19QSU5fTk8oMTQ3KSB8IDQpDQor DQorI2RlZmluZSBQSU5NVVhfR1BJTzE0OF9fRlVOQ19HUElPMTQ4IChNVEtfUElOX05PKDE0OCkg fCAwKQ0KKyNkZWZpbmUgUElOTVVYX0dQSU8xNDhfX0ZVTkNfUFdNXzEgKE1US19QSU5fTk8oMTQ4 KSB8IDEpDQorI2RlZmluZSBQSU5NVVhfR1BJTzE0OF9fRlVOQ19BR1BTX1NZTkMgKE1US19QSU5f Tk8oMTQ4KSB8IDIpDQorI2RlZmluZSBQSU5NVVhfR1BJTzE0OF9fRlVOQ19DTU1DTEs1IChNVEtf UElOX05PKDE0OCkgfCAzKQ0KKw0KKyNkZWZpbmUgUElOTVVYX0dQSU8xNDlfX0ZVTkNfR1BJTzE0 OSAoTVRLX1BJTl9OTygxNDkpIHwgMCkNCisjZGVmaW5lIFBJTk1VWF9HUElPMTQ5X19GVU5DX0NN TUNMSzAgKE1US19QSU5fTk8oMTQ5KSB8IDEpDQorI2RlZmluZSBQSU5NVVhfR1BJTzE0OV9fRlVO Q19DTEtNMCAoTVRLX1BJTl9OTygxNDkpIHwgMikNCisjZGVmaW5lIFBJTk1VWF9HUElPMTQ5X19G VU5DX01EMzJfMF9HUElPMCAoTVRLX1BJTl9OTygxNDkpIHwgMykNCisNCisjZGVmaW5lIFBJTk1V WF9HUElPMTUwX19GVU5DX0dQSU8xNTAgKE1US19QSU5fTk8oMTUwKSB8IDApDQorI2RlZmluZSBQ SU5NVVhfR1BJTzE1MF9fRlVOQ19DTU1DTEsxIChNVEtfUElOX05PKDE1MCkgfCAxKQ0KKyNkZWZp bmUgUElOTVVYX0dQSU8xNTBfX0ZVTkNfQ0xLTTEgKE1US19QSU5fTk8oMTUwKSB8IDIpDQorI2Rl ZmluZSBQSU5NVVhfR1BJTzE1MF9fRlVOQ19NRDMyXzBfR1BJTzEgKE1US19QSU5fTk8oMTUwKSB8 IDMpDQorI2RlZmluZSBQSU5NVVhfR1BJTzE1MF9fRlVOQ19DT05OX01DVV9BSUNFX1RNU0MgKE1U S19QSU5fTk8oMTUwKSB8IDcpDQorDQorI2RlZmluZSBQSU5NVVhfR1BJTzE1MV9fRlVOQ19HUElP MTUxIChNVEtfUElOX05PKDE1MSkgfCAwKQ0KKyNkZWZpbmUgUElOTVVYX0dQSU8xNTFfX0ZVTkNf Q01NQ0xLMiAoTVRLX1BJTl9OTygxNTEpIHwgMSkNCisjZGVmaW5lIFBJTk1VWF9HUElPMTUxX19G VU5DX0NMS00yIChNVEtfUElOX05PKDE1MSkgfCAyKQ0KKyNkZWZpbmUgUElOTVVYX0dQSU8xNTFf X0ZVTkNfTUQzMl8wX0dQSU8yIChNVEtfUElOX05PKDE1MSkgfCAzKQ0KKyNkZWZpbmUgUElOTVVY X0dQSU8xNTFfX0ZVTkNfQ09OTl9NQ1VfQUlDRV9UQ0tDIChNVEtfUElOX05PKDE1MSkgfCA3KQ0K Kw0KKyNkZWZpbmUgUElOTVVYX0dQSU8xNTJfX0ZVTkNfR1BJTzE1MiAoTVRLX1BJTl9OTygxNTIp IHwgMCkNCisjZGVmaW5lIFBJTk1VWF9HUElPMTUyX19GVU5DX0tQUk9XMSAoTVRLX1BJTl9OTygx NTIpIHwgMSkNCisjZGVmaW5lIFBJTk1VWF9HUElPMTUyX19GVU5DX1BXTV8yIChNVEtfUElOX05P KDE1MikgfCAyKQ0KKyNkZWZpbmUgUElOTVVYX0dQSU8xNTJfX0ZVTkNfSURESUcgKE1US19QSU5f Tk8oMTUyKSB8IDMpDQorI2RlZmluZSBQSU5NVVhfR1BJTzE1Ml9fRlVOQ19NQklTVFJFQURFTl9U UklHR0VSIChNVEtfUElOX05PKDE1MikgfCA2KQ0KKyNkZWZpbmUgUElOTVVYX0dQSU8xNTJfX0ZV TkNfREJHX01PTl9COSAoTVRLX1BJTl9OTygxNTIpIHwgNykNCisNCisjZGVmaW5lIFBJTk1VWF9H UElPMTUzX19GVU5DX0dQSU8xNTMgKE1US19QSU5fTk8oMTUzKSB8IDApDQorI2RlZmluZSBQSU5N VVhfR1BJTzE1M19fRlVOQ19LUFJPVzAgKE1US19QSU5fTk8oMTUzKSB8IDEpDQorI2RlZmluZSBQ SU5NVVhfR1BJTzE1M19fRlVOQ19EQkdfTU9OX0I4IChNVEtfUElOX05PKDE1MykgfCA3KQ0KKw0K KyNkZWZpbmUgUElOTVVYX0dQSU8xNTRfX0ZVTkNfR1BJTzE1NCAoTVRLX1BJTl9OTygxNTQpIHwg MCkNCisjZGVmaW5lIFBJTk1VWF9HUElPMTU0X19GVU5DX0tQQ09MMCAoTVRLX1BJTl9OTygxNTQp IHwgMSkNCisjZGVmaW5lIFBJTk1VWF9HUElPMTU0X19GVU5DX0RCR19NT05fQjYgKE1US19QSU5f Tk8oMTU0KSB8IDcpDQorDQorI2RlZmluZSBQSU5NVVhfR1BJTzE1NV9fRlVOQ19HUElPMTU1IChN VEtfUElOX05PKDE1NSkgfCAwKQ0KKyNkZWZpbmUgUElOTVVYX0dQSU8xNTVfX0ZVTkNfS1BDT0wx IChNVEtfUElOX05PKDE1NSkgfCAxKQ0KKyNkZWZpbmUgUElOTVVYX0dQSU8xNTVfX0ZVTkNfUFdN XzMgKE1US19QSU5fTk8oMTU1KSB8IDIpDQorI2RlZmluZSBQSU5NVVhfR1BJTzE1NV9fRlVOQ19V U0JfRFJWVkJVUyAoTVRLX1BJTl9OTygxNTUpIHwgMykNCisjZGVmaW5lIFBJTk1VWF9HUElPMTU1 X19GVU5DX0NPTk5fVENYT0VOQV9SRVEgKE1US19QSU5fTk8oMTU1KSB8IDQpDQorI2RlZmluZSBQ SU5NVVhfR1BJTzE1NV9fRlVOQ19NQklTVFdSSVRFRU5fVFJJR0dFUiAoTVRLX1BJTl9OTygxNTUp IHwgNikNCisjZGVmaW5lIFBJTk1VWF9HUElPMTU1X19GVU5DX0RCR19NT05fQjcgKE1US19QSU5f Tk8oMTU1KSB8IDcpDQorDQorI2RlZmluZSBQSU5NVVhfR1BJTzE1Nl9fRlVOQ19HUElPMTU2IChN VEtfUElOX05PKDE1NikgfCAwKQ0KKyNkZWZpbmUgUElOTVVYX0dQSU8xNTZfX0ZVTkNfU1BJMV9B X0NMSyAoTVRLX1BJTl9OTygxNTYpIHwgMSkNCisjZGVmaW5lIFBJTk1VWF9HUElPMTU2X19GVU5D X1NDUF9TUEkxX0FfQ0sgKE1US19QSU5fTk8oMTU2KSB8IDIpDQorI2RlZmluZSBQSU5NVVhfR1BJ TzE1Nl9fRlVOQ19NUkdfQ0xLIChNVEtfUElOX05PKDE1NikgfCAzKQ0KKyNkZWZpbmUgUElOTVVY X0dQSU8xNTZfX0ZVTkNfQUdQU19TWU5DIChNVEtfUElOX05PKDE1NikgfCA0KQ0KKyNkZWZpbmUg UElOTVVYX0dQSU8xNTZfX0ZVTkNfTURfVVJYRDAgKE1US19QSU5fTk8oMTU2KSB8IDUpDQorI2Rl ZmluZSBQSU5NVVhfR1BJTzE1Nl9fRlVOQ19VRElfVE1TIChNVEtfUElOX05PKDE1NikgfCA2KQ0K KyNkZWZpbmUgUElOTVVYX0dQSU8xNTZfX0ZVTkNfREJHX01PTl9CMTAgKE1US19QSU5fTk8oMTU2 KSB8IDcpDQorDQorI2RlZmluZSBQSU5NVVhfR1BJTzE1N19fRlVOQ19HUElPMTU3IChNVEtfUElO X05PKDE1NykgfCAwKQ0KKyNkZWZpbmUgUElOTVVYX0dQSU8xNTdfX0ZVTkNfU1BJMV9BX0NTQiAo TVRLX1BJTl9OTygxNTcpIHwgMSkNCisjZGVmaW5lIFBJTk1VWF9HUElPMTU3X19GVU5DX1NDUF9T UEkxX0FfQ1MgKE1US19QSU5fTk8oMTU3KSB8IDIpDQorI2RlZmluZSBQSU5NVVhfR1BJTzE1N19f RlVOQ19NUkdfU1lOQyAoTVRLX1BJTl9OTygxNTcpIHwgMykNCisjZGVmaW5lIFBJTk1VWF9HUElP MTU3X19GVU5DX0VYVF9GUkFNRV9TWU5DIChNVEtfUElOX05PKDE1NykgfCA0KQ0KKyNkZWZpbmUg UElOTVVYX0dQSU8xNTdfX0ZVTkNfTURfVVRYRDAgKE1US19QSU5fTk8oMTU3KSB8IDUpDQorI2Rl ZmluZSBQSU5NVVhfR1BJTzE1N19fRlVOQ19VRElfVENLIChNVEtfUElOX05PKDE1NykgfCA2KQ0K KyNkZWZpbmUgUElOTVVYX0dQSU8xNTdfX0ZVTkNfREJHX01PTl9CMTEgKE1US19QSU5fTk8oMTU3 KSB8IDcpDQorDQorI2RlZmluZSBQSU5NVVhfR1BJTzE1OF9fRlVOQ19HUElPMTU4IChNVEtfUElO X05PKDE1OCkgfCAwKQ0KKyNkZWZpbmUgUElOTVVYX0dQSU8xNThfX0ZVTkNfU1BJMV9BX01JIChN VEtfUElOX05PKDE1OCkgfCAxKQ0KKyNkZWZpbmUgUElOTVVYX0dQSU8xNThfX0ZVTkNfU0NQX1NQ STFfQV9NSSAoTVRLX1BJTl9OTygxNTgpIHwgMikNCisjZGVmaW5lIFBJTk1VWF9HUElPMTU4X19G VU5DX01SR19ESSAoTVRLX1BJTl9OTygxNTgpIHwgMykNCisjZGVmaW5lIFBJTk1VWF9HUElPMTU4 X19GVU5DX1BUQV9SWEQgKE1US19QSU5fTk8oMTU4KSB8IDQpDQorI2RlZmluZSBQSU5NVVhfR1BJ TzE1OF9fRlVOQ19NRF9VUlhEMSAoTVRLX1BJTl9OTygxNTgpIHwgNSkNCisjZGVmaW5lIFBJTk1V WF9HUElPMTU4X19GVU5DX1VESV9URE8gKE1US19QSU5fTk8oMTU4KSB8IDYpDQorI2RlZmluZSBQ SU5NVVhfR1BJTzE1OF9fRlVOQ19EQkdfTU9OX0IxMiAoTVRLX1BJTl9OTygxNTgpIHwgNykNCisN CisjZGVmaW5lIFBJTk1VWF9HUElPMTU5X19GVU5DX0dQSU8xNTkgKE1US19QSU5fTk8oMTU5KSB8 IDApDQorI2RlZmluZSBQSU5NVVhfR1BJTzE1OV9fRlVOQ19TUEkxX0FfTU8gKE1US19QSU5fTk8o MTU5KSB8IDEpDQorI2RlZmluZSBQSU5NVVhfR1BJTzE1OV9fRlVOQ19TQ1BfU1BJMV9BX01PIChN VEtfUElOX05PKDE1OSkgfCAyKQ0KKyNkZWZpbmUgUElOTVVYX0dQSU8xNTlfX0ZVTkNfTVJHX0RP IChNVEtfUElOX05PKDE1OSkgfCAzKQ0KKyNkZWZpbmUgUElOTVVYX0dQSU8xNTlfX0ZVTkNfUFRB X1RYRCAoTVRLX1BJTl9OTygxNTkpIHwgNCkNCisjZGVmaW5lIFBJTk1VWF9HUElPMTU5X19GVU5D X01EX1VUWEQxIChNVEtfUElOX05PKDE1OSkgfCA1KQ0KKyNkZWZpbmUgUElOTVVYX0dQSU8xNTlf X0ZVTkNfVURJX05UUlNUIChNVEtfUElOX05PKDE1OSkgfCA2KQ0KKyNkZWZpbmUgUElOTVVYX0dQ SU8xNTlfX0ZVTkNfREJHX01PTl9CMTMgKE1US19QSU5fTk8oMTU5KSB8IDcpDQorDQorI2RlZmlu ZSBQSU5NVVhfR1BJTzE2MF9fRlVOQ19HUElPMTYwIChNVEtfUElOX05PKDE2MCkgfCAwKQ0KKyNk ZWZpbmUgUElOTVVYX0dQSU8xNjBfX0ZVTkNfU0NMMyAoTVRLX1BJTl9OTygxNjApIHwgMSkNCisj ZGVmaW5lIFBJTk1VWF9HUElPMTYwX19GVU5DX1NDUF9TQ0wxIChNVEtfUElOX05PKDE2MCkgfCAz KQ0KKyNkZWZpbmUgUElOTVVYX0dQSU8xNjBfX0ZVTkNfREJHX01PTl9CMTQgKE1US19QSU5fTk8o MTYwKSB8IDcpDQorDQorI2RlZmluZSBQSU5NVVhfR1BJTzE2MV9fRlVOQ19HUElPMTYxIChNVEtf UElOX05PKDE2MSkgfCAwKQ0KKyNkZWZpbmUgUElOTVVYX0dQSU8xNjFfX0ZVTkNfU0RBMyAoTVRL X1BJTl9OTygxNjEpIHwgMSkNCisjZGVmaW5lIFBJTk1VWF9HUElPMTYxX19GVU5DX1NDUF9TREEx IChNVEtfUElOX05PKDE2MSkgfCAzKQ0KKyNkZWZpbmUgUElOTVVYX0dQSU8xNjFfX0ZVTkNfREJH X01PTl9CMTUgKE1US19QSU5fTk8oMTYxKSB8IDcpDQorDQorI2RlZmluZSBQSU5NVVhfR1BJTzE2 Ml9fRlVOQ19HUElPMTYyIChNVEtfUElOX05PKDE2MikgfCAwKQ0KKyNkZWZpbmUgUElOTVVYX0dQ SU8xNjJfX0ZVTkNfQU5UX1NFTDAgKE1US19QSU5fTk8oMTYyKSB8IDEpDQorI2RlZmluZSBQSU5N VVhfR1BJTzE2Ml9fRlVOQ19HUFNfTDFfRUxOQV9FTiAoTVRLX1BJTl9OTygxNjIpIHwgMikNCisj ZGVmaW5lIFBJTk1VWF9HUElPMTYyX19GVU5DX1VESV9UREkgKE1US19QSU5fTk8oMTYyKSB8IDYp DQorI2RlZmluZSBQSU5NVVhfR1BJTzE2Ml9fRlVOQ19EQkdfTU9OX0IxNiAoTVRLX1BJTl9OTygx NjIpIHwgNykNCisNCisjZGVmaW5lIFBJTk1VWF9HUElPMTYzX19GVU5DX0dQSU8xNjMgKE1US19Q SU5fTk8oMTYzKSB8IDApDQorI2RlZmluZSBQSU5NVVhfR1BJTzE2M19fRlVOQ19BTlRfU0VMMSAo TVRLX1BJTl9OTygxNjMpIHwgMSkNCisjZGVmaW5lIFBJTk1VWF9HUElPMTYzX19GVU5DX0NPTk5f VENYT0VOQV9SRVEgKE1US19QSU5fTk8oMTYzKSB8IDIpDQorI2RlZmluZSBQSU5NVVhfR1BJTzE2 M19fRlVOQ19EQkdfTU9OX0IxNyAoTVRLX1BJTl9OTygxNjMpIHwgNykNCisNCisjZGVmaW5lIFBJ Tk1VWF9HUElPMTY0X19GVU5DX0dQSU8xNjQgKE1US19QSU5fTk8oMTY0KSB8IDApDQorI2RlZmlu ZSBQSU5NVVhfR1BJTzE2NF9fRlVOQ19BTlRfU0VMMiAoTVRLX1BJTl9OTygxNjQpIHwgMSkNCisj ZGVmaW5lIFBJTk1VWF9HUElPMTY0X19GVU5DX1NDUF9TUEkxX0JfQ0sgKE1US19QSU5fTk8oMTY0 KSB8IDIpDQorI2RlZmluZSBQSU5NVVhfR1BJTzE2NF9fRlVOQ19UUF9VUlhEMV9BTyAoTVRLX1BJ Tl9OTygxNjQpIHwgMykNCisjZGVmaW5lIFBJTk1VWF9HUElPMTY0X19GVU5DX1VDVFMwIChNVEtf UElOX05PKDE2NCkgfCA1KQ0KKyNkZWZpbmUgUElOTVVYX0dQSU8xNjRfX0ZVTkNfREJHX01PTl9C MTggKE1US19QSU5fTk8oMTY0KSB8IDcpDQorDQorI2RlZmluZSBQSU5NVVhfR1BJTzE2NV9fRlVO Q19HUElPMTY1IChNVEtfUElOX05PKDE2NSkgfCAwKQ0KKyNkZWZpbmUgUElOTVVYX0dQSU8xNjVf X0ZVTkNfQU5UX1NFTDMgKE1US19QSU5fTk8oMTY1KSB8IDEpDQorI2RlZmluZSBQSU5NVVhfR1BJ TzE2NV9fRlVOQ19TQ1BfU1BJMV9CX0NTIChNVEtfUElOX05PKDE2NSkgfCAyKQ0KKyNkZWZpbmUg UElOTVVYX0dQSU8xNjVfX0ZVTkNfVFBfVVRYRDFfQU8gKE1US19QSU5fTk8oMTY1KSB8IDMpDQor I2RlZmluZSBQSU5NVVhfR1BJTzE2NV9fRlVOQ19DT05OX1RDWE9FTkFfUkVRIChNVEtfUElOX05P KDE2NSkgfCA0KQ0KKyNkZWZpbmUgUElOTVVYX0dQSU8xNjVfX0ZVTkNfVVJUUzAgKE1US19QSU5f Tk8oMTY1KSB8IDUpDQorI2RlZmluZSBQSU5NVVhfR1BJTzE2NV9fRlVOQ19EQkdfTU9OX0IxOSAo TVRLX1BJTl9OTygxNjUpIHwgNykNCisNCisjZGVmaW5lIFBJTk1VWF9HUElPMTY2X19GVU5DX0dQ SU8xNjYgKE1US19QSU5fTk8oMTY2KSB8IDApDQorI2RlZmluZSBQSU5NVVhfR1BJTzE2Nl9fRlVO Q19BTlRfU0VMNCAoTVRLX1BJTl9OTygxNjYpIHwgMSkNCisjZGVmaW5lIFBJTk1VWF9HUElPMTY2 X19GVU5DX1NDUF9TUEkxX0JfTUkgKE1US19QSU5fTk8oMTY2KSB8IDIpDQorI2RlZmluZSBQSU5N VVhfR1BJTzE2Nl9fRlVOQ19UUF9VUlhEMl9BTyAoTVRLX1BJTl9OTygxNjYpIHwgMykNCisjZGVm aW5lIFBJTk1VWF9HUElPMTY2X19GVU5DX1NSQ0xLRU5BSTEgKE1US19QSU5fTk8oMTY2KSB8IDQp DQorI2RlZmluZSBQSU5NVVhfR1BJTzE2Nl9fRlVOQ19VQ1RTMSAoTVRLX1BJTl9OTygxNjYpIHwg NSkNCisjZGVmaW5lIFBJTk1VWF9HUElPMTY2X19GVU5DX0RCR19NT05fQjIwIChNVEtfUElOX05P KDE2NikgfCA3KQ0KKw0KKyNkZWZpbmUgUElOTVVYX0dQSU8xNjdfX0ZVTkNfR1BJTzE2NyAoTVRL X1BJTl9OTygxNjcpIHwgMCkNCisjZGVmaW5lIFBJTk1VWF9HUElPMTY3X19GVU5DX0FOVF9TRUw1 IChNVEtfUElOX05PKDE2NykgfCAxKQ0KKyNkZWZpbmUgUElOTVVYX0dQSU8xNjdfX0ZVTkNfU0NQ X1NQSTFfQl9NTyAoTVRLX1BJTl9OTygxNjcpIHwgMikNCisjZGVmaW5lIFBJTk1VWF9HUElPMTY3 X19GVU5DX1RQX1VUWEQyX0FPIChNVEtfUElOX05PKDE2NykgfCAzKQ0KKyNkZWZpbmUgUElOTVVY X0dQSU8xNjdfX0ZVTkNfU1JDTEtFTkFJMCAoTVRLX1BJTl9OTygxNjcpIHwgNCkNCisjZGVmaW5l IFBJTk1VWF9HUElPMTY3X19GVU5DX1VSVFMxIChNVEtfUElOX05PKDE2NykgfCA1KQ0KKyNkZWZp bmUgUElOTVVYX0dQSU8xNjdfX0ZVTkNfREJHX01PTl9CMjEgKE1US19QSU5fTk8oMTY3KSB8IDcp DQorDQorI2RlZmluZSBQSU5NVVhfR1BJTzE2OF9fRlVOQ19HUElPMTY4IChNVEtfUElOX05PKDE2 OCkgfCAwKQ0KKyNkZWZpbmUgUElOTVVYX0dQSU8xNjhfX0ZVTkNfQU5UX1NFTDYgKE1US19QSU5f Tk8oMTY4KSB8IDEpDQorI2RlZmluZSBQSU5NVVhfR1BJTzE2OF9fRlVOQ19TUEkwX0JfQ0xLIChN VEtfUElOX05PKDE2OCkgfCAyKQ0KKyNkZWZpbmUgUElOTVVYX0dQSU8xNjhfX0ZVTkNfVFBfVUNU UzFfQU8gKE1US19QSU5fTk8oMTY4KSB8IDMpDQorI2RlZmluZSBQSU5NVVhfR1BJTzE2OF9fRlVO Q19LUENPTDIgKE1US19QSU5fTk8oMTY4KSB8IDQpDQorI2RlZmluZSBQSU5NVVhfR1BJTzE2OF9f RlVOQ19NRF9VQ1RTMCAoTVRLX1BJTl9OTygxNjgpIHwgNSkNCisjZGVmaW5lIFBJTk1VWF9HUElP MTY4X19GVU5DX1NDTDExIChNVEtfUElOX05PKDE2OCkgfCA2KQ0KKyNkZWZpbmUgUElOTVVYX0dQ SU8xNjhfX0ZVTkNfREJHX01PTl9CMjIgKE1US19QSU5fTk8oMTY4KSB8IDcpDQorDQorI2RlZmlu ZSBQSU5NVVhfR1BJTzE2OV9fRlVOQ19HUElPMTY5IChNVEtfUElOX05PKDE2OSkgfCAwKQ0KKyNk ZWZpbmUgUElOTVVYX0dQSU8xNjlfX0ZVTkNfQU5UX1NFTDcgKE1US19QSU5fTk8oMTY5KSB8IDEp DQorI2RlZmluZSBQSU5NVVhfR1BJTzE2OV9fRlVOQ19TUEkwX0JfQ1NCIChNVEtfUElOX05PKDE2 OSkgfCAyKQ0KKyNkZWZpbmUgUElOTVVYX0dQSU8xNjlfX0ZVTkNfVFBfVVJUUzFfQU8gKE1US19Q SU5fTk8oMTY5KSB8IDMpDQorI2RlZmluZSBQSU5NVVhfR1BJTzE2OV9fRlVOQ19LUFJPVzIgKE1U S19QSU5fTk8oMTY5KSB8IDQpDQorI2RlZmluZSBQSU5NVVhfR1BJTzE2OV9fRlVOQ19NRF9VUlRT MCAoTVRLX1BJTl9OTygxNjkpIHwgNSkNCisjZGVmaW5lIFBJTk1VWF9HUElPMTY5X19GVU5DX1NE QTExIChNVEtfUElOX05PKDE2OSkgfCA2KQ0KKyNkZWZpbmUgUElOTVVYX0dQSU8xNjlfX0ZVTkNf REJHX01PTl9CMjMgKE1US19QSU5fTk8oMTY5KSB8IDcpDQorDQorI2RlZmluZSBQSU5NVVhfR1BJ TzE3MF9fRlVOQ19HUElPMTcwIChNVEtfUElOX05PKDE3MCkgfCAwKQ0KKyNkZWZpbmUgUElOTVVY X0dQSU8xNzBfX0ZVTkNfQU5UX1NFTDggKE1US19QSU5fTk8oMTcwKSB8IDEpDQorI2RlZmluZSBQ SU5NVVhfR1BJTzE3MF9fRlVOQ19TUEkwX0JfTUkgKE1US19QSU5fTk8oMTcwKSB8IDIpDQorI2Rl ZmluZSBQSU5NVVhfR1BJTzE3MF9fRlVOQ19UUF9VQ1RTMl9BTyAoTVRLX1BJTl9OTygxNzApIHwg MykNCisjZGVmaW5lIFBJTk1VWF9HUElPMTcwX19GVU5DX1NSQ0xLRU5BSTEgKE1US19QSU5fTk8o MTcwKSB8IDQpDQorI2RlZmluZSBQSU5NVVhfR1BJTzE3MF9fRlVOQ19NRF9VQ1RTMSAoTVRLX1BJ Tl9OTygxNzApIHwgNSkNCisjZGVmaW5lIFBJTk1VWF9HUElPMTcwX19GVU5DX0RCR19NT05fQjI0 IChNVEtfUElOX05PKDE3MCkgfCA3KQ0KKw0KKyNkZWZpbmUgUElOTVVYX0dQSU8xNzFfX0ZVTkNf R1BJTzE3MSAoTVRLX1BJTl9OTygxNzEpIHwgMCkNCisjZGVmaW5lIFBJTk1VWF9HUElPMTcxX19G VU5DX0FOVF9TRUw5IChNVEtfUElOX05PKDE3MSkgfCAxKQ0KKyNkZWZpbmUgUElOTVVYX0dQSU8x NzFfX0ZVTkNfU1BJMF9CX01PIChNVEtfUElOX05PKDE3MSkgfCAyKQ0KKyNkZWZpbmUgUElOTVVY X0dQSU8xNzFfX0ZVTkNfVFBfVVJUUzJfQU8gKE1US19QSU5fTk8oMTcxKSB8IDMpDQorI2RlZmlu ZSBQSU5NVVhfR1BJTzE3MV9fRlVOQ19TUkNMS0VOQUkwIChNVEtfUElOX05PKDE3MSkgfCA0KQ0K KyNkZWZpbmUgUElOTVVYX0dQSU8xNzFfX0ZVTkNfTURfVVJUUzEgKE1US19QSU5fTk8oMTcxKSB8 IDUpDQorI2RlZmluZSBQSU5NVVhfR1BJTzE3MV9fRlVOQ19EQkdfTU9OX0IyNSAoTVRLX1BJTl9O TygxNzEpIHwgNykNCisNCisjZGVmaW5lIFBJTk1VWF9HUElPMTcyX19GVU5DX0dQSU8xNzIgKE1U S19QSU5fTk8oMTcyKSB8IDApDQorI2RlZmluZSBQSU5NVVhfR1BJTzE3Ml9fRlVOQ19DT05OX1RP UF9DTEsgKE1US19QSU5fTk8oMTcyKSB8IDEpDQorI2RlZmluZSBQSU5NVVhfR1BJTzE3Ml9fRlVO Q19BVVhJRl9DTEswIChNVEtfUElOX05PKDE3MikgfCAyKQ0KKyNkZWZpbmUgUElOTVVYX0dQSU8x NzJfX0ZVTkNfREJHX01PTl9CMjkgKE1US19QSU5fTk8oMTcyKSB8IDcpDQorDQorI2RlZmluZSBQ SU5NVVhfR1BJTzE3M19fRlVOQ19HUElPMTczIChNVEtfUElOX05PKDE3MykgfCAwKQ0KKyNkZWZp bmUgUElOTVVYX0dQSU8xNzNfX0ZVTkNfQ09OTl9UT1BfREFUQSAoTVRLX1BJTl9OTygxNzMpIHwg MSkNCisjZGVmaW5lIFBJTk1VWF9HUElPMTczX19GVU5DX0FVWElGX1NUMCAoTVRLX1BJTl9OTygx NzMpIHwgMikNCisjZGVmaW5lIFBJTk1VWF9HUElPMTczX19GVU5DX0RCR19NT05fQjMwIChNVEtf UElOX05PKDE3MykgfCA3KQ0KKw0KKyNkZWZpbmUgUElOTVVYX0dQSU8xNzRfX0ZVTkNfR1BJTzE3 NCAoTVRLX1BJTl9OTygxNzQpIHwgMCkNCisjZGVmaW5lIFBJTk1VWF9HUElPMTc0X19GVU5DX0NP Tk5fSFJTVF9CIChNVEtfUElOX05PKDE3NCkgfCAxKQ0KKyNkZWZpbmUgUElOTVVYX0dQSU8xNzRf X0ZVTkNfREJHX01PTl9CMjggKE1US19QSU5fTk8oMTc0KSB8IDcpDQorDQorI2RlZmluZSBQSU5N VVhfR1BJTzE3NV9fRlVOQ19HUElPMTc1IChNVEtfUElOX05PKDE3NSkgfCAwKQ0KKyNkZWZpbmUg UElOTVVYX0dQSU8xNzVfX0ZVTkNfQ09OTl9XQl9QVEEgKE1US19QSU5fTk8oMTc1KSB8IDEpDQor I2RlZmluZSBQSU5NVVhfR1BJTzE3NV9fRlVOQ19EQkdfTU9OX0IzMSAoTVRLX1BJTl9OTygxNzUp IHwgNykNCisNCisjZGVmaW5lIFBJTk1VWF9HUElPMTc2X19GVU5DX0dQSU8xNzYgKE1US19QSU5f Tk8oMTc2KSB8IDApDQorI2RlZmluZSBQSU5NVVhfR1BJTzE3Nl9fRlVOQ19DT05OX0JUX0NMSyAo TVRLX1BJTl9OTygxNzYpIHwgMSkNCisjZGVmaW5lIFBJTk1VWF9HUElPMTc2X19GVU5DX0FVWElG X0NMSzEgKE1US19QSU5fTk8oMTc2KSB8IDIpDQorI2RlZmluZSBQSU5NVVhfR1BJTzE3Nl9fRlVO Q19EQkdfTU9OX0IyNiAoTVRLX1BJTl9OTygxNzYpIHwgNykNCisNCisjZGVmaW5lIFBJTk1VWF9H UElPMTc3X19GVU5DX0dQSU8xNzcgKE1US19QSU5fTk8oMTc3KSB8IDApDQorI2RlZmluZSBQSU5N VVhfR1BJTzE3N19fRlVOQ19DT05OX0JUX0RBVEEgKE1US19QSU5fTk8oMTc3KSB8IDEpDQorI2Rl ZmluZSBQSU5NVVhfR1BJTzE3N19fRlVOQ19BVVhJRl9TVDEgKE1US19QSU5fTk8oMTc3KSB8IDIp DQorI2RlZmluZSBQSU5NVVhfR1BJTzE3N19fRlVOQ19EQkdfTU9OX0IyNyAoTVRLX1BJTl9OTygx NzcpIHwgNykNCisNCisjZGVmaW5lIFBJTk1VWF9HUElPMTc4X19GVU5DX0dQSU8xNzggKE1US19Q SU5fTk8oMTc4KSB8IDApDQorI2RlZmluZSBQSU5NVVhfR1BJTzE3OF9fRlVOQ19DT05OX1dGX0NU UkwwIChNVEtfUElOX05PKDE3OCkgfCAxKQ0KKw0KKyNkZWZpbmUgUElOTVVYX0dQSU8xNzlfX0ZV TkNfR1BJTzE3OSAoTVRLX1BJTl9OTygxNzkpIHwgMCkNCisjZGVmaW5lIFBJTk1VWF9HUElPMTc5 X19GVU5DX0NPTk5fV0ZfQ1RSTDEgKE1US19QSU5fTk8oMTc5KSB8IDEpDQorI2RlZmluZSBQSU5N VVhfR1BJTzE3OV9fRlVOQ19VRlNfTVBIWV9TQ0wgKE1US19QSU5fTk8oMTc5KSB8IDIpDQorDQor I2RlZmluZSBQSU5NVVhfR1BJTzE4MF9fRlVOQ19HUElPMTgwIChNVEtfUElOX05PKDE4MCkgfCAw KQ0KKyNkZWZpbmUgUElOTVVYX0dQSU8xODBfX0ZVTkNfQ09OTl9XRl9DVFJMMiAoTVRLX1BJTl9O TygxODApIHwgMSkNCisjZGVmaW5lIFBJTk1VWF9HUElPMTgwX19GVU5DX1VGU19NUEhZX1NEQSAo TVRLX1BJTl9OTygxODApIHwgMikNCisNCisjZGVmaW5lIFBJTk1VWF9HUElPMTgxX19GVU5DX0dQ SU8xODEgKE1US19QSU5fTk8oMTgxKSB8IDApDQorI2RlZmluZSBQSU5NVVhfR1BJTzE4MV9fRlVO Q19DT05OX1dGX0NUUkwzIChNVEtfUElOX05PKDE4MSkgfCAxKQ0KKw0KKyNkZWZpbmUgUElOTVVY X0dQSU8xODJfX0ZVTkNfR1BJTzE4MiAoTVRLX1BJTl9OTygxODIpIHwgMCkNCisjZGVmaW5lIFBJ Tk1VWF9HUElPMTgyX19GVU5DX0NPTk5fV0ZfQ1RSTDQgKE1US19QSU5fTk8oMTgyKSB8IDEpDQor DQorI2RlZmluZSBQSU5NVVhfR1BJTzE4M19fRlVOQ19HUElPMTgzIChNVEtfUElOX05PKDE4Mykg fCAwKQ0KKyNkZWZpbmUgUElOTVVYX0dQSU8xODNfX0ZVTkNfTVNEQzBfQ01EIChNVEtfUElOX05P KDE4MykgfCAxKQ0KKw0KKyNkZWZpbmUgUElOTVVYX0dQSU8xODRfX0ZVTkNfR1BJTzE4NCAoTVRL X1BJTl9OTygxODQpIHwgMCkNCisjZGVmaW5lIFBJTk1VWF9HUElPMTg0X19GVU5DX01TREMwX0RB VDAgKE1US19QSU5fTk8oMTg0KSB8IDEpDQorDQorI2RlZmluZSBQSU5NVVhfR1BJTzE4NV9fRlVO Q19HUElPMTg1IChNVEtfUElOX05PKDE4NSkgfCAwKQ0KKyNkZWZpbmUgUElOTVVYX0dQSU8xODVf X0ZVTkNfTVNEQzBfREFUMiAoTVRLX1BJTl9OTygxODUpIHwgMSkNCisNCisjZGVmaW5lIFBJTk1V WF9HUElPMTg2X19GVU5DX0dQSU8xODYgKE1US19QSU5fTk8oMTg2KSB8IDApDQorI2RlZmluZSBQ SU5NVVhfR1BJTzE4Nl9fRlVOQ19NU0RDMF9EQVQ0IChNVEtfUElOX05PKDE4NikgfCAxKQ0KKw0K KyNkZWZpbmUgUElOTVVYX0dQSU8xODdfX0ZVTkNfR1BJTzE4NyAoTVRLX1BJTl9OTygxODcpIHwg MCkNCisjZGVmaW5lIFBJTk1VWF9HUElPMTg3X19GVU5DX01TREMwX0RBVDYgKE1US19QSU5fTk8o MTg3KSB8IDEpDQorDQorI2RlZmluZSBQSU5NVVhfR1BJTzE4OF9fRlVOQ19HUElPMTg4IChNVEtf UElOX05PKDE4OCkgfCAwKQ0KKyNkZWZpbmUgUElOTVVYX0dQSU8xODhfX0ZVTkNfTVNEQzBfREFU MSAoTVRLX1BJTl9OTygxODgpIHwgMSkNCisNCisjZGVmaW5lIFBJTk1VWF9HUElPMTg5X19GVU5D X0dQSU8xODkgKE1US19QSU5fTk8oMTg5KSB8IDApDQorI2RlZmluZSBQSU5NVVhfR1BJTzE4OV9f RlVOQ19NU0RDMF9EQVQ1IChNVEtfUElOX05PKDE4OSkgfCAxKQ0KKw0KKyNkZWZpbmUgUElOTVVY X0dQSU8xOTBfX0ZVTkNfR1BJTzE5MCAoTVRLX1BJTl9OTygxOTApIHwgMCkNCisjZGVmaW5lIFBJ Tk1VWF9HUElPMTkwX19GVU5DX01TREMwX0RBVDcgKE1US19QSU5fTk8oMTkwKSB8IDEpDQorDQor I2RlZmluZSBQSU5NVVhfR1BJTzE5MV9fRlVOQ19HUElPMTkxIChNVEtfUElOX05PKDE5MSkgfCAw KQ0KKyNkZWZpbmUgUElOTVVYX0dQSU8xOTFfX0ZVTkNfTVNEQzBfRFNMIChNVEtfUElOX05PKDE5 MSkgfCAxKQ0KKyNkZWZpbmUgUElOTVVYX0dQSU8xOTFfX0ZVTkNfR1BTX0wxX0VMTkFfRU4gKE1U S19QSU5fTk8oMTkxKSB8IDIpDQorI2RlZmluZSBQSU5NVVhfR1BJTzE5MV9fRlVOQ19JRERJRyAo TVRLX1BJTl9OTygxOTEpIHwgMykNCisjZGVmaW5lIFBJTk1VWF9HUElPMTkxX19GVU5DX0RNSUNf Q0xLIChNVEtfUElOX05PKDE5MSkgfCA0KQ0KKw0KKyNkZWZpbmUgUElOTVVYX0dQSU8xOTJfX0ZV TkNfR1BJTzE5MiAoTVRLX1BJTl9OTygxOTIpIHwgMCkNCisjZGVmaW5lIFBJTk1VWF9HUElPMTky X19GVU5DX01TREMwX0NMSyAoTVRLX1BJTl9OTygxOTIpIHwgMSkNCisjZGVmaW5lIFBJTk1VWF9H UElPMTkyX19GVU5DX1VTQl9EUlZWQlVTIChNVEtfUElOX05PKDE5MikgfCAzKQ0KKyNkZWZpbmUg UElOTVVYX0dQSU8xOTJfX0ZVTkNfRE1JQ19EQVQgKE1US19QSU5fTk8oMTkyKSB8IDQpDQorDQor I2RlZmluZSBQSU5NVVhfR1BJTzE5M19fRlVOQ19HUElPMTkzIChNVEtfUElOX05PKDE5MykgfCAw KQ0KKyNkZWZpbmUgUElOTVVYX0dQSU8xOTNfX0ZVTkNfTVNEQzBfREFUMyAoTVRLX1BJTl9OTygx OTMpIHwgMSkNCisNCisjZGVmaW5lIFBJTk1VWF9HUElPMTk0X19GVU5DX0dQSU8xOTQgKE1US19Q SU5fTk8oMTk0KSB8IDApDQorI2RlZmluZSBQSU5NVVhfR1BJTzE5NF9fRlVOQ19NU0RDMF9SU1RC IChNVEtfUElOX05PKDE5NCkgfCAxKQ0KKw0KKyNkZWZpbmUgUElOTVVYX0dQSU8xOTVfX0ZVTkNf R1BJTzE5NSAoTVRLX1BJTl9OTygxOTUpIHwgMCkNCisjZGVmaW5lIFBJTk1VWF9HUElPMTk1X19G VU5DX1NDUF9WUkVRX1ZBTyAoTVRLX1BJTl9OTygxOTUpIHwgMSkNCisjZGVmaW5lIFBJTk1VWF9H UElPMTk1X19GVU5DX0RWRlNSQ19FWFRfUkVRIChNVEtfUElOX05PKDE5NSkgfCAyKQ0KKw0KKyNk ZWZpbmUgUElOTVVYX0dQSU8xOTZfX0ZVTkNfR1BJTzE5NiAoTVRLX1BJTl9OTygxOTYpIHwgMCkN CisjZGVmaW5lIFBJTk1VWF9HUElPMTk2X19GVU5DX0FVRF9EQVRfTU9TSTIgKE1US19QSU5fTk8o MTk2KSB8IDEpDQorDQorI2RlZmluZSBQSU5NVVhfR1BJTzE5N19fRlVOQ19HUElPMTk3IChNVEtf UElOX05PKDE5NykgfCAwKQ0KKyNkZWZpbmUgUElOTVVYX0dQSU8xOTdfX0ZVTkNfQVVEX05MRV9N T1NJMSAoTVRLX1BJTl9OTygxOTcpIHwgMSkNCisjZGVmaW5lIFBJTk1VWF9HUElPMTk3X19GVU5D X0FVRF9DTEtfTUlTTyAoTVRLX1BJTl9OTygxOTcpIHwgMikNCisjZGVmaW5lIFBJTk1VWF9HUElP MTk3X19GVU5DX0kyUzJfTUNLIChNVEtfUElOX05PKDE5NykgfCAzKQ0KKyNkZWZpbmUgUElOTVVY X0dQSU8xOTdfX0ZVTkNfSTJTNl9NQ0sgKE1US19QSU5fTk8oMTk3KSB8IDQpDQorI2RlZmluZSBQ SU5NVVhfR1BJTzE5N19fRlVOQ19JMlM4X01DSyAoTVRLX1BJTl9OTygxOTcpIHwgNSkNCisNCisj ZGVmaW5lIFBJTk1VWF9HUElPMTk4X19GVU5DX0dQSU8xOTggKE1US19QSU5fTk8oMTk4KSB8IDAp DQorI2RlZmluZSBQSU5NVVhfR1BJTzE5OF9fRlVOQ19BVURfTkxFX01PU0kwIChNVEtfUElOX05P KDE5OCkgfCAxKQ0KKyNkZWZpbmUgUElOTVVYX0dQSU8xOThfX0ZVTkNfQVVEX1NZTkNfTUlTTyAo TVRLX1BJTl9OTygxOTgpIHwgMikNCisjZGVmaW5lIFBJTk1VWF9HUElPMTk4X19GVU5DX0kyUzJf QkNLIChNVEtfUElOX05PKDE5OCkgfCAzKQ0KKyNkZWZpbmUgUElOTVVYX0dQSU8xOThfX0ZVTkNf STJTNl9CQ0sgKE1US19QSU5fTk8oMTk4KSB8IDQpDQorI2RlZmluZSBQSU5NVVhfR1BJTzE5OF9f RlVOQ19JMlM4X0JDSyAoTVRLX1BJTl9OTygxOTgpIHwgNSkNCisNCisjZGVmaW5lIFBJTk1VWF9H UElPMTk5X19GVU5DX0dQSU8xOTkgKE1US19QSU5fTk8oMTk5KSB8IDApDQorI2RlZmluZSBQSU5N VVhfR1BJTzE5OV9fRlVOQ19BVURfREFUX01JU08yIChNVEtfUElOX05PKDE5OSkgfCAxKQ0KKyNk ZWZpbmUgUElOTVVYX0dQSU8xOTlfX0ZVTkNfSTJTMl9ESTIgKE1US19QSU5fTk8oMTk5KSB8IDMp DQorDQorI2RlZmluZSBQSU5NVVhfR1BJTzIwMF9fRlVOQ19HUElPMjAwIChNVEtfUElOX05PKDIw MCkgfCAwKQ0KKyNkZWZpbmUgUElOTVVYX0dQSU8yMDBfX0ZVTkNfU0NMNiAoTVRLX1BJTl9OTygy MDApIHwgMSkNCisjZGVmaW5lIFBJTk1VWF9HUElPMjAwX19GVU5DX1NDUF9TQ0wxIChNVEtfUElO X05PKDIwMCkgfCAzKQ0KKyNkZWZpbmUgUElOTVVYX0dQSU8yMDBfX0ZVTkNfU0NMXzYzMDYgKE1U S19QSU5fTk8oMjAwKSB8IDQpDQorI2RlZmluZSBQSU5NVVhfR1BJTzIwMF9fRlVOQ19EQkdfTU9O X0E0IChNVEtfUElOX05PKDIwMCkgfCA3KQ0KKw0KKyNkZWZpbmUgUElOTVVYX0dQSU8yMDFfX0ZV TkNfR1BJTzIwMSAoTVRLX1BJTl9OTygyMDEpIHwgMCkNCisjZGVmaW5lIFBJTk1VWF9HUElPMjAx X19GVU5DX1NEQTYgKE1US19QSU5fTk8oMjAxKSB8IDEpDQorI2RlZmluZSBQSU5NVVhfR1BJTzIw MV9fRlVOQ19TQ1BfU0RBMSAoTVRLX1BJTl9OTygyMDEpIHwgMykNCisjZGVmaW5lIFBJTk1VWF9H UElPMjAxX19GVU5DX1NEQV82MzA2IChNVEtfUElOX05PKDIwMSkgfCA0KQ0KKyNkZWZpbmUgUElO TVVYX0dQSU8yMDFfX0ZVTkNfREJHX01PTl9BNSAoTVRLX1BJTl9OTygyMDEpIHwgNykNCisNCisj ZGVmaW5lIFBJTk1VWF9HUElPMjAyX19GVU5DX0dQSU8yMDIgKE1US19QSU5fTk8oMjAyKSB8IDAp DQorI2RlZmluZSBQSU5NVVhfR1BJTzIwMl9fRlVOQ19TQ0w1IChNVEtfUElOX05PKDIwMikgfCAx KQ0KKw0KKyNkZWZpbmUgUElOTVVYX0dQSU8yMDNfX0ZVTkNfR1BJTzIwMyAoTVRLX1BJTl9OTygy MDMpIHwgMCkNCisjZGVmaW5lIFBJTk1VWF9HUElPMjAzX19GVU5DX1NEQTUgKE1US19QSU5fTk8o MjAzKSB8IDEpDQorDQorI2RlZmluZSBQSU5NVVhfR1BJTzIwNF9fRlVOQ19HUElPMjA0IChNVEtf UElOX05PKDIwNCkgfCAwKQ0KKyNkZWZpbmUgUElOTVVYX0dQSU8yMDRfX0ZVTkNfU0NMMCAoTVRL X1BJTl9OTygyMDQpIHwgMSkNCisjZGVmaW5lIFBJTk1VWF9HUElPMjA0X19GVU5DX1NQSTdfQV9D TEsgKE1US19QSU5fTk8oMjA0KSB8IDYpDQorI2RlZmluZSBQSU5NVVhfR1BJTzIwNF9fRlVOQ19E QkdfTU9OX0EyIChNVEtfUElOX05PKDIwNCkgfCA3KQ0KKw0KKyNkZWZpbmUgUElOTVVYX0dQSU8y MDVfX0ZVTkNfR1BJTzIwNSAoTVRLX1BJTl9OTygyMDUpIHwgMCkNCisjZGVmaW5lIFBJTk1VWF9H UElPMjA1X19GVU5DX1NEQTAgKE1US19QSU5fTk8oMjA1KSB8IDEpDQorI2RlZmluZSBQSU5NVVhf R1BJTzIwNV9fRlVOQ19TUEk3X0FfQ1NCIChNVEtfUElOX05PKDIwNSkgfCA2KQ0KKyNkZWZpbmUg UElOTVVYX0dQSU8yMDVfX0ZVTkNfREJHX01PTl9BMyAoTVRLX1BJTl9OTygyMDUpIHwgNykNCisN CisjZGVmaW5lIFBJTk1VWF9HUElPMjA2X19GVU5DX0dQSU8yMDYgKE1US19QSU5fTk8oMjA2KSB8 IDApDQorI2RlZmluZSBQSU5NVVhfR1BJTzIwNl9fRlVOQ19TUkNMS0VOQTAgKE1US19QSU5fTk8o MjA2KSB8IDEpDQorDQorI2RlZmluZSBQSU5NVVhfR1BJTzIwN19fRlVOQ19HUElPMjA3IChNVEtf UElOX05PKDIwNykgfCAwKQ0KKyNkZWZpbmUgUElOTVVYX0dQSU8yMDdfX0ZVTkNfU1JDTEtFTkEx IChNVEtfUElOX05PKDIwNykgfCAxKQ0KKw0KKyNkZWZpbmUgUElOTVVYX0dQSU8yMDhfX0ZVTkNf R1BJTzIwOCAoTVRLX1BJTl9OTygyMDgpIHwgMCkNCisjZGVmaW5lIFBJTk1VWF9HUElPMjA4X19G VU5DX1dBVENIRE9HIChNVEtfUElOX05PKDIwOCkgfCAxKQ0KKw0KKyNkZWZpbmUgUElOTVVYX0dQ SU8yMDlfX0ZVTkNfR1BJTzIwOSAoTVRLX1BJTl9OTygyMDkpIHwgMCkNCisjZGVmaW5lIFBJTk1V WF9HUElPMjA5X19GVU5DX1BXUkFQX1NQSTBfTUkgKE1US19QSU5fTk8oMjA5KSB8IDEpDQorI2Rl ZmluZSBQSU5NVVhfR1BJTzIwOV9fRlVOQ19QV1JBUF9TUEkwX01PIChNVEtfUElOX05PKDIwOSkg fCAyKQ0KKw0KKyNkZWZpbmUgUElOTVVYX0dQSU8yMTBfX0ZVTkNfR1BJTzIxMCAoTVRLX1BJTl9O TygyMTApIHwgMCkNCisjZGVmaW5lIFBJTk1VWF9HUElPMjEwX19GVU5DX1BXUkFQX1NQSTBfQ1NO IChNVEtfUElOX05PKDIxMCkgfCAxKQ0KKw0KKyNkZWZpbmUgUElOTVVYX0dQSU8yMTFfX0ZVTkNf R1BJTzIxMSAoTVRLX1BJTl9OTygyMTEpIHwgMCkNCisjZGVmaW5lIFBJTk1VWF9HUElPMjExX19G VU5DX1BXUkFQX1NQSTBfTU8gKE1US19QSU5fTk8oMjExKSB8IDEpDQorI2RlZmluZSBQSU5NVVhf R1BJTzIxMV9fRlVOQ19QV1JBUF9TUEkwX01JIChNVEtfUElOX05PKDIxMSkgfCAyKQ0KKw0KKyNk ZWZpbmUgUElOTVVYX0dQSU8yMTJfX0ZVTkNfR1BJTzIxMiAoTVRLX1BJTl9OTygyMTIpIHwgMCkN CisjZGVmaW5lIFBJTk1VWF9HUElPMjEyX19GVU5DX1BXUkFQX1NQSTBfQ0sgKE1US19QSU5fTk8o MjEyKSB8IDEpDQorDQorI2RlZmluZSBQSU5NVVhfR1BJTzIxM19fRlVOQ19HUElPMjEzIChNVEtf UElOX05PKDIxMykgfCAwKQ0KKyNkZWZpbmUgUElOTVVYX0dQSU8yMTNfX0ZVTkNfUlRDMzJLX0NL IChNVEtfUElOX05PKDIxMykgfCAxKQ0KKw0KKyNkZWZpbmUgUElOTVVYX0dQSU8yMTRfX0ZVTkNf R1BJTzIxNCAoTVRLX1BJTl9OTygyMTQpIHwgMCkNCisjZGVmaW5lIFBJTk1VWF9HUElPMjE0X19G VU5DX0FVRF9DTEtfTU9TSSAoTVRLX1BJTl9OTygyMTQpIHwgMSkNCisjZGVmaW5lIFBJTk1VWF9H UElPMjE0X19GVU5DX0kyUzFfTUNLIChNVEtfUElOX05PKDIxNCkgfCAzKQ0KKyNkZWZpbmUgUElO TVVYX0dQSU8yMTRfX0ZVTkNfSTJTN19NQ0sgKE1US19QSU5fTk8oMjE0KSB8IDQpDQorI2RlZmlu ZSBQSU5NVVhfR1BJTzIxNF9fRlVOQ19JMlM5X01DSyAoTVRLX1BJTl9OTygyMTQpIHwgNSkNCisN CisjZGVmaW5lIFBJTk1VWF9HUElPMjE1X19GVU5DX0dQSU8yMTUgKE1US19QSU5fTk8oMjE1KSB8 IDApDQorI2RlZmluZSBQSU5NVVhfR1BJTzIxNV9fRlVOQ19BVURfU1lOQ19NT1NJIChNVEtfUElO X05PKDIxNSkgfCAxKQ0KKyNkZWZpbmUgUElOTVVYX0dQSU8yMTVfX0ZVTkNfSTJTMV9CQ0sgKE1U S19QSU5fTk8oMjE1KSB8IDMpDQorI2RlZmluZSBQSU5NVVhfR1BJTzIxNV9fRlVOQ19JMlM3X0JD SyAoTVRLX1BJTl9OTygyMTUpIHwgNCkNCisjZGVmaW5lIFBJTk1VWF9HUElPMjE1X19GVU5DX0ky UzlfQkNLIChNVEtfUElOX05PKDIxNSkgfCA1KQ0KKw0KKyNkZWZpbmUgUElOTVVYX0dQSU8yMTZf X0ZVTkNfR1BJTzIxNiAoTVRLX1BJTl9OTygyMTYpIHwgMCkNCisjZGVmaW5lIFBJTk1VWF9HUElP MjE2X19GVU5DX0FVRF9EQVRfTU9TSTAgKE1US19QSU5fTk8oMjE2KSB8IDEpDQorI2RlZmluZSBQ SU5NVVhfR1BJTzIxNl9fRlVOQ19JMlMxX0xSQ0sgKE1US19QSU5fTk8oMjE2KSB8IDMpDQorI2Rl ZmluZSBQSU5NVVhfR1BJTzIxNl9fRlVOQ19JMlM3X0xSQ0sgKE1US19QSU5fTk8oMjE2KSB8IDQp DQorI2RlZmluZSBQSU5NVVhfR1BJTzIxNl9fRlVOQ19JMlM5X0xSQ0sgKE1US19QSU5fTk8oMjE2 KSB8IDUpDQorDQorI2RlZmluZSBQSU5NVVhfR1BJTzIxN19fRlVOQ19HUElPMjE3IChNVEtfUElO X05PKDIxNykgfCAwKQ0KKyNkZWZpbmUgUElOTVVYX0dQSU8yMTdfX0ZVTkNfQVVEX0RBVF9NT1NJ MSAoTVRLX1BJTl9OTygyMTcpIHwgMSkNCisjZGVmaW5lIFBJTk1VWF9HUElPMjE3X19GVU5DX0ky UzFfRE8gKE1US19QSU5fTk8oMjE3KSB8IDMpDQorI2RlZmluZSBQSU5NVVhfR1BJTzIxN19fRlVO Q19JMlM3X0RPIChNVEtfUElOX05PKDIxNykgfCA0KQ0KKyNkZWZpbmUgUElOTVVYX0dQSU8yMTdf X0ZVTkNfSTJTOV9ETyAoTVRLX1BJTl9OTygyMTcpIHwgNSkNCisNCisjZGVmaW5lIFBJTk1VWF9H UElPMjE4X19GVU5DX0dQSU8yMTggKE1US19QSU5fTk8oMjE4KSB8IDApDQorI2RlZmluZSBQSU5N VVhfR1BJTzIxOF9fRlVOQ19BVURfREFUX01JU08wIChNVEtfUElOX05PKDIxOCkgfCAxKQ0KKyNk ZWZpbmUgUElOTVVYX0dQSU8yMThfX0ZVTkNfVk9XX0RBVF9NSVNPIChNVEtfUElOX05PKDIxOCkg fCAyKQ0KKyNkZWZpbmUgUElOTVVYX0dQSU8yMThfX0ZVTkNfSTJTMl9MUkNLIChNVEtfUElOX05P KDIxOCkgfCAzKQ0KKyNkZWZpbmUgUElOTVVYX0dQSU8yMThfX0ZVTkNfSTJTNl9MUkNLIChNVEtf UElOX05PKDIxOCkgfCA0KQ0KKyNkZWZpbmUgUElOTVVYX0dQSU8yMThfX0ZVTkNfSTJTOF9MUkNL IChNVEtfUElOX05PKDIxOCkgfCA1KQ0KKw0KKyNkZWZpbmUgUElOTVVYX0dQSU8yMTlfX0ZVTkNf R1BJTzIxOSAoTVRLX1BJTl9OTygyMTkpIHwgMCkNCisjZGVmaW5lIFBJTk1VWF9HUElPMjE5X19G VU5DX0FVRF9EQVRfTUlTTzEgKE1US19QSU5fTk8oMjE5KSB8IDEpDQorI2RlZmluZSBQSU5NVVhf R1BJTzIxOV9fRlVOQ19WT1dfQ0xLX01JU08gKE1US19QSU5fTk8oMjE5KSB8IDIpDQorI2RlZmlu ZSBQSU5NVVhfR1BJTzIxOV9fRlVOQ19JMlMyX0RJIChNVEtfUElOX05PKDIxOSkgfCAzKQ0KKyNk ZWZpbmUgUElOTVVYX0dQSU8yMTlfX0ZVTkNfSTJTNl9ESSAoTVRLX1BJTl9OTygyMTkpIHwgNCkN CisjZGVmaW5lIFBJTk1VWF9HUElPMjE5X19GVU5DX0kyUzhfREkgKE1US19QSU5fTk8oMjE5KSB8 IDUpDQorDQorI2VuZGlmIC8qIF9fTVQ4MTkyX1BJTkZVTkNfSCAqLw0KLS0gDQoyLjE4LjANCg== From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-13.0 required=3.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_PATCH, MAILING_LIST_MULTI,SIGNED_OFF_BY,SPF_HELO_NONE,SPF_PASS,UNPARSEABLE_RELAY, UPPERCASE_50_75,URIBL_BLOCKED,USER_AGENT_GIT autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 34E6DC433DF for ; Fri, 7 Aug 2020 07:50:32 +0000 (UTC) Received: from merlin.infradead.org (merlin.infradead.org [205.233.59.134]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id DC748221E5 for ; Fri, 7 Aug 2020 07:50:31 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (2048-bit key) header.d=lists.infradead.org header.i=@lists.infradead.org header.b="BOxJGf+y"; dkim=fail reason="signature verification failed" (1024-bit key) header.d=mediatek.com header.i=@mediatek.com header.b="QiGzjhkF" DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org DC748221E5 Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=mediatek.com Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-mediatek-bounces+linux-mediatek=archiver.kernel.org@lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=merlin.20170209; h=Sender:Content-Transfer-Encoding: Content-Type:Cc:List-Subscribe:List-Help:List-Post:List-Archive: List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To:Message-ID:Date: Subject:To:From:Reply-To:Content-ID:Content-Description:Resent-Date: Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Owner; bh=CFTnPGnvuS9tM9oYQt2urseF/ejLVJQxqKbHOpnq8T0=; b=BOxJGf+yWsz98Oh0Npg+nm8Px 5ZE0D0L7fntFi23DMGS2ExX/QfoeAZI25hcvcABS8jq+R/rHEIMGI7meFZwYamo//sLQw78mELl1q a8obs9kQqDFFePal4DTbAT/xwIeDtP9nDLVbfnd0SH/Y4rF4lY/GaUXoLJ4cwHZyiaqEY1jy4Byut 9AmX4MIGAJDbD7aoKYR+gFR3DMosAlVHob2ZAs+mnT+IAalO9mVKONLSyoQ0RXKTVtFZjtOERkUv9 6tnlSJwoJNVJOblMhVO8DwwWCvJb6nDNgqZ/0uOrm+wvFa12CzaYAc8FZd6lV44fPYUUpoJsmMIrJ J0FQvQubA==; Received: from localhost ([::1] helo=merlin.infradead.org) by merlin.infradead.org with esmtp (Exim 4.92.3 #3 (Red Hat Linux)) id 1k3x8q-0000bg-MD; Fri, 07 Aug 2020 07:50:16 +0000 Received: from mailgw01.mediatek.com ([216.200.240.184]) by merlin.infradead.org with esmtps (Exim 4.92.3 #3 (Red Hat Linux)) id 1k3x8l-0000a4-59; Fri, 07 Aug 2020 07:50:14 +0000 X-UUID: 81536eaed0ee4ff49e048b819c0b8a26-20200806 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=Content-Transfer-Encoding:Content-Type:MIME-Version:References:In-Reply-To:Message-ID:Date:Subject:CC:To:From; bh=18D6Hxy7o1JAd2315oKw4Xx127KWUUyCyxPiWOe04os=; b=QiGzjhkF9hFKOgP8iTUqmyFKsCh14wGW+0tamAVPajPraHUJIhQq7NvaYtjHG3HaMmLHxKk5aDh6Or3H8SXYPnfqG0JA03GZkcNYOdTX13Sg2PkDEuu3y2A3K/oft7rifJIr5krh6HWCX3jFwNc31s40XMMuUn6H/MyV6XuT0nw=; X-UUID: 81536eaed0ee4ff49e048b819c0b8a26-20200806 Received: from mtkcas68.mediatek.inc [(172.29.94.19)] by mailgw01.mediatek.com (envelope-from ) (musrelay.mediatek.com ESMTP with TLS) with ESMTP id 501207961; Thu, 06 Aug 2020 23:49:52 -0800 Received: from MTKMBS07N2.mediatek.inc (172.21.101.141) by MTKMBS62N2.mediatek.inc (172.29.193.42) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Fri, 7 Aug 2020 00:49:53 -0700 Received: from MTKCAS06.mediatek.inc (172.21.101.30) by mtkmbs07n2.mediatek.inc (172.21.101.141) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Fri, 7 Aug 2020 15:49:51 +0800 Received: from localhost.localdomain (10.17.3.153) by MTKCAS06.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1497.2 via Frontend Transport; Fri, 7 Aug 2020 15:49:50 +0800 From: Zhiyong Tao To: , , , , Subject: [PATCH v3 1/3] dt-bindings: pinctrl: mt8192: add pinctrl file Date: Fri, 7 Aug 2020 15:49:03 +0800 Message-ID: <20200807074905.23468-2-zhiyong.tao@mediatek.com> X-Mailer: git-send-email 2.18.0 In-Reply-To: <20200807074905.23468-1-zhiyong.tao@mediatek.com> References: <20200807074905.23468-1-zhiyong.tao@mediatek.com> MIME-Version: 1.0 X-MTK: N X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20200807_035011_508058_D92C3837 X-CRM114-Status: GOOD ( 12.74 ) X-BeenThere: linux-mediatek@lists.infradead.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: devicetree@vger.kernel.org, sean.wang@mediatek.com, srv_heupstream@mediatek.com, chuanjia.liu@mediatek.com, biao.huang@mediatek.com, zhiyong.tao@mediatek.com, erin.lo@mediatek.com, hui.liu@mediatek.com, seiya.wang@mediatek.com, linux-kernel@vger.kernel.org, sin_jieyang@mediatek.com, hongzhou.yang@mediatek.com, sj.huang@mediatek.com, linux-mediatek@lists.infradead.org, linux-arm-kernel@lists.infradead.org, linux-gpio@vger.kernel.org, eddie.huang@mediatek.com, jg_poxu@mediatek.com Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: "Linux-mediatek" Errors-To: linux-mediatek-bounces+linux-mediatek=archiver.kernel.org@lists.infradead.org This patch adds pinctrl file for mt8192. Signed-off-by: Zhiyong Tao --- include/dt-bindings/pinctrl/mt8192-pinfunc.h | 1344 ++++++++++++++++++ 1 file changed, 1344 insertions(+) create mode 100644 include/dt-bindings/pinctrl/mt8192-pinfunc.h diff --git a/include/dt-bindings/pinctrl/mt8192-pinfunc.h b/include/dt-bindings/pinctrl/mt8192-pinfunc.h new file mode 100644 index 000000000000..71ffe3a52578 --- /dev/null +++ b/include/dt-bindings/pinctrl/mt8192-pinfunc.h @@ -0,0 +1,1344 @@ +/* SPDX-License-Identifier: GPL-2.0 */ +/* + * Copyright (C) 2019 MediaTek Inc. + * Author: Zhiyong Tao + * + */ + +#ifndef __MT8192_PINFUNC_H +#define __MT8192_PINFUNC_H + +#include "mt65xx.h" + +#define PINMUX_GPIO0__FUNC_GPIO0 (MTK_PIN_NO(0) | 0) +#define PINMUX_GPIO0__FUNC_SPI6_CLK (MTK_PIN_NO(0) | 1) +#define PINMUX_GPIO0__FUNC_I2S5_MCK (MTK_PIN_NO(0) | 2) +#define PINMUX_GPIO0__FUNC_PWM_0 (MTK_PIN_NO(0) | 3) +#define PINMUX_GPIO0__FUNC_TDM_LRCK (MTK_PIN_NO(0) | 4) +#define PINMUX_GPIO0__FUNC_TP_GPIO0_AO (MTK_PIN_NO(0) | 5) +#define PINMUX_GPIO0__FUNC_MD_INT0 (MTK_PIN_NO(0) | 6) + +#define PINMUX_GPIO1__FUNC_GPIO1 (MTK_PIN_NO(1) | 0) +#define PINMUX_GPIO1__FUNC_SPI6_CSB (MTK_PIN_NO(1) | 1) +#define PINMUX_GPIO1__FUNC_I2S5_BCK (MTK_PIN_NO(1) | 2) +#define PINMUX_GPIO1__FUNC_PWM_1 (MTK_PIN_NO(1) | 3) +#define PINMUX_GPIO1__FUNC_TDM_BCK (MTK_PIN_NO(1) | 4) +#define PINMUX_GPIO1__FUNC_TP_GPIO1_AO (MTK_PIN_NO(1) | 5) +#define PINMUX_GPIO1__FUNC_MD_INT1_C2K_UIM0_HOT_PLUG (MTK_PIN_NO(1) | 6) +#define PINMUX_GPIO1__FUNC_DBG_MON_A9 (MTK_PIN_NO(1) | 7) + +#define PINMUX_GPIO2__FUNC_GPIO2 (MTK_PIN_NO(2) | 0) +#define PINMUX_GPIO2__FUNC_SPI6_MI (MTK_PIN_NO(2) | 1) +#define PINMUX_GPIO2__FUNC_I2S5_LRCK (MTK_PIN_NO(2) | 2) +#define PINMUX_GPIO2__FUNC_PWM_2 (MTK_PIN_NO(2) | 3) +#define PINMUX_GPIO2__FUNC_TDM_MCK (MTK_PIN_NO(2) | 4) +#define PINMUX_GPIO2__FUNC_TP_GPIO2_AO (MTK_PIN_NO(2) | 5) +#define PINMUX_GPIO2__FUNC_MD_INT2_C2K_UIM1_HOT_PLUG (MTK_PIN_NO(2) | 6) +#define PINMUX_GPIO2__FUNC_DBG_MON_A10 (MTK_PIN_NO(2) | 7) + +#define PINMUX_GPIO3__FUNC_GPIO3 (MTK_PIN_NO(3) | 0) +#define PINMUX_GPIO3__FUNC_SPI6_MO (MTK_PIN_NO(3) | 1) +#define PINMUX_GPIO3__FUNC_I2S5_DO (MTK_PIN_NO(3) | 2) +#define PINMUX_GPIO3__FUNC_PWM_3 (MTK_PIN_NO(3) | 3) +#define PINMUX_GPIO3__FUNC_TDM_DATA0 (MTK_PIN_NO(3) | 4) +#define PINMUX_GPIO3__FUNC_TP_GPIO3_AO (MTK_PIN_NO(3) | 5) +#define PINMUX_GPIO3__FUNC_CLKM0 (MTK_PIN_NO(3) | 6) +#define PINMUX_GPIO3__FUNC_DBG_MON_A11 (MTK_PIN_NO(3) | 7) + +#define PINMUX_GPIO4__FUNC_GPIO4 (MTK_PIN_NO(4) | 0) +#define PINMUX_GPIO4__FUNC_SPI4_A_CLK (MTK_PIN_NO(4) | 1) +#define PINMUX_GPIO4__FUNC_I2S2_MCK (MTK_PIN_NO(4) | 2) +#define PINMUX_GPIO4__FUNC_DMIC1_CLK (MTK_PIN_NO(4) | 3) +#define PINMUX_GPIO4__FUNC_TDM_DATA1 (MTK_PIN_NO(4) | 4) +#define PINMUX_GPIO4__FUNC_TP_GPIO4_AO (MTK_PIN_NO(4) | 5) +#define PINMUX_GPIO4__FUNC_PCM1_DI (MTK_PIN_NO(4) | 6) +#define PINMUX_GPIO4__FUNC_IDDIG (MTK_PIN_NO(4) | 7) + +#define PINMUX_GPIO5__FUNC_GPIO5 (MTK_PIN_NO(5) | 0) +#define PINMUX_GPIO5__FUNC_SPI4_A_CSB (MTK_PIN_NO(5) | 1) +#define PINMUX_GPIO5__FUNC_I2S2_BCK (MTK_PIN_NO(5) | 2) +#define PINMUX_GPIO5__FUNC_DMIC1_DAT (MTK_PIN_NO(5) | 3) +#define PINMUX_GPIO5__FUNC_TDM_DATA2 (MTK_PIN_NO(5) | 4) +#define PINMUX_GPIO5__FUNC_TP_GPIO5_AO (MTK_PIN_NO(5) | 5) +#define PINMUX_GPIO5__FUNC_PCM1_CLK (MTK_PIN_NO(5) | 6) +#define PINMUX_GPIO5__FUNC_USB_DRVVBUS (MTK_PIN_NO(5) | 7) + +#define PINMUX_GPIO6__FUNC_GPIO6 (MTK_PIN_NO(6) | 0) +#define PINMUX_GPIO6__FUNC_SPI4_A_MI (MTK_PIN_NO(6) | 1) +#define PINMUX_GPIO6__FUNC_I2S2_LRCK (MTK_PIN_NO(6) | 2) +#define PINMUX_GPIO6__FUNC_DMIC_CLK (MTK_PIN_NO(6) | 3) +#define PINMUX_GPIO6__FUNC_TDM_DATA3 (MTK_PIN_NO(6) | 4) +#define PINMUX_GPIO6__FUNC_TP_GPIO6_AO (MTK_PIN_NO(6) | 5) +#define PINMUX_GPIO6__FUNC_PCM1_SYNC (MTK_PIN_NO(6) | 6) + +#define PINMUX_GPIO7__FUNC_GPIO7 (MTK_PIN_NO(7) | 0) +#define PINMUX_GPIO7__FUNC_SPI4_A_MO (MTK_PIN_NO(7) | 1) +#define PINMUX_GPIO7__FUNC_I2S2_DI (MTK_PIN_NO(7) | 2) +#define PINMUX_GPIO7__FUNC_DMIC_DAT (MTK_PIN_NO(7) | 3) +#define PINMUX_GPIO7__FUNC_WIFI_TXD (MTK_PIN_NO(7) | 4) +#define PINMUX_GPIO7__FUNC_TP_GPIO7_AO (MTK_PIN_NO(7) | 5) +#define PINMUX_GPIO7__FUNC_PCM1_DO0 (MTK_PIN_NO(7) | 6) + +#define PINMUX_GPIO8__FUNC_GPIO8 (MTK_PIN_NO(8) | 0) +#define PINMUX_GPIO8__FUNC_SRCLKENAI1 (MTK_PIN_NO(8) | 1) +#define PINMUX_GPIO8__FUNC_I2S2_DI2 (MTK_PIN_NO(8) | 2) +#define PINMUX_GPIO8__FUNC_KPCOL2 (MTK_PIN_NO(8) | 3) +#define PINMUX_GPIO8__FUNC_CONN_TCXOENA_REQ (MTK_PIN_NO(8) | 4) +#define PINMUX_GPIO8__FUNC_CLKM1 (MTK_PIN_NO(8) | 5) +#define PINMUX_GPIO8__FUNC_PCM1_DO1 (MTK_PIN_NO(8) | 6) +#define PINMUX_GPIO8__FUNC_DBG_MON_A12 (MTK_PIN_NO(8) | 7) + +#define PINMUX_GPIO9__FUNC_GPIO9 (MTK_PIN_NO(9) | 0) +#define PINMUX_GPIO9__FUNC_SRCLKENAI0 (MTK_PIN_NO(9) | 1) +#define PINMUX_GPIO9__FUNC_DVFSRC_EXT_REQ (MTK_PIN_NO(9) | 2) +#define PINMUX_GPIO9__FUNC_KPROW2 (MTK_PIN_NO(9) | 3) +#define PINMUX_GPIO9__FUNC_CMMCLK4 (MTK_PIN_NO(9) | 4) +#define PINMUX_GPIO9__FUNC_CLKM3 (MTK_PIN_NO(9) | 5) +#define PINMUX_GPIO9__FUNC_PCM1_DO2 (MTK_PIN_NO(9) | 6) +#define PINMUX_GPIO9__FUNC_DBG_MON_A13 (MTK_PIN_NO(9) | 7) + +#define PINMUX_GPIO10__FUNC_GPIO10 (MTK_PIN_NO(10) | 0) +#define PINMUX_GPIO10__FUNC_MSDC2_CLK (MTK_PIN_NO(10) | 1) +#define PINMUX_GPIO10__FUNC_SPI4_B_CLK (MTK_PIN_NO(10) | 2) +#define PINMUX_GPIO10__FUNC_I2S8_MCK (MTK_PIN_NO(10) | 3) +#define PINMUX_GPIO10__FUNC_MD_INT0 (MTK_PIN_NO(10) | 5) +#define PINMUX_GPIO10__FUNC_TP_GPIO8_AO (MTK_PIN_NO(10) | 6) + +#define PINMUX_GPIO11__FUNC_GPIO11 (MTK_PIN_NO(11) | 0) +#define PINMUX_GPIO11__FUNC_MSDC2_CMD (MTK_PIN_NO(11) | 1) +#define PINMUX_GPIO11__FUNC_SPI4_B_CSB (MTK_PIN_NO(11) | 2) +#define PINMUX_GPIO11__FUNC_I2S8_BCK (MTK_PIN_NO(11) | 3) +#define PINMUX_GPIO11__FUNC_PCIE_CLKREQ_N (MTK_PIN_NO(11) | 4) +#define PINMUX_GPIO11__FUNC_MD_INT1_C2K_UIM0_HOT_PLUG (MTK_PIN_NO(11) | 5) +#define PINMUX_GPIO11__FUNC_TP_GPIO9_AO (MTK_PIN_NO(11) | 6) + +#define PINMUX_GPIO12__FUNC_GPIO12 (MTK_PIN_NO(12) | 0) +#define PINMUX_GPIO12__FUNC_MSDC2_DAT3 (MTK_PIN_NO(12) | 1) +#define PINMUX_GPIO12__FUNC_SPI4_B_MI (MTK_PIN_NO(12) | 2) +#define PINMUX_GPIO12__FUNC_I2S8_LRCK (MTK_PIN_NO(12) | 3) +#define PINMUX_GPIO12__FUNC_DMIC1_CLK (MTK_PIN_NO(12) | 4) +#define PINMUX_GPIO12__FUNC_MD_INT2_C2K_UIM1_HOT_PLUG (MTK_PIN_NO(12) | 5) +#define PINMUX_GPIO12__FUNC_TP_GPIO10_AO (MTK_PIN_NO(12) | 6) + +#define PINMUX_GPIO13__FUNC_GPIO13 (MTK_PIN_NO(13) | 0) +#define PINMUX_GPIO13__FUNC_MSDC2_DAT0 (MTK_PIN_NO(13) | 1) +#define PINMUX_GPIO13__FUNC_SPI4_B_MO (MTK_PIN_NO(13) | 2) +#define PINMUX_GPIO13__FUNC_I2S8_DI (MTK_PIN_NO(13) | 3) +#define PINMUX_GPIO13__FUNC_DMIC1_DAT (MTK_PIN_NO(13) | 4) +#define PINMUX_GPIO13__FUNC_ANT_SEL10 (MTK_PIN_NO(13) | 5) +#define PINMUX_GPIO13__FUNC_TP_GPIO11_AO (MTK_PIN_NO(13) | 6) + +#define PINMUX_GPIO14__FUNC_GPIO14 (MTK_PIN_NO(14) | 0) +#define PINMUX_GPIO14__FUNC_MSDC2_DAT2 (MTK_PIN_NO(14) | 1) +#define PINMUX_GPIO14__FUNC_IDDIG (MTK_PIN_NO(14) | 2) +#define PINMUX_GPIO14__FUNC_SCL_6306 (MTK_PIN_NO(14) | 3) +#define PINMUX_GPIO14__FUNC_PCIE_PERESET_N (MTK_PIN_NO(14) | 4) +#define PINMUX_GPIO14__FUNC_ANT_SEL11 (MTK_PIN_NO(14) | 5) +#define PINMUX_GPIO14__FUNC_TP_GPIO12_AO (MTK_PIN_NO(14) | 6) + +#define PINMUX_GPIO15__FUNC_GPIO15 (MTK_PIN_NO(15) | 0) +#define PINMUX_GPIO15__FUNC_MSDC2_DAT1 (MTK_PIN_NO(15) | 1) +#define PINMUX_GPIO15__FUNC_USB_DRVVBUS (MTK_PIN_NO(15) | 2) +#define PINMUX_GPIO15__FUNC_SDA_6306 (MTK_PIN_NO(15) | 3) +#define PINMUX_GPIO15__FUNC_PCIE_WAKE_N (MTK_PIN_NO(15) | 4) +#define PINMUX_GPIO15__FUNC_ANT_SEL12 (MTK_PIN_NO(15) | 5) +#define PINMUX_GPIO15__FUNC_TP_GPIO13_AO (MTK_PIN_NO(15) | 6) + +#define PINMUX_GPIO16__FUNC_GPIO16 (MTK_PIN_NO(16) | 0) +#define PINMUX_GPIO16__FUNC_SRCLKENAI1 (MTK_PIN_NO(16) | 1) +#define PINMUX_GPIO16__FUNC_IDDIG (MTK_PIN_NO(16) | 2) +#define PINMUX_GPIO16__FUNC_TP_GPIO14_AO (MTK_PIN_NO(16) | 3) +#define PINMUX_GPIO16__FUNC_KPCOL2 (MTK_PIN_NO(16) | 4) +#define PINMUX_GPIO16__FUNC_GPS_L1_ELNA_EN (MTK_PIN_NO(16) | 5) +#define PINMUX_GPIO16__FUNC_SPI7_A_MI (MTK_PIN_NO(16) | 6) +#define PINMUX_GPIO16__FUNC_DBG_MON_A0 (MTK_PIN_NO(16) | 7) + +#define PINMUX_GPIO17__FUNC_GPIO17 (MTK_PIN_NO(17) | 0) +#define PINMUX_GPIO17__FUNC_SRCLKENAI0 (MTK_PIN_NO(17) | 1) +#define PINMUX_GPIO17__FUNC_USB_DRVVBUS (MTK_PIN_NO(17) | 2) +#define PINMUX_GPIO17__FUNC_TP_GPIO15_AO (MTK_PIN_NO(17) | 3) +#define PINMUX_GPIO17__FUNC_KPROW2 (MTK_PIN_NO(17) | 4) +#define PINMUX_GPIO17__FUNC_SPI7_A_MO (MTK_PIN_NO(17) | 6) +#define PINMUX_GPIO17__FUNC_DBG_MON_A1 (MTK_PIN_NO(17) | 7) + +#define PINMUX_GPIO18__FUNC_GPIO18 (MTK_PIN_NO(18) | 0) +#define PINMUX_GPIO18__FUNC_SRCLKENAI0 (MTK_PIN_NO(18) | 1) +#define PINMUX_GPIO18__FUNC_SPI4_C_MI (MTK_PIN_NO(18) | 2) +#define PINMUX_GPIO18__FUNC_SPI1_B_MI (MTK_PIN_NO(18) | 3) +#define PINMUX_GPIO18__FUNC_GPS_L1_ELNA_EN (MTK_PIN_NO(18) | 4) +#define PINMUX_GPIO18__FUNC_ANT_SEL10 (MTK_PIN_NO(18) | 5) +#define PINMUX_GPIO18__FUNC_MD_INT0 (MTK_PIN_NO(18) | 6) +#define PINMUX_GPIO18__FUNC_DBG_MON_B2 (MTK_PIN_NO(18) | 7) + +#define PINMUX_GPIO19__FUNC_GPIO19 (MTK_PIN_NO(19) | 0) +#define PINMUX_GPIO19__FUNC_SRCLKENAI1 (MTK_PIN_NO(19) | 1) +#define PINMUX_GPIO19__FUNC_SPI4_C_MO (MTK_PIN_NO(19) | 2) +#define PINMUX_GPIO19__FUNC_SPI1_B_MO (MTK_PIN_NO(19) | 3) +#define PINMUX_GPIO19__FUNC_ANT_SEL11 (MTK_PIN_NO(19) | 5) +#define PINMUX_GPIO19__FUNC_MD_INT1_C2K_UIM0_HOT_PLUG (MTK_PIN_NO(19) | 6) +#define PINMUX_GPIO19__FUNC_DBG_MON_B3 (MTK_PIN_NO(19) | 7) + +#define PINMUX_GPIO20__FUNC_GPIO20 (MTK_PIN_NO(20) | 0) +#define PINMUX_GPIO20__FUNC_SRCLKENAI0 (MTK_PIN_NO(20) | 1) +#define PINMUX_GPIO20__FUNC_SPI4_C_CLK (MTK_PIN_NO(20) | 2) +#define PINMUX_GPIO20__FUNC_SPI1_B_CLK (MTK_PIN_NO(20) | 3) +#define PINMUX_GPIO20__FUNC_PWM_3 (MTK_PIN_NO(20) | 4) +#define PINMUX_GPIO20__FUNC_ANT_SEL12 (MTK_PIN_NO(20) | 5) +#define PINMUX_GPIO20__FUNC_MD_INT2_C2K_UIM1_HOT_PLUG (MTK_PIN_NO(20) | 6) +#define PINMUX_GPIO20__FUNC_DBG_MON_B4 (MTK_PIN_NO(20) | 7) + +#define PINMUX_GPIO21__FUNC_GPIO21 (MTK_PIN_NO(21) | 0) +#define PINMUX_GPIO21__FUNC_SPI4_C_CSB (MTK_PIN_NO(21) | 2) +#define PINMUX_GPIO21__FUNC_SPI1_B_CSB (MTK_PIN_NO(21) | 3) +#define PINMUX_GPIO21__FUNC_IDDIG (MTK_PIN_NO(21) | 6) +#define PINMUX_GPIO21__FUNC_DBG_MON_B5 (MTK_PIN_NO(21) | 7) + +#define PINMUX_GPIO22__FUNC_GPIO22 (MTK_PIN_NO(22) | 0) +#define PINMUX_GPIO22__FUNC_SPI0_C_CLK (MTK_PIN_NO(22) | 2) +#define PINMUX_GPIO22__FUNC_SPI7_B_CLK (MTK_PIN_NO(22) | 3) +#define PINMUX_GPIO22__FUNC_I2S7_BCK (MTK_PIN_NO(22) | 4) +#define PINMUX_GPIO22__FUNC_I2S9_BCK (MTK_PIN_NO(22) | 5) +#define PINMUX_GPIO22__FUNC_SCL_6306 (MTK_PIN_NO(22) | 6) + +#define PINMUX_GPIO23__FUNC_GPIO23 (MTK_PIN_NO(23) | 0) +#define PINMUX_GPIO23__FUNC_SPI0_C_CSB (MTK_PIN_NO(23) | 2) +#define PINMUX_GPIO23__FUNC_SPI7_B_CSB (MTK_PIN_NO(23) | 3) +#define PINMUX_GPIO23__FUNC_I2S7_LRCK (MTK_PIN_NO(23) | 4) +#define PINMUX_GPIO23__FUNC_I2S9_LRCK (MTK_PIN_NO(23) | 5) +#define PINMUX_GPIO23__FUNC_SDA_6306 (MTK_PIN_NO(23) | 6) + +#define PINMUX_GPIO24__FUNC_GPIO24 (MTK_PIN_NO(24) | 0) +#define PINMUX_GPIO24__FUNC_SRCLKENAI1 (MTK_PIN_NO(24) | 1) +#define PINMUX_GPIO24__FUNC_SPI0_C_MI (MTK_PIN_NO(24) | 2) +#define PINMUX_GPIO24__FUNC_SPI7_B_MI (MTK_PIN_NO(24) | 3) +#define PINMUX_GPIO24__FUNC_I2S6_DI (MTK_PIN_NO(24) | 4) +#define PINMUX_GPIO24__FUNC_I2S8_DI (MTK_PIN_NO(24) | 5) +#define PINMUX_GPIO24__FUNC_SPINOR_CS (MTK_PIN_NO(24) | 6) + +#define PINMUX_GPIO25__FUNC_GPIO25 (MTK_PIN_NO(25) | 0) +#define PINMUX_GPIO25__FUNC_SRCLKENAI0 (MTK_PIN_NO(25) | 1) +#define PINMUX_GPIO25__FUNC_SPI0_C_MO (MTK_PIN_NO(25) | 2) +#define PINMUX_GPIO25__FUNC_SPI7_B_MO (MTK_PIN_NO(25) | 3) +#define PINMUX_GPIO25__FUNC_I2S7_DO (MTK_PIN_NO(25) | 4) +#define PINMUX_GPIO25__FUNC_I2S9_DO (MTK_PIN_NO(25) | 5) +#define PINMUX_GPIO25__FUNC_SPINOR_CK (MTK_PIN_NO(25) | 6) + +#define PINMUX_GPIO26__FUNC_GPIO26 (MTK_PIN_NO(26) | 0) +#define PINMUX_GPIO26__FUNC_PWM_2 (MTK_PIN_NO(26) | 1) +#define PINMUX_GPIO26__FUNC_CLKM0 (MTK_PIN_NO(26) | 2) +#define PINMUX_GPIO26__FUNC_USB_DRVVBUS (MTK_PIN_NO(26) | 3) +#define PINMUX_GPIO26__FUNC_SPI5_C_MI (MTK_PIN_NO(26) | 4) +#define PINMUX_GPIO26__FUNC_I2S9_BCK (MTK_PIN_NO(26) | 5) + +#define PINMUX_GPIO27__FUNC_GPIO27 (MTK_PIN_NO(27) | 0) +#define PINMUX_GPIO27__FUNC_PWM_3 (MTK_PIN_NO(27) | 1) +#define PINMUX_GPIO27__FUNC_CLKM1 (MTK_PIN_NO(27) | 2) +#define PINMUX_GPIO27__FUNC_SPI5_C_MO (MTK_PIN_NO(27) | 4) +#define PINMUX_GPIO27__FUNC_I2S9_LRCK (MTK_PIN_NO(27) | 5) +#define PINMUX_GPIO27__FUNC_SPINOR_IO0 (MTK_PIN_NO(27) | 6) + +#define PINMUX_GPIO28__FUNC_GPIO28 (MTK_PIN_NO(28) | 0) +#define PINMUX_GPIO28__FUNC_PWM_0 (MTK_PIN_NO(28) | 1) +#define PINMUX_GPIO28__FUNC_CLKM2 (MTK_PIN_NO(28) | 2) +#define PINMUX_GPIO28__FUNC_SPI5_C_CSB (MTK_PIN_NO(28) | 4) +#define PINMUX_GPIO28__FUNC_I2S9_MCK (MTK_PIN_NO(28) | 5) +#define PINMUX_GPIO28__FUNC_SPINOR_IO1 (MTK_PIN_NO(28) | 6) + +#define PINMUX_GPIO29__FUNC_GPIO29 (MTK_PIN_NO(29) | 0) +#define PINMUX_GPIO29__FUNC_PWM_1 (MTK_PIN_NO(29) | 1) +#define PINMUX_GPIO29__FUNC_CLKM3 (MTK_PIN_NO(29) | 2) +#define PINMUX_GPIO29__FUNC_SPI5_C_CLK (MTK_PIN_NO(29) | 4) +#define PINMUX_GPIO29__FUNC_I2S9_DO (MTK_PIN_NO(29) | 5) +#define PINMUX_GPIO29__FUNC_SPINOR_IO2 (MTK_PIN_NO(29) | 6) + +#define PINMUX_GPIO30__FUNC_GPIO30 (MTK_PIN_NO(30) | 0) +#define PINMUX_GPIO30__FUNC_PWM_2 (MTK_PIN_NO(30) | 1) +#define PINMUX_GPIO30__FUNC_CLKM0 (MTK_PIN_NO(30) | 2) +#define PINMUX_GPIO30__FUNC_GPS_L1_ELNA_EN (MTK_PIN_NO(30) | 3) +#define PINMUX_GPIO30__FUNC_I2S7_MCK (MTK_PIN_NO(30) | 4) +#define PINMUX_GPIO30__FUNC_I2S9_MCK (MTK_PIN_NO(30) | 5) +#define PINMUX_GPIO30__FUNC_SPINOR_IO3 (MTK_PIN_NO(30) | 6) + +#define PINMUX_GPIO31__FUNC_GPIO31 (MTK_PIN_NO(31) | 0) +#define PINMUX_GPIO31__FUNC_I2S3_MCK (MTK_PIN_NO(31) | 1) +#define PINMUX_GPIO31__FUNC_I2S1_MCK (MTK_PIN_NO(31) | 2) +#define PINMUX_GPIO31__FUNC_I2S5_MCK (MTK_PIN_NO(31) | 3) +#define PINMUX_GPIO31__FUNC_SRCLKENAI0 (MTK_PIN_NO(31) | 4) +#define PINMUX_GPIO31__FUNC_I2S0_MCK (MTK_PIN_NO(31) | 5) + +#define PINMUX_GPIO32__FUNC_GPIO32 (MTK_PIN_NO(32) | 0) +#define PINMUX_GPIO32__FUNC_I2S3_BCK (MTK_PIN_NO(32) | 1) +#define PINMUX_GPIO32__FUNC_I2S1_BCK (MTK_PIN_NO(32) | 2) +#define PINMUX_GPIO32__FUNC_I2S5_BCK (MTK_PIN_NO(32) | 3) +#define PINMUX_GPIO32__FUNC_PCM0_CLK (MTK_PIN_NO(32) | 4) +#define PINMUX_GPIO32__FUNC_I2S0_BCK (MTK_PIN_NO(32) | 5) + +#define PINMUX_GPIO33__FUNC_GPIO33 (MTK_PIN_NO(33) | 0) +#define PINMUX_GPIO33__FUNC_I2S3_LRCK (MTK_PIN_NO(33) | 1) +#define PINMUX_GPIO33__FUNC_I2S1_LRCK (MTK_PIN_NO(33) | 2) +#define PINMUX_GPIO33__FUNC_I2S5_LRCK (MTK_PIN_NO(33) | 3) +#define PINMUX_GPIO33__FUNC_PCM0_SYNC (MTK_PIN_NO(33) | 4) +#define PINMUX_GPIO33__FUNC_I2S0_LRCK (MTK_PIN_NO(33) | 5) + +#define PINMUX_GPIO34__FUNC_GPIO34 (MTK_PIN_NO(34) | 0) +#define PINMUX_GPIO34__FUNC_I2S0_DI (MTK_PIN_NO(34) | 1) +#define PINMUX_GPIO34__FUNC_I2S2_DI (MTK_PIN_NO(34) | 2) +#define PINMUX_GPIO34__FUNC_I2S2_DI2 (MTK_PIN_NO(34) | 3) +#define PINMUX_GPIO34__FUNC_PCM0_DI (MTK_PIN_NO(34) | 4) +#define PINMUX_GPIO34__FUNC_I2S0_DI_A (MTK_PIN_NO(34) | 5) + +#define PINMUX_GPIO35__FUNC_GPIO35 (MTK_PIN_NO(35) | 0) +#define PINMUX_GPIO35__FUNC_I2S3_DO (MTK_PIN_NO(35) | 1) +#define PINMUX_GPIO35__FUNC_I2S1_DO (MTK_PIN_NO(35) | 2) +#define PINMUX_GPIO35__FUNC_I2S5_DO (MTK_PIN_NO(35) | 3) +#define PINMUX_GPIO35__FUNC_PCM0_DO (MTK_PIN_NO(35) | 4) + +#define PINMUX_GPIO36__FUNC_GPIO36 (MTK_PIN_NO(36) | 0) +#define PINMUX_GPIO36__FUNC_SPI5_A_CLK (MTK_PIN_NO(36) | 1) +#define PINMUX_GPIO36__FUNC_DMIC1_CLK (MTK_PIN_NO(36) | 2) +#define PINMUX_GPIO36__FUNC_MD_URXD0 (MTK_PIN_NO(36) | 4) +#define PINMUX_GPIO36__FUNC_UCTS0 (MTK_PIN_NO(36) | 5) +#define PINMUX_GPIO36__FUNC_URXD1 (MTK_PIN_NO(36) | 6) + +#define PINMUX_GPIO37__FUNC_GPIO37 (MTK_PIN_NO(37) | 0) +#define PINMUX_GPIO37__FUNC_SPI5_A_CSB (MTK_PIN_NO(37) | 1) +#define PINMUX_GPIO37__FUNC_DMIC1_DAT (MTK_PIN_NO(37) | 2) +#define PINMUX_GPIO37__FUNC_MD_UTXD0 (MTK_PIN_NO(37) | 4) +#define PINMUX_GPIO37__FUNC_URTS0 (MTK_PIN_NO(37) | 5) +#define PINMUX_GPIO37__FUNC_UTXD1 (MTK_PIN_NO(37) | 6) + +#define PINMUX_GPIO38__FUNC_GPIO38 (MTK_PIN_NO(38) | 0) +#define PINMUX_GPIO38__FUNC_SPI5_A_MI (MTK_PIN_NO(38) | 1) +#define PINMUX_GPIO38__FUNC_DMIC_CLK (MTK_PIN_NO(38) | 2) +#define PINMUX_GPIO38__FUNC_MD_URXD1 (MTK_PIN_NO(38) | 4) +#define PINMUX_GPIO38__FUNC_URXD0 (MTK_PIN_NO(38) | 5) +#define PINMUX_GPIO38__FUNC_UCTS1 (MTK_PIN_NO(38) | 6) + +#define PINMUX_GPIO39__FUNC_GPIO39 (MTK_PIN_NO(39) | 0) +#define PINMUX_GPIO39__FUNC_SPI5_A_MO (MTK_PIN_NO(39) | 1) +#define PINMUX_GPIO39__FUNC_DMIC_DAT (MTK_PIN_NO(39) | 2) +#define PINMUX_GPIO39__FUNC_MD_UTXD1 (MTK_PIN_NO(39) | 4) +#define PINMUX_GPIO39__FUNC_UTXD0 (MTK_PIN_NO(39) | 5) +#define PINMUX_GPIO39__FUNC_URTS1 (MTK_PIN_NO(39) | 6) + +#define PINMUX_GPIO40__FUNC_GPIO40 (MTK_PIN_NO(40) | 0) +#define PINMUX_GPIO40__FUNC_DISP_PWM (MTK_PIN_NO(40) | 1) +#define PINMUX_GPIO40__FUNC_DBG_MON_A6 (MTK_PIN_NO(40) | 7) + +#define PINMUX_GPIO41__FUNC_GPIO41 (MTK_PIN_NO(41) | 0) +#define PINMUX_GPIO41__FUNC_DSI_TE (MTK_PIN_NO(41) | 1) +#define PINMUX_GPIO41__FUNC_DBG_MON_A7 (MTK_PIN_NO(41) | 7) + +#define PINMUX_GPIO42__FUNC_GPIO42 (MTK_PIN_NO(42) | 0) +#define PINMUX_GPIO42__FUNC_LCM_RST (MTK_PIN_NO(42) | 1) +#define PINMUX_GPIO42__FUNC_DBG_MON_A8 (MTK_PIN_NO(42) | 7) + +#define PINMUX_GPIO43__FUNC_GPIO43 (MTK_PIN_NO(43) | 0) +#define PINMUX_GPIO43__FUNC_MD_INT1_C2K_UIM0_HOT_PLUG (MTK_PIN_NO(43) | 1) +#define PINMUX_GPIO43__FUNC_MD_INT2_C2K_UIM1_HOT_PLUG (MTK_PIN_NO(43) | 2) +#define PINMUX_GPIO43__FUNC_SCL_6306 (MTK_PIN_NO(43) | 3) +#define PINMUX_GPIO43__FUNC_ADSP_URXD0 (MTK_PIN_NO(43) | 4) +#define PINMUX_GPIO43__FUNC_PTA_RXD (MTK_PIN_NO(43) | 5) +#define PINMUX_GPIO43__FUNC_SSPM_URXD_AO (MTK_PIN_NO(43) | 6) +#define PINMUX_GPIO43__FUNC_DBG_MON_B0 (MTK_PIN_NO(43) | 7) + +#define PINMUX_GPIO44__FUNC_GPIO44 (MTK_PIN_NO(44) | 0) +#define PINMUX_GPIO44__FUNC_MD_INT2_C2K_UIM1_HOT_PLUG (MTK_PIN_NO(44) | 1) +#define PINMUX_GPIO44__FUNC_MD_INT1_C2K_UIM0_HOT_PLUG (MTK_PIN_NO(44) | 2) +#define PINMUX_GPIO44__FUNC_SDA_6306 (MTK_PIN_NO(44) | 3) +#define PINMUX_GPIO44__FUNC_ADSP_UTXD0 (MTK_PIN_NO(44) | 4) +#define PINMUX_GPIO44__FUNC_PTA_TXD (MTK_PIN_NO(44) | 5) +#define PINMUX_GPIO44__FUNC_SSPM_UTXD_AO (MTK_PIN_NO(44) | 6) +#define PINMUX_GPIO44__FUNC_DBG_MON_B1 (MTK_PIN_NO(44) | 7) + +#define PINMUX_GPIO45__FUNC_GPIO45 (MTK_PIN_NO(45) | 0) +#define PINMUX_GPIO45__FUNC_MD1_SIM2_SCLK (MTK_PIN_NO(45) | 1) +#define PINMUX_GPIO45__FUNC_MD1_SIM1_SCLK (MTK_PIN_NO(45) | 2) +#define PINMUX_GPIO45__FUNC_MCUPM_JTAG_TDI (MTK_PIN_NO(45) | 3) +#define PINMUX_GPIO45__FUNC_APU_JTAG_TDI (MTK_PIN_NO(45) | 4) +#define PINMUX_GPIO45__FUNC_CCU_JTAG_TDI (MTK_PIN_NO(45) | 5) +#define PINMUX_GPIO45__FUNC_LVTS_SCK (MTK_PIN_NO(45) | 6) +#define PINMUX_GPIO45__FUNC_CONN_DSP_JDI (MTK_PIN_NO(45) | 7) + +#define PINMUX_GPIO46__FUNC_GPIO46 (MTK_PIN_NO(46) | 0) +#define PINMUX_GPIO46__FUNC_MD1_SIM2_SRST (MTK_PIN_NO(46) | 1) +#define PINMUX_GPIO46__FUNC_MD1_SIM1_SRST (MTK_PIN_NO(46) | 2) +#define PINMUX_GPIO46__FUNC_MCUPM_JTAG_TMS (MTK_PIN_NO(46) | 3) +#define PINMUX_GPIO46__FUNC_APU_JTAG_TMS (MTK_PIN_NO(46) | 4) +#define PINMUX_GPIO46__FUNC_CCU_JTAG_TMS (MTK_PIN_NO(46) | 5) +#define PINMUX_GPIO46__FUNC_LVTS_SDI (MTK_PIN_NO(46) | 6) +#define PINMUX_GPIO46__FUNC_CONN_DSP_JMS (MTK_PIN_NO(46) | 7) + +#define PINMUX_GPIO47__FUNC_GPIO47 (MTK_PIN_NO(47) | 0) +#define PINMUX_GPIO47__FUNC_MD1_SIM2_SIO (MTK_PIN_NO(47) | 1) +#define PINMUX_GPIO47__FUNC_MD1_SIM1_SIO (MTK_PIN_NO(47) | 2) +#define PINMUX_GPIO47__FUNC_MCUPM_JTAG_TDO (MTK_PIN_NO(47) | 3) +#define PINMUX_GPIO47__FUNC_APU_JTAG_TDO (MTK_PIN_NO(47) | 4) +#define PINMUX_GPIO47__FUNC_CCU_JTAG_TDO (MTK_PIN_NO(47) | 5) +#define PINMUX_GPIO47__FUNC_LVTS_SCF (MTK_PIN_NO(47) | 6) +#define PINMUX_GPIO47__FUNC_CONN_DSP_JDO (MTK_PIN_NO(47) | 7) + +#define PINMUX_GPIO48__FUNC_GPIO48 (MTK_PIN_NO(48) | 0) +#define PINMUX_GPIO48__FUNC_MD1_SIM1_SIO (MTK_PIN_NO(48) | 1) +#define PINMUX_GPIO48__FUNC_MD1_SIM2_SIO (MTK_PIN_NO(48) | 2) +#define PINMUX_GPIO48__FUNC_MCUPM_JTAG_TRSTN (MTK_PIN_NO(48) | 3) +#define PINMUX_GPIO48__FUNC_APU_JTAG_TRST (MTK_PIN_NO(48) | 4) +#define PINMUX_GPIO48__FUNC_CCU_JTAG_TRST (MTK_PIN_NO(48) | 5) +#define PINMUX_GPIO48__FUNC_LVTS_FOUT (MTK_PIN_NO(48) | 6) +#define PINMUX_GPIO48__FUNC_CONN_DSP_JINTP (MTK_PIN_NO(48) | 7) + +#define PINMUX_GPIO49__FUNC_GPIO49 (MTK_PIN_NO(49) | 0) +#define PINMUX_GPIO49__FUNC_MD1_SIM1_SRST (MTK_PIN_NO(49) | 1) +#define PINMUX_GPIO49__FUNC_MD1_SIM2_SRST (MTK_PIN_NO(49) | 2) +#define PINMUX_GPIO49__FUNC_MCUPM_JTAG_TCK (MTK_PIN_NO(49) | 3) +#define PINMUX_GPIO49__FUNC_APU_JTAG_TCK (MTK_PIN_NO(49) | 4) +#define PINMUX_GPIO49__FUNC_CCU_JTAG_TCK (MTK_PIN_NO(49) | 5) +#define PINMUX_GPIO49__FUNC_LVTS_SDO (MTK_PIN_NO(49) | 6) +#define PINMUX_GPIO49__FUNC_CONN_DSP_JCK (MTK_PIN_NO(49) | 7) + +#define PINMUX_GPIO50__FUNC_GPIO50 (MTK_PIN_NO(50) | 0) +#define PINMUX_GPIO50__FUNC_MD1_SIM1_SCLK (MTK_PIN_NO(50) | 1) +#define PINMUX_GPIO50__FUNC_MD1_SIM2_SCLK (MTK_PIN_NO(50) | 2) +#define PINMUX_GPIO50__FUNC_LVTS_26M (MTK_PIN_NO(50) | 6) + +#define PINMUX_GPIO51__FUNC_GPIO51 (MTK_PIN_NO(51) | 0) +#define PINMUX_GPIO51__FUNC_MSDC1_CLK (MTK_PIN_NO(51) | 1) +#define PINMUX_GPIO51__FUNC_PCM1_CLK (MTK_PIN_NO(51) | 2) +#define PINMUX_GPIO51__FUNC_CONN_DSP_JCK (MTK_PIN_NO(51) | 3) +#define PINMUX_GPIO51__FUNC_UDI_TCK (MTK_PIN_NO(51) | 4) +#define PINMUX_GPIO51__FUNC_IPU_JTAG_TCK (MTK_PIN_NO(51) | 5) +#define PINMUX_GPIO51__FUNC_SSPM_JTAG_TCK (MTK_PIN_NO(51) | 6) +#define PINMUX_GPIO51__FUNC_JTCK_SEL3 (MTK_PIN_NO(51) | 7) + +#define PINMUX_GPIO52__FUNC_GPIO52 (MTK_PIN_NO(52) | 0) +#define PINMUX_GPIO52__FUNC_MSDC1_CMD (MTK_PIN_NO(52) | 1) +#define PINMUX_GPIO52__FUNC_PCM1_SYNC (MTK_PIN_NO(52) | 2) +#define PINMUX_GPIO52__FUNC_CONN_DSP_JMS (MTK_PIN_NO(52) | 3) +#define PINMUX_GPIO52__FUNC_UDI_TMS (MTK_PIN_NO(52) | 4) +#define PINMUX_GPIO52__FUNC_IPU_JTAG_TMS (MTK_PIN_NO(52) | 5) +#define PINMUX_GPIO52__FUNC_SSPM_JTAG_TMS (MTK_PIN_NO(52) | 6) +#define PINMUX_GPIO52__FUNC_JTMS_SEL3 (MTK_PIN_NO(52) | 7) + +#define PINMUX_GPIO53__FUNC_GPIO53 (MTK_PIN_NO(53) | 0) +#define PINMUX_GPIO53__FUNC_MSDC1_DAT3 (MTK_PIN_NO(53) | 1) +#define PINMUX_GPIO53__FUNC_PCM1_DI (MTK_PIN_NO(53) | 2) +#define PINMUX_GPIO53__FUNC_CONN_DSP_JINTP (MTK_PIN_NO(53) | 3) +#define PINMUX_GPIO53__FUNC_CONN_MCU_AICE_TMSC (MTK_PIN_NO(53) | 4) + +#define PINMUX_GPIO54__FUNC_GPIO54 (MTK_PIN_NO(54) | 0) +#define PINMUX_GPIO54__FUNC_MSDC1_DAT0 (MTK_PIN_NO(54) | 1) +#define PINMUX_GPIO54__FUNC_PCM1_DO0 (MTK_PIN_NO(54) | 2) +#define PINMUX_GPIO54__FUNC_CONN_DSP_JDI (MTK_PIN_NO(54) | 3) +#define PINMUX_GPIO54__FUNC_UDI_TDI (MTK_PIN_NO(54) | 4) +#define PINMUX_GPIO54__FUNC_IPU_JTAG_TDI (MTK_PIN_NO(54) | 5) +#define PINMUX_GPIO54__FUNC_SSPM_JTAG_TDI (MTK_PIN_NO(54) | 6) +#define PINMUX_GPIO54__FUNC_JTDI_SEL3 (MTK_PIN_NO(54) | 7) + +#define PINMUX_GPIO55__FUNC_GPIO55 (MTK_PIN_NO(55) | 0) +#define PINMUX_GPIO55__FUNC_MSDC1_DAT2 (MTK_PIN_NO(55) | 1) +#define PINMUX_GPIO55__FUNC_PCM1_DO2 (MTK_PIN_NO(55) | 2) +#define PINMUX_GPIO55__FUNC_CONN_MCU_AICE_TCKC (MTK_PIN_NO(55) | 3) +#define PINMUX_GPIO55__FUNC_UDI_NTRST (MTK_PIN_NO(55) | 4) +#define PINMUX_GPIO55__FUNC_IPU_JTAG_TRST (MTK_PIN_NO(55) | 5) +#define PINMUX_GPIO55__FUNC_SSPM_JTAG_TRSTN (MTK_PIN_NO(55) | 6) +#define PINMUX_GPIO55__FUNC_JTRSTN_SEL3 (MTK_PIN_NO(55) | 7) + +#define PINMUX_GPIO56__FUNC_GPIO56 (MTK_PIN_NO(56) | 0) +#define PINMUX_GPIO56__FUNC_MSDC1_DAT1 (MTK_PIN_NO(56) | 1) +#define PINMUX_GPIO56__FUNC_PCM1_DO1 (MTK_PIN_NO(56) | 2) +#define PINMUX_GPIO56__FUNC_CONN_DSP_JDO (MTK_PIN_NO(56) | 3) +#define PINMUX_GPIO56__FUNC_UDI_TDO (MTK_PIN_NO(56) | 4) +#define PINMUX_GPIO56__FUNC_IPU_JTAG_TDO (MTK_PIN_NO(56) | 5) +#define PINMUX_GPIO56__FUNC_SSPM_JTAG_TDO (MTK_PIN_NO(56) | 6) +#define PINMUX_GPIO56__FUNC_JTDO_SEL3 (MTK_PIN_NO(56) | 7) + +#define PINMUX_GPIO57__FUNC_GPIO57 (MTK_PIN_NO(57) | 0) +#define PINMUX_GPIO57__FUNC_MIPI2_D_SCLK (MTK_PIN_NO(57) | 1) + +#define PINMUX_GPIO58__FUNC_GPIO58 (MTK_PIN_NO(58) | 0) +#define PINMUX_GPIO58__FUNC_MIPI2_D_SDATA (MTK_PIN_NO(58) | 1) + +#define PINMUX_GPIO59__FUNC_GPIO59 (MTK_PIN_NO(59) | 0) +#define PINMUX_GPIO59__FUNC_MIPI_M_SCLK (MTK_PIN_NO(59) | 1) + +#define PINMUX_GPIO60__FUNC_GPIO60 (MTK_PIN_NO(60) | 0) +#define PINMUX_GPIO60__FUNC_MIPI_M_SDATA (MTK_PIN_NO(60) | 1) + +#define PINMUX_GPIO61__FUNC_GPIO61 (MTK_PIN_NO(61) | 0) +#define PINMUX_GPIO61__FUNC_MD_UCNT_A_TGL (MTK_PIN_NO(61) | 1) + +#define PINMUX_GPIO62__FUNC_GPIO62 (MTK_PIN_NO(62) | 0) +#define PINMUX_GPIO62__FUNC_DIGRF_IRQ (MTK_PIN_NO(62) | 1) + +#define PINMUX_GPIO63__FUNC_GPIO63 (MTK_PIN_NO(63) | 0) +#define PINMUX_GPIO63__FUNC_BPI_BUS0 (MTK_PIN_NO(63) | 1) +#define PINMUX_GPIO63__FUNC_PCIE_WAKE_N (MTK_PIN_NO(63) | 3) + +#define PINMUX_GPIO64__FUNC_GPIO64 (MTK_PIN_NO(64) | 0) +#define PINMUX_GPIO64__FUNC_BPI_BUS1 (MTK_PIN_NO(64) | 1) +#define PINMUX_GPIO64__FUNC_PCIE_PERESET_N (MTK_PIN_NO(64) | 3) + +#define PINMUX_GPIO65__FUNC_GPIO65 (MTK_PIN_NO(65) | 0) +#define PINMUX_GPIO65__FUNC_BPI_BUS2 (MTK_PIN_NO(65) | 1) +#define PINMUX_GPIO65__FUNC_PCIE_CLKREQ_N (MTK_PIN_NO(65) | 3) + +#define PINMUX_GPIO66__FUNC_GPIO66 (MTK_PIN_NO(66) | 0) +#define PINMUX_GPIO66__FUNC_BPI_BUS3 (MTK_PIN_NO(66) | 1) + +#define PINMUX_GPIO67__FUNC_GPIO67 (MTK_PIN_NO(67) | 0) +#define PINMUX_GPIO67__FUNC_BPI_BUS4 (MTK_PIN_NO(67) | 1) + +#define PINMUX_GPIO68__FUNC_GPIO68 (MTK_PIN_NO(68) | 0) +#define PINMUX_GPIO68__FUNC_BPI_BUS5 (MTK_PIN_NO(68) | 1) + +#define PINMUX_GPIO69__FUNC_GPIO69 (MTK_PIN_NO(69) | 0) +#define PINMUX_GPIO69__FUNC_BPI_BUS6 (MTK_PIN_NO(69) | 1) +#define PINMUX_GPIO69__FUNC_CONN_BPI_BUS6 (MTK_PIN_NO(69) | 2) + +#define PINMUX_GPIO70__FUNC_GPIO70 (MTK_PIN_NO(70) | 0) +#define PINMUX_GPIO70__FUNC_BPI_BUS7 (MTK_PIN_NO(70) | 1) +#define PINMUX_GPIO70__FUNC_CONN_BPI_BUS7 (MTK_PIN_NO(70) | 2) + +#define PINMUX_GPIO71__FUNC_GPIO71 (MTK_PIN_NO(71) | 0) +#define PINMUX_GPIO71__FUNC_BPI_BUS8 (MTK_PIN_NO(71) | 1) +#define PINMUX_GPIO71__FUNC_CONN_BPI_BUS8 (MTK_PIN_NO(71) | 2) + +#define PINMUX_GPIO72__FUNC_GPIO72 (MTK_PIN_NO(72) | 0) +#define PINMUX_GPIO72__FUNC_BPI_BUS9 (MTK_PIN_NO(72) | 1) +#define PINMUX_GPIO72__FUNC_CONN_BPI_BUS9 (MTK_PIN_NO(72) | 2) + +#define PINMUX_GPIO73__FUNC_GPIO73 (MTK_PIN_NO(73) | 0) +#define PINMUX_GPIO73__FUNC_BPI_BUS10 (MTK_PIN_NO(73) | 1) +#define PINMUX_GPIO73__FUNC_CONN_BPI_BUS10 (MTK_PIN_NO(73) | 2) + +#define PINMUX_GPIO74__FUNC_GPIO74 (MTK_PIN_NO(74) | 0) +#define PINMUX_GPIO74__FUNC_BPI_BUS11_OLAT0 (MTK_PIN_NO(74) | 1) +#define PINMUX_GPIO74__FUNC_CONN_BPI_BUS11_OLAT0 (MTK_PIN_NO(74) | 2) + +#define PINMUX_GPIO75__FUNC_GPIO75 (MTK_PIN_NO(75) | 0) +#define PINMUX_GPIO75__FUNC_BPI_BUS12_OLAT1 (MTK_PIN_NO(75) | 1) +#define PINMUX_GPIO75__FUNC_CONN_BPI_BUS12_OLAT1 (MTK_PIN_NO(75) | 2) + +#define PINMUX_GPIO76__FUNC_GPIO76 (MTK_PIN_NO(76) | 0) +#define PINMUX_GPIO76__FUNC_BPI_BUS13_OLAT2 (MTK_PIN_NO(76) | 1) +#define PINMUX_GPIO76__FUNC_CONN_BPI_BUS13_OLAT2 (MTK_PIN_NO(76) | 2) + +#define PINMUX_GPIO77__FUNC_GPIO77 (MTK_PIN_NO(77) | 0) +#define PINMUX_GPIO77__FUNC_BPI_BUS14_OLAT3 (MTK_PIN_NO(77) | 1) +#define PINMUX_GPIO77__FUNC_CONN_BPI_BUS14_OLAT3 (MTK_PIN_NO(77) | 2) + +#define PINMUX_GPIO78__FUNC_GPIO78 (MTK_PIN_NO(78) | 0) +#define PINMUX_GPIO78__FUNC_BPI_BUS15_OLAT4 (MTK_PIN_NO(78) | 1) +#define PINMUX_GPIO78__FUNC_CONN_BPI_BUS15_OLAT4 (MTK_PIN_NO(78) | 2) + +#define PINMUX_GPIO79__FUNC_GPIO79 (MTK_PIN_NO(79) | 0) +#define PINMUX_GPIO79__FUNC_BPI_BUS16_OLAT5 (MTK_PIN_NO(79) | 1) +#define PINMUX_GPIO79__FUNC_CONN_BPI_BUS16_OLAT5 (MTK_PIN_NO(79) | 2) + +#define PINMUX_GPIO80__FUNC_GPIO80 (MTK_PIN_NO(80) | 0) +#define PINMUX_GPIO80__FUNC_BPI_BUS17_ANT0 (MTK_PIN_NO(80) | 1) +#define PINMUX_GPIO80__FUNC_CONN_BPI_BUS17_ANT0 (MTK_PIN_NO(80) | 2) +#define PINMUX_GPIO80__FUNC_PCIE_WAKE_N (MTK_PIN_NO(80) | 3) + +#define PINMUX_GPIO81__FUNC_GPIO81 (MTK_PIN_NO(81) | 0) +#define PINMUX_GPIO81__FUNC_BPI_BUS18_ANT1 (MTK_PIN_NO(81) | 1) +#define PINMUX_GPIO81__FUNC_CONN_BPI_BUS18_ANT1 (MTK_PIN_NO(81) | 2) +#define PINMUX_GPIO81__FUNC_PCIE_PERESET_N (MTK_PIN_NO(81) | 3) + +#define PINMUX_GPIO82__FUNC_GPIO82 (MTK_PIN_NO(82) | 0) +#define PINMUX_GPIO82__FUNC_BPI_BUS19_ANT2 (MTK_PIN_NO(82) | 1) +#define PINMUX_GPIO82__FUNC_CONN_BPI_BUS19_ANT2 (MTK_PIN_NO(82) | 2) +#define PINMUX_GPIO82__FUNC_PCIE_CLKREQ_N (MTK_PIN_NO(82) | 3) + +#define PINMUX_GPIO83__FUNC_GPIO83 (MTK_PIN_NO(83) | 0) +#define PINMUX_GPIO83__FUNC_BPI_BUS20_ANT3 (MTK_PIN_NO(83) | 1) +#define PINMUX_GPIO83__FUNC_CONN_BPI_BUS20_ANT3 (MTK_PIN_NO(83) | 2) + +#define PINMUX_GPIO84__FUNC_GPIO84 (MTK_PIN_NO(84) | 0) +#define PINMUX_GPIO84__FUNC_BPI_BUS21_ANT4 (MTK_PIN_NO(84) | 1) +#define PINMUX_GPIO84__FUNC_CONN_BPI_BUS21_ANT4 (MTK_PIN_NO(84) | 2) + +#define PINMUX_GPIO85__FUNC_GPIO85 (MTK_PIN_NO(85) | 0) +#define PINMUX_GPIO85__FUNC_MIPI1_D_SCLK (MTK_PIN_NO(85) | 1) +#define PINMUX_GPIO85__FUNC_CONN_MIPI1_SCLK (MTK_PIN_NO(85) | 2) + +#define PINMUX_GPIO86__FUNC_GPIO86 (MTK_PIN_NO(86) | 0) +#define PINMUX_GPIO86__FUNC_MIPI1_D_SDATA (MTK_PIN_NO(86) | 1) +#define PINMUX_GPIO86__FUNC_CONN_MIPI1_SDATA (MTK_PIN_NO(86) | 2) + +#define PINMUX_GPIO87__FUNC_GPIO87 (MTK_PIN_NO(87) | 0) +#define PINMUX_GPIO87__FUNC_MIPI0_D_SCLK (MTK_PIN_NO(87) | 1) +#define PINMUX_GPIO87__FUNC_CONN_MIPI0_SCLK (MTK_PIN_NO(87) | 2) + +#define PINMUX_GPIO88__FUNC_GPIO88 (MTK_PIN_NO(88) | 0) +#define PINMUX_GPIO88__FUNC_MIPI0_D_SDATA (MTK_PIN_NO(88) | 1) +#define PINMUX_GPIO88__FUNC_CONN_MIPI0_SDATA (MTK_PIN_NO(88) | 2) + +#define PINMUX_GPIO89__FUNC_GPIO89 (MTK_PIN_NO(89) | 0) +#define PINMUX_GPIO89__FUNC_SPMI_SCL (MTK_PIN_NO(89) | 1) +#define PINMUX_GPIO89__FUNC_SCL10 (MTK_PIN_NO(89) | 2) + +#define PINMUX_GPIO90__FUNC_GPIO90 (MTK_PIN_NO(90) | 0) +#define PINMUX_GPIO90__FUNC_SPMI_SDA (MTK_PIN_NO(90) | 1) +#define PINMUX_GPIO90__FUNC_SDA10 (MTK_PIN_NO(90) | 2) + +#define PINMUX_GPIO91__FUNC_GPIO91 (MTK_PIN_NO(91) | 0) +#define PINMUX_GPIO91__FUNC_AP_GOOD (MTK_PIN_NO(91) | 1) + +#define PINMUX_GPIO92__FUNC_GPIO92 (MTK_PIN_NO(92) | 0) +#define PINMUX_GPIO92__FUNC_URXD0 (MTK_PIN_NO(92) | 1) +#define PINMUX_GPIO92__FUNC_MD_URXD0 (MTK_PIN_NO(92) | 2) +#define PINMUX_GPIO92__FUNC_MD_URXD1 (MTK_PIN_NO(92) | 3) +#define PINMUX_GPIO92__FUNC_SSPM_URXD_AO (MTK_PIN_NO(92) | 4) +#define PINMUX_GPIO92__FUNC_CONN_UART0_RXD (MTK_PIN_NO(92) | 5) + +#define PINMUX_GPIO93__FUNC_GPIO93 (MTK_PIN_NO(93) | 0) +#define PINMUX_GPIO93__FUNC_UTXD0 (MTK_PIN_NO(93) | 1) +#define PINMUX_GPIO93__FUNC_MD_UTXD0 (MTK_PIN_NO(93) | 2) +#define PINMUX_GPIO93__FUNC_MD_UTXD1 (MTK_PIN_NO(93) | 3) +#define PINMUX_GPIO93__FUNC_SSPM_UTXD_AO (MTK_PIN_NO(93) | 4) +#define PINMUX_GPIO93__FUNC_CONN_UART0_TXD (MTK_PIN_NO(93) | 5) +#define PINMUX_GPIO93__FUNC_WIFI_TXD (MTK_PIN_NO(93) | 6) + +#define PINMUX_GPIO94__FUNC_GPIO94 (MTK_PIN_NO(94) | 0) +#define PINMUX_GPIO94__FUNC_URXD1 (MTK_PIN_NO(94) | 1) +#define PINMUX_GPIO94__FUNC_ADSP_URXD0 (MTK_PIN_NO(94) | 2) +#define PINMUX_GPIO94__FUNC_MD32_0_RXD (MTK_PIN_NO(94) | 3) +#define PINMUX_GPIO94__FUNC_SSPM_URXD_AO (MTK_PIN_NO(94) | 4) +#define PINMUX_GPIO94__FUNC_TP_URXD1_AO (MTK_PIN_NO(94) | 5) +#define PINMUX_GPIO94__FUNC_TP_URXD2_AO (MTK_PIN_NO(94) | 6) +#define PINMUX_GPIO94__FUNC_MBISTREADEN_TRIGGER (MTK_PIN_NO(94) | 7) + +#define PINMUX_GPIO95__FUNC_GPIO95 (MTK_PIN_NO(95) | 0) +#define PINMUX_GPIO95__FUNC_UTXD1 (MTK_PIN_NO(95) | 1) +#define PINMUX_GPIO95__FUNC_ADSP_UTXD0 (MTK_PIN_NO(95) | 2) +#define PINMUX_GPIO95__FUNC_MD32_0_TXD (MTK_PIN_NO(95) | 3) +#define PINMUX_GPIO95__FUNC_SSPM_UTXD_AO (MTK_PIN_NO(95) | 4) +#define PINMUX_GPIO95__FUNC_TP_UTXD1_AO (MTK_PIN_NO(95) | 5) +#define PINMUX_GPIO95__FUNC_TP_UTXD2_AO (MTK_PIN_NO(95) | 6) +#define PINMUX_GPIO95__FUNC_MBISTWRITEEN_TRIGGER (MTK_PIN_NO(95) | 7) + +#define PINMUX_GPIO96__FUNC_GPIO96 (MTK_PIN_NO(96) | 0) +#define PINMUX_GPIO96__FUNC_TDM_LRCK (MTK_PIN_NO(96) | 1) +#define PINMUX_GPIO96__FUNC_I2S7_LRCK (MTK_PIN_NO(96) | 2) +#define PINMUX_GPIO96__FUNC_I2S9_LRCK (MTK_PIN_NO(96) | 3) +#define PINMUX_GPIO96__FUNC_DPI_D0 (MTK_PIN_NO(96) | 4) +#define PINMUX_GPIO96__FUNC_ADSP_JTAG0_TDI (MTK_PIN_NO(96) | 5) +#define PINMUX_GPIO96__FUNC_IO_JTAG_TDI (MTK_PIN_NO(96) | 7) + +#define PINMUX_GPIO97__FUNC_GPIO97 (MTK_PIN_NO(97) | 0) +#define PINMUX_GPIO97__FUNC_TDM_BCK (MTK_PIN_NO(97) | 1) +#define PINMUX_GPIO97__FUNC_I2S7_BCK (MTK_PIN_NO(97) | 2) +#define PINMUX_GPIO97__FUNC_I2S9_BCK (MTK_PIN_NO(97) | 3) +#define PINMUX_GPIO97__FUNC_DPI_D1 (MTK_PIN_NO(97) | 4) +#define PINMUX_GPIO97__FUNC_ADSP_JTAG0_TRSTN (MTK_PIN_NO(97) | 5) +#define PINMUX_GPIO97__FUNC_IO_JTAG_TRSTN (MTK_PIN_NO(97) | 7) + +#define PINMUX_GPIO98__FUNC_GPIO98 (MTK_PIN_NO(98) | 0) +#define PINMUX_GPIO98__FUNC_TDM_MCK (MTK_PIN_NO(98) | 1) +#define PINMUX_GPIO98__FUNC_I2S7_MCK (MTK_PIN_NO(98) | 2) +#define PINMUX_GPIO98__FUNC_I2S9_MCK (MTK_PIN_NO(98) | 3) +#define PINMUX_GPIO98__FUNC_DPI_D2 (MTK_PIN_NO(98) | 4) +#define PINMUX_GPIO98__FUNC_ADSP_JTAG0_TCK (MTK_PIN_NO(98) | 5) +#define PINMUX_GPIO98__FUNC_IO_JTAG_TCK (MTK_PIN_NO(98) | 7) + +#define PINMUX_GPIO99__FUNC_GPIO99 (MTK_PIN_NO(99) | 0) +#define PINMUX_GPIO99__FUNC_TDM_DATA0 (MTK_PIN_NO(99) | 1) +#define PINMUX_GPIO99__FUNC_I2S6_DI (MTK_PIN_NO(99) | 2) +#define PINMUX_GPIO99__FUNC_I2S8_DI (MTK_PIN_NO(99) | 3) +#define PINMUX_GPIO99__FUNC_DPI_D3 (MTK_PIN_NO(99) | 4) +#define PINMUX_GPIO99__FUNC_ADSP_JTAG0_TDO (MTK_PIN_NO(99) | 5) +#define PINMUX_GPIO99__FUNC_IO_JTAG_TDO (MTK_PIN_NO(99) | 7) + +#define PINMUX_GPIO100__FUNC_GPIO100 (MTK_PIN_NO(100) | 0) +#define PINMUX_GPIO100__FUNC_TDM_DATA1 (MTK_PIN_NO(100) | 1) +#define PINMUX_GPIO100__FUNC_I2S7_DO (MTK_PIN_NO(100) | 2) +#define PINMUX_GPIO100__FUNC_I2S9_DO (MTK_PIN_NO(100) | 3) +#define PINMUX_GPIO100__FUNC_DPI_D4 (MTK_PIN_NO(100) | 4) +#define PINMUX_GPIO100__FUNC_ADSP_JTAG0_TMS (MTK_PIN_NO(100) | 5) +#define PINMUX_GPIO100__FUNC_IO_JTAG_TMS (MTK_PIN_NO(100) | 7) + +#define PINMUX_GPIO101__FUNC_GPIO101 (MTK_PIN_NO(101) | 0) +#define PINMUX_GPIO101__FUNC_TDM_DATA2 (MTK_PIN_NO(101) | 1) +#define PINMUX_GPIO101__FUNC_DMIC1_CLK (MTK_PIN_NO(101) | 2) +#define PINMUX_GPIO101__FUNC_SRCLKENAI0 (MTK_PIN_NO(101) | 3) +#define PINMUX_GPIO101__FUNC_DPI_D5 (MTK_PIN_NO(101) | 4) +#define PINMUX_GPIO101__FUNC_CLKM0 (MTK_PIN_NO(101) | 5) +#define PINMUX_GPIO101__FUNC_DAP_MD32_SWD (MTK_PIN_NO(101) | 7) + +#define PINMUX_GPIO102__FUNC_GPIO102 (MTK_PIN_NO(102) | 0) +#define PINMUX_GPIO102__FUNC_TDM_DATA3 (MTK_PIN_NO(102) | 1) +#define PINMUX_GPIO102__FUNC_DMIC1_DAT (MTK_PIN_NO(102) | 2) +#define PINMUX_GPIO102__FUNC_SRCLKENAI1 (MTK_PIN_NO(102) | 3) +#define PINMUX_GPIO102__FUNC_DPI_D6 (MTK_PIN_NO(102) | 4) +#define PINMUX_GPIO102__FUNC_DVFSRC_EXT_REQ (MTK_PIN_NO(102) | 6) +#define PINMUX_GPIO102__FUNC_DAP_MD32_SWCK (MTK_PIN_NO(102) | 7) + +#define PINMUX_GPIO103__FUNC_GPIO103 (MTK_PIN_NO(103) | 0) +#define PINMUX_GPIO103__FUNC_SPI0_A_MI (MTK_PIN_NO(103) | 1) +#define PINMUX_GPIO103__FUNC_SCP_SPI0_MI (MTK_PIN_NO(103) | 2) +#define PINMUX_GPIO103__FUNC_DPI_D7 (MTK_PIN_NO(103) | 4) +#define PINMUX_GPIO103__FUNC_DFD_TDO (MTK_PIN_NO(103) | 5) +#define PINMUX_GPIO103__FUNC_SPM_JTAG_TDO (MTK_PIN_NO(103) | 6) +#define PINMUX_GPIO103__FUNC_JTDO_SEL1 (MTK_PIN_NO(103) | 7) + +#define PINMUX_GPIO104__FUNC_GPIO104 (MTK_PIN_NO(104) | 0) +#define PINMUX_GPIO104__FUNC_SPI0_A_CSB (MTK_PIN_NO(104) | 1) +#define PINMUX_GPIO104__FUNC_SCP_SPI0_CS (MTK_PIN_NO(104) | 2) +#define PINMUX_GPIO104__FUNC_DPI_D8 (MTK_PIN_NO(104) | 4) +#define PINMUX_GPIO104__FUNC_DFD_TMS (MTK_PIN_NO(104) | 5) +#define PINMUX_GPIO104__FUNC_SPM_JTAG_TMS (MTK_PIN_NO(104) | 6) +#define PINMUX_GPIO104__FUNC_JTMS_SEL1 (MTK_PIN_NO(104) | 7) + +#define PINMUX_GPIO105__FUNC_GPIO105 (MTK_PIN_NO(105) | 0) +#define PINMUX_GPIO105__FUNC_SPI0_A_MO (MTK_PIN_NO(105) | 1) +#define PINMUX_GPIO105__FUNC_SCP_SPI0_MO (MTK_PIN_NO(105) | 2) +#define PINMUX_GPIO105__FUNC_SCP_SDA0 (MTK_PIN_NO(105) | 3) +#define PINMUX_GPIO105__FUNC_DPI_D9 (MTK_PIN_NO(105) | 4) +#define PINMUX_GPIO105__FUNC_DFD_TDI (MTK_PIN_NO(105) | 5) +#define PINMUX_GPIO105__FUNC_SPM_JTAG_TDI (MTK_PIN_NO(105) | 6) +#define PINMUX_GPIO105__FUNC_JTDI_SEL1 (MTK_PIN_NO(105) | 7) + +#define PINMUX_GPIO106__FUNC_GPIO106 (MTK_PIN_NO(106) | 0) +#define PINMUX_GPIO106__FUNC_SPI0_A_CLK (MTK_PIN_NO(106) | 1) +#define PINMUX_GPIO106__FUNC_SCP_SPI0_CK (MTK_PIN_NO(106) | 2) +#define PINMUX_GPIO106__FUNC_SCP_SCL0 (MTK_PIN_NO(106) | 3) +#define PINMUX_GPIO106__FUNC_DPI_D10 (MTK_PIN_NO(106) | 4) +#define PINMUX_GPIO106__FUNC_DFD_TCK_XI (MTK_PIN_NO(106) | 5) +#define PINMUX_GPIO106__FUNC_SPM_JTAG_TCK (MTK_PIN_NO(106) | 6) +#define PINMUX_GPIO106__FUNC_JTCK_SEL1 (MTK_PIN_NO(106) | 7) + +#define PINMUX_GPIO107__FUNC_GPIO107 (MTK_PIN_NO(107) | 0) +#define PINMUX_GPIO107__FUNC_DMIC_CLK (MTK_PIN_NO(107) | 1) +#define PINMUX_GPIO107__FUNC_PWM_0 (MTK_PIN_NO(107) | 2) +#define PINMUX_GPIO107__FUNC_CLKM2 (MTK_PIN_NO(107) | 3) +#define PINMUX_GPIO107__FUNC_SPM_JTAG_TRSTN (MTK_PIN_NO(107) | 6) +#define PINMUX_GPIO107__FUNC_JTRSTN_SEL1 (MTK_PIN_NO(107) | 7) + +#define PINMUX_GPIO108__FUNC_GPIO108 (MTK_PIN_NO(108) | 0) +#define PINMUX_GPIO108__FUNC_DMIC_DAT (MTK_PIN_NO(108) | 1) +#define PINMUX_GPIO108__FUNC_PWM_1 (MTK_PIN_NO(108) | 2) +#define PINMUX_GPIO108__FUNC_CLKM3 (MTK_PIN_NO(108) | 3) +#define PINMUX_GPIO108__FUNC_DAP_SONIC_SWD (MTK_PIN_NO(108) | 7) + +#define PINMUX_GPIO109__FUNC_GPIO109 (MTK_PIN_NO(109) | 0) +#define PINMUX_GPIO109__FUNC_I2S1_MCK (MTK_PIN_NO(109) | 1) +#define PINMUX_GPIO109__FUNC_I2S3_MCK (MTK_PIN_NO(109) | 2) +#define PINMUX_GPIO109__FUNC_I2S2_MCK (MTK_PIN_NO(109) | 3) +#define PINMUX_GPIO109__FUNC_DPI_DE (MTK_PIN_NO(109) | 4) +#define PINMUX_GPIO109__FUNC_I2S2_MCK_A (MTK_PIN_NO(109) | 5) +#define PINMUX_GPIO109__FUNC_SRCLKENAI0 (MTK_PIN_NO(109) | 6) +#define PINMUX_GPIO109__FUNC_DAP_SONIC_SWCK (MTK_PIN_NO(109) | 7) + +#define PINMUX_GPIO110__FUNC_GPIO110 (MTK_PIN_NO(110) | 0) +#define PINMUX_GPIO110__FUNC_I2S1_BCK (MTK_PIN_NO(110) | 1) +#define PINMUX_GPIO110__FUNC_I2S3_BCK (MTK_PIN_NO(110) | 2) +#define PINMUX_GPIO110__FUNC_I2S2_BCK (MTK_PIN_NO(110) | 3) +#define PINMUX_GPIO110__FUNC_DPI_D11 (MTK_PIN_NO(110) | 4) +#define PINMUX_GPIO110__FUNC_I2S2_BCK_A (MTK_PIN_NO(110) | 5) +#define PINMUX_GPIO110__FUNC_CONN_MCU_TDO (MTK_PIN_NO(110) | 6) + +#define PINMUX_GPIO111__FUNC_GPIO111 (MTK_PIN_NO(111) | 0) +#define PINMUX_GPIO111__FUNC_I2S1_LRCK (MTK_PIN_NO(111) | 1) +#define PINMUX_GPIO111__FUNC_I2S3_LRCK (MTK_PIN_NO(111) | 2) +#define PINMUX_GPIO111__FUNC_I2S2_LRCK (MTK_PIN_NO(111) | 3) +#define PINMUX_GPIO111__FUNC_DPI_VSYNC (MTK_PIN_NO(111) | 4) +#define PINMUX_GPIO111__FUNC_I2S2_LRCK_A (MTK_PIN_NO(111) | 5) +#define PINMUX_GPIO111__FUNC_CONN_MCU_TDI (MTK_PIN_NO(111) | 6) + +#define PINMUX_GPIO112__FUNC_GPIO112 (MTK_PIN_NO(112) | 0) +#define PINMUX_GPIO112__FUNC_I2S2_DI (MTK_PIN_NO(112) | 1) +#define PINMUX_GPIO112__FUNC_I2S0_DI (MTK_PIN_NO(112) | 2) +#define PINMUX_GPIO112__FUNC_I2S2_DI2 (MTK_PIN_NO(112) | 3) +#define PINMUX_GPIO112__FUNC_DPI_CK (MTK_PIN_NO(112) | 4) +#define PINMUX_GPIO112__FUNC_I2S2_DI_A (MTK_PIN_NO(112) | 5) +#define PINMUX_GPIO112__FUNC_CONN_MCU_TMS (MTK_PIN_NO(112) | 6) + +#define PINMUX_GPIO113__FUNC_GPIO113 (MTK_PIN_NO(113) | 0) +#define PINMUX_GPIO113__FUNC_I2S1_DO (MTK_PIN_NO(113) | 1) +#define PINMUX_GPIO113__FUNC_I2S3_DO (MTK_PIN_NO(113) | 2) +#define PINMUX_GPIO113__FUNC_I2S5_DO (MTK_PIN_NO(113) | 3) +#define PINMUX_GPIO113__FUNC_DPI_HSYNC (MTK_PIN_NO(113) | 4) +#define PINMUX_GPIO113__FUNC_I2S2_DI2 (MTK_PIN_NO(113) | 5) +#define PINMUX_GPIO113__FUNC_CONN_MCU_TCK (MTK_PIN_NO(113) | 6) + +#define PINMUX_GPIO114__FUNC_GPIO114 (MTK_PIN_NO(114) | 0) +#define PINMUX_GPIO114__FUNC_SPI2_MI (MTK_PIN_NO(114) | 1) +#define PINMUX_GPIO114__FUNC_SCP_SPI2_MI (MTK_PIN_NO(114) | 2) +#define PINMUX_GPIO114__FUNC_PCM0_DI (MTK_PIN_NO(114) | 4) +#define PINMUX_GPIO114__FUNC_CONN_MCU_TRST_B (MTK_PIN_NO(114) | 6) + +#define PINMUX_GPIO115__FUNC_GPIO115 (MTK_PIN_NO(115) | 0) +#define PINMUX_GPIO115__FUNC_SPI2_CSB (MTK_PIN_NO(115) | 1) +#define PINMUX_GPIO115__FUNC_SCP_SPI2_CS (MTK_PIN_NO(115) | 2) +#define PINMUX_GPIO115__FUNC_PCM0_SYNC (MTK_PIN_NO(115) | 4) +#define PINMUX_GPIO115__FUNC_CONN_MCU_DBGI_N (MTK_PIN_NO(115) | 6) + +#define PINMUX_GPIO116__FUNC_GPIO116 (MTK_PIN_NO(116) | 0) +#define PINMUX_GPIO116__FUNC_SPI2_MO (MTK_PIN_NO(116) | 1) +#define PINMUX_GPIO116__FUNC_SCP_SPI2_MO (MTK_PIN_NO(116) | 2) +#define PINMUX_GPIO116__FUNC_SCP_SDA1 (MTK_PIN_NO(116) | 3) +#define PINMUX_GPIO116__FUNC_PCM0_DO (MTK_PIN_NO(116) | 4) +#define PINMUX_GPIO116__FUNC_CONN_MCU_DBGACK_N (MTK_PIN_NO(116) | 6) + +#define PINMUX_GPIO117__FUNC_GPIO117 (MTK_PIN_NO(117) | 0) +#define PINMUX_GPIO117__FUNC_SPI2_CLK (MTK_PIN_NO(117) | 1) +#define PINMUX_GPIO117__FUNC_SCP_SPI2_CK (MTK_PIN_NO(117) | 2) +#define PINMUX_GPIO117__FUNC_SCP_SCL1 (MTK_PIN_NO(117) | 3) +#define PINMUX_GPIO117__FUNC_PCM0_CLK (MTK_PIN_NO(117) | 4) + +#define PINMUX_GPIO118__FUNC_GPIO118 (MTK_PIN_NO(118) | 0) +#define PINMUX_GPIO118__FUNC_SCL1 (MTK_PIN_NO(118) | 1) +#define PINMUX_GPIO118__FUNC_SCP_SCL0 (MTK_PIN_NO(118) | 2) +#define PINMUX_GPIO118__FUNC_SCP_SCL1 (MTK_PIN_NO(118) | 3) + +#define PINMUX_GPIO119__FUNC_GPIO119 (MTK_PIN_NO(119) | 0) +#define PINMUX_GPIO119__FUNC_SDA1 (MTK_PIN_NO(119) | 1) +#define PINMUX_GPIO119__FUNC_SCP_SDA0 (MTK_PIN_NO(119) | 2) +#define PINMUX_GPIO119__FUNC_SCP_SDA1 (MTK_PIN_NO(119) | 3) + +#define PINMUX_GPIO120__FUNC_GPIO120 (MTK_PIN_NO(120) | 0) +#define PINMUX_GPIO120__FUNC_SCL9 (MTK_PIN_NO(120) | 1) +#define PINMUX_GPIO120__FUNC_SCP_SCL0 (MTK_PIN_NO(120) | 2) + +#define PINMUX_GPIO121__FUNC_GPIO121 (MTK_PIN_NO(121) | 0) +#define PINMUX_GPIO121__FUNC_SDA9 (MTK_PIN_NO(121) | 1) +#define PINMUX_GPIO121__FUNC_SCP_SDA0 (MTK_PIN_NO(121) | 2) + +#define PINMUX_GPIO122__FUNC_GPIO122 (MTK_PIN_NO(122) | 0) +#define PINMUX_GPIO122__FUNC_SCL8 (MTK_PIN_NO(122) | 1) +#define PINMUX_GPIO122__FUNC_SCP_SDA0 (MTK_PIN_NO(122) | 2) + +#define PINMUX_GPIO123__FUNC_GPIO123 (MTK_PIN_NO(123) | 0) +#define PINMUX_GPIO123__FUNC_SDA8 (MTK_PIN_NO(123) | 1) +#define PINMUX_GPIO123__FUNC_SCP_SCL0 (MTK_PIN_NO(123) | 2) + +#define PINMUX_GPIO124__FUNC_GPIO124 (MTK_PIN_NO(124) | 0) +#define PINMUX_GPIO124__FUNC_SCL7 (MTK_PIN_NO(124) | 1) +#define PINMUX_GPIO124__FUNC_DMIC1_CLK (MTK_PIN_NO(124) | 2) + +#define PINMUX_GPIO125__FUNC_GPIO125 (MTK_PIN_NO(125) | 0) +#define PINMUX_GPIO125__FUNC_SDA7 (MTK_PIN_NO(125) | 1) +#define PINMUX_GPIO125__FUNC_DMIC1_DAT (MTK_PIN_NO(125) | 2) + +#define PINMUX_GPIO126__FUNC_GPIO126 (MTK_PIN_NO(126) | 0) +#define PINMUX_GPIO126__FUNC_CMFLASH0 (MTK_PIN_NO(126) | 1) +#define PINMUX_GPIO126__FUNC_PWM_2 (MTK_PIN_NO(126) | 2) +#define PINMUX_GPIO126__FUNC_TP_UCTS1_AO (MTK_PIN_NO(126) | 3) +#define PINMUX_GPIO126__FUNC_UCTS0 (MTK_PIN_NO(126) | 4) +#define PINMUX_GPIO126__FUNC_SCL11 (MTK_PIN_NO(126) | 5) +#define PINMUX_GPIO126__FUNC_GPS_L1_ELNA_EN (MTK_PIN_NO(126) | 6) +#define PINMUX_GPIO126__FUNC_DBG_MON_A14 (MTK_PIN_NO(126) | 7) + +#define PINMUX_GPIO127__FUNC_GPIO127 (MTK_PIN_NO(127) | 0) +#define PINMUX_GPIO127__FUNC_CMFLASH1 (MTK_PIN_NO(127) | 1) +#define PINMUX_GPIO127__FUNC_PWM_3 (MTK_PIN_NO(127) | 2) +#define PINMUX_GPIO127__FUNC_TP_URTS1_AO (MTK_PIN_NO(127) | 3) +#define PINMUX_GPIO127__FUNC_URTS0 (MTK_PIN_NO(127) | 4) +#define PINMUX_GPIO127__FUNC_SDA11 (MTK_PIN_NO(127) | 5) +#define PINMUX_GPIO127__FUNC_DBG_MON_A15 (MTK_PIN_NO(127) | 7) + +#define PINMUX_GPIO128__FUNC_GPIO128 (MTK_PIN_NO(128) | 0) +#define PINMUX_GPIO128__FUNC_CMFLASH2 (MTK_PIN_NO(128) | 1) +#define PINMUX_GPIO128__FUNC_PWM_0 (MTK_PIN_NO(128) | 2) +#define PINMUX_GPIO128__FUNC_TP_UCTS2_AO (MTK_PIN_NO(128) | 3) +#define PINMUX_GPIO128__FUNC_UCTS1 (MTK_PIN_NO(128) | 4) +#define PINMUX_GPIO128__FUNC_SCL_6306 (MTK_PIN_NO(128) | 5) +#define PINMUX_GPIO128__FUNC_DBG_MON_A16 (MTK_PIN_NO(128) | 7) + +#define PINMUX_GPIO129__FUNC_GPIO129 (MTK_PIN_NO(129) | 0) +#define PINMUX_GPIO129__FUNC_CMFLASH3 (MTK_PIN_NO(129) | 1) +#define PINMUX_GPIO129__FUNC_PWM_1 (MTK_PIN_NO(129) | 2) +#define PINMUX_GPIO129__FUNC_TP_URTS2_AO (MTK_PIN_NO(129) | 3) +#define PINMUX_GPIO129__FUNC_URTS1 (MTK_PIN_NO(129) | 4) +#define PINMUX_GPIO129__FUNC_SDA_6306 (MTK_PIN_NO(129) | 5) +#define PINMUX_GPIO129__FUNC_DBG_MON_A17 (MTK_PIN_NO(129) | 7) + +#define PINMUX_GPIO130__FUNC_GPIO130 (MTK_PIN_NO(130) | 0) +#define PINMUX_GPIO130__FUNC_CMVREF0 (MTK_PIN_NO(130) | 1) +#define PINMUX_GPIO130__FUNC_ANT_SEL10 (MTK_PIN_NO(130) | 2) +#define PINMUX_GPIO130__FUNC_SCP_JTAG0_TDO (MTK_PIN_NO(130) | 3) +#define PINMUX_GPIO130__FUNC_MD32_0_JTAG_TDO (MTK_PIN_NO(130) | 4) +#define PINMUX_GPIO130__FUNC_SCL11 (MTK_PIN_NO(130) | 5) +#define PINMUX_GPIO130__FUNC_SPI5_B_CLK (MTK_PIN_NO(130) | 6) +#define PINMUX_GPIO130__FUNC_DBG_MON_A22 (MTK_PIN_NO(130) | 7) + +#define PINMUX_GPIO131__FUNC_GPIO131 (MTK_PIN_NO(131) | 0) +#define PINMUX_GPIO131__FUNC_CMVREF1 (MTK_PIN_NO(131) | 1) +#define PINMUX_GPIO131__FUNC_ANT_SEL11 (MTK_PIN_NO(131) | 2) +#define PINMUX_GPIO131__FUNC_SCP_JTAG0_TDI (MTK_PIN_NO(131) | 3) +#define PINMUX_GPIO131__FUNC_MD32_0_JTAG_TDI (MTK_PIN_NO(131) | 4) +#define PINMUX_GPIO131__FUNC_SDA11 (MTK_PIN_NO(131) | 5) +#define PINMUX_GPIO131__FUNC_SPI5_B_MO (MTK_PIN_NO(131) | 6) +#define PINMUX_GPIO131__FUNC_DBG_MON_A25 (MTK_PIN_NO(131) | 7) + +#define PINMUX_GPIO132__FUNC_GPIO132 (MTK_PIN_NO(132) | 0) +#define PINMUX_GPIO132__FUNC_CMVREF2 (MTK_PIN_NO(132) | 1) +#define PINMUX_GPIO132__FUNC_ANT_SEL12 (MTK_PIN_NO(132) | 2) +#define PINMUX_GPIO132__FUNC_SCP_JTAG0_TMS (MTK_PIN_NO(132) | 3) +#define PINMUX_GPIO132__FUNC_MD32_0_JTAG_TMS (MTK_PIN_NO(132) | 4) +#define PINMUX_GPIO132__FUNC_DBG_MON_A28 (MTK_PIN_NO(132) | 7) + +#define PINMUX_GPIO133__FUNC_GPIO133 (MTK_PIN_NO(133) | 0) +#define PINMUX_GPIO133__FUNC_CMVREF3 (MTK_PIN_NO(133) | 1) +#define PINMUX_GPIO133__FUNC_GPS_L1_ELNA_EN (MTK_PIN_NO(133) | 2) +#define PINMUX_GPIO133__FUNC_SCP_JTAG0_TCK (MTK_PIN_NO(133) | 3) +#define PINMUX_GPIO133__FUNC_MD32_0_JTAG_TCK (MTK_PIN_NO(133) | 4) +#define PINMUX_GPIO133__FUNC_SPI5_B_CSB (MTK_PIN_NO(133) | 6) +#define PINMUX_GPIO133__FUNC_DBG_MON_A23 (MTK_PIN_NO(133) | 7) + +#define PINMUX_GPIO134__FUNC_GPIO134 (MTK_PIN_NO(134) | 0) +#define PINMUX_GPIO134__FUNC_CMVREF4 (MTK_PIN_NO(134) | 1) +#define PINMUX_GPIO134__FUNC_SCP_JTAG0_TRSTN (MTK_PIN_NO(134) | 3) +#define PINMUX_GPIO134__FUNC_MD32_0_JTAG_TRST (MTK_PIN_NO(134) | 4) +#define PINMUX_GPIO134__FUNC_DBG_MON_A26 (MTK_PIN_NO(134) | 7) + +#define PINMUX_GPIO135__FUNC_GPIO135 (MTK_PIN_NO(135) | 0) +#define PINMUX_GPIO135__FUNC_PWM_0 (MTK_PIN_NO(135) | 1) +#define PINMUX_GPIO135__FUNC_SRCLKENAI1 (MTK_PIN_NO(135) | 2) +#define PINMUX_GPIO135__FUNC_MD_URXD0 (MTK_PIN_NO(135) | 3) +#define PINMUX_GPIO135__FUNC_MD32_0_RXD (MTK_PIN_NO(135) | 4) +#define PINMUX_GPIO135__FUNC_CONN_TCXOENA_REQ (MTK_PIN_NO(135) | 5) +#define PINMUX_GPIO135__FUNC_DBG_MON_A29 (MTK_PIN_NO(135) | 7) + +#define PINMUX_GPIO136__FUNC_GPIO136 (MTK_PIN_NO(136) | 0) +#define PINMUX_GPIO136__FUNC_CMMCLK3 (MTK_PIN_NO(136) | 1) +#define PINMUX_GPIO136__FUNC_CLKM1 (MTK_PIN_NO(136) | 2) +#define PINMUX_GPIO136__FUNC_MD_UTXD0 (MTK_PIN_NO(136) | 3) +#define PINMUX_GPIO136__FUNC_MD32_0_TXD (MTK_PIN_NO(136) | 4) +#define PINMUX_GPIO136__FUNC_SPI5_B_MI (MTK_PIN_NO(136) | 6) +#define PINMUX_GPIO136__FUNC_DBG_MON_A24 (MTK_PIN_NO(136) | 7) + +#define PINMUX_GPIO137__FUNC_GPIO137 (MTK_PIN_NO(137) | 0) +#define PINMUX_GPIO137__FUNC_CMMCLK4 (MTK_PIN_NO(137) | 1) +#define PINMUX_GPIO137__FUNC_CLKM2 (MTK_PIN_NO(137) | 2) +#define PINMUX_GPIO137__FUNC_MD_URXD1 (MTK_PIN_NO(137) | 3) +#define PINMUX_GPIO137__FUNC_CONN_UART0_RXD (MTK_PIN_NO(137) | 6) +#define PINMUX_GPIO137__FUNC_DBG_MON_A27 (MTK_PIN_NO(137) | 7) + +#define PINMUX_GPIO138__FUNC_GPIO138 (MTK_PIN_NO(138) | 0) +#define PINMUX_GPIO138__FUNC_CMMCLK5 (MTK_PIN_NO(138) | 1) +#define PINMUX_GPIO138__FUNC_CLKM3 (MTK_PIN_NO(138) | 2) +#define PINMUX_GPIO138__FUNC_MD_UTXD1 (MTK_PIN_NO(138) | 3) +#define PINMUX_GPIO138__FUNC_CONN_UART0_TXD (MTK_PIN_NO(138) | 6) +#define PINMUX_GPIO138__FUNC_DBG_MON_A30 (MTK_PIN_NO(138) | 7) + +#define PINMUX_GPIO139__FUNC_GPIO139 (MTK_PIN_NO(139) | 0) +#define PINMUX_GPIO139__FUNC_SCL4 (MTK_PIN_NO(139) | 1) +#define PINMUX_GPIO139__FUNC_DBG_MON_A21 (MTK_PIN_NO(139) | 7) + +#define PINMUX_GPIO140__FUNC_GPIO140 (MTK_PIN_NO(140) | 0) +#define PINMUX_GPIO140__FUNC_SDA4 (MTK_PIN_NO(140) | 1) +#define PINMUX_GPIO140__FUNC_DBG_MON_A20 (MTK_PIN_NO(140) | 7) + +#define PINMUX_GPIO141__FUNC_GPIO141 (MTK_PIN_NO(141) | 0) +#define PINMUX_GPIO141__FUNC_SCL2 (MTK_PIN_NO(141) | 1) +#define PINMUX_GPIO141__FUNC_DBG_MON_A18 (MTK_PIN_NO(141) | 7) + +#define PINMUX_GPIO142__FUNC_GPIO142 (MTK_PIN_NO(142) | 0) +#define PINMUX_GPIO142__FUNC_SDA2 (MTK_PIN_NO(142) | 1) +#define PINMUX_GPIO142__FUNC_DBG_MON_A19 (MTK_PIN_NO(142) | 7) + +#define PINMUX_GPIO143__FUNC_GPIO143 (MTK_PIN_NO(143) | 0) +#define PINMUX_GPIO143__FUNC_CMVREF0 (MTK_PIN_NO(143) | 1) +#define PINMUX_GPIO143__FUNC_SPI3_CLK (MTK_PIN_NO(143) | 2) +#define PINMUX_GPIO143__FUNC_ADSP_JTAG1_TDO (MTK_PIN_NO(143) | 3) +#define PINMUX_GPIO143__FUNC_SCP_JTAG1_TDO (MTK_PIN_NO(143) | 4) +#define PINMUX_GPIO143__FUNC_DBG_MON_A31 (MTK_PIN_NO(143) | 7) + +#define PINMUX_GPIO144__FUNC_GPIO144 (MTK_PIN_NO(144) | 0) +#define PINMUX_GPIO144__FUNC_CMVREF1 (MTK_PIN_NO(144) | 1) +#define PINMUX_GPIO144__FUNC_SPI3_CSB (MTK_PIN_NO(144) | 2) +#define PINMUX_GPIO144__FUNC_ADSP_JTAG1_TDI (MTK_PIN_NO(144) | 3) +#define PINMUX_GPIO144__FUNC_SCP_JTAG1_TDI (MTK_PIN_NO(144) | 4) + +#define PINMUX_GPIO145__FUNC_GPIO145 (MTK_PIN_NO(145) | 0) +#define PINMUX_GPIO145__FUNC_CMVREF2 (MTK_PIN_NO(145) | 1) +#define PINMUX_GPIO145__FUNC_SPI3_MI (MTK_PIN_NO(145) | 2) +#define PINMUX_GPIO145__FUNC_ADSP_JTAG1_TMS (MTK_PIN_NO(145) | 3) +#define PINMUX_GPIO145__FUNC_SCP_JTAG1_TMS (MTK_PIN_NO(145) | 4) + +#define PINMUX_GPIO146__FUNC_GPIO146 (MTK_PIN_NO(146) | 0) +#define PINMUX_GPIO146__FUNC_CMVREF3 (MTK_PIN_NO(146) | 1) +#define PINMUX_GPIO146__FUNC_SPI3_MO (MTK_PIN_NO(146) | 2) +#define PINMUX_GPIO146__FUNC_ADSP_JTAG1_TCK (MTK_PIN_NO(146) | 3) +#define PINMUX_GPIO146__FUNC_SCP_JTAG1_TCK (MTK_PIN_NO(146) | 4) +#define PINMUX_GPIO146__FUNC_DBG_MON_A32 (MTK_PIN_NO(146) | 7) + +#define PINMUX_GPIO147__FUNC_GPIO147 (MTK_PIN_NO(147) | 0) +#define PINMUX_GPIO147__FUNC_CMVREF4 (MTK_PIN_NO(147) | 1) +#define PINMUX_GPIO147__FUNC_EXT_FRAME_SYNC (MTK_PIN_NO(147) | 2) +#define PINMUX_GPIO147__FUNC_ADSP_JTAG1_TRSTN (MTK_PIN_NO(147) | 3) +#define PINMUX_GPIO147__FUNC_SCP_JTAG1_TRSTN (MTK_PIN_NO(147) | 4) + +#define PINMUX_GPIO148__FUNC_GPIO148 (MTK_PIN_NO(148) | 0) +#define PINMUX_GPIO148__FUNC_PWM_1 (MTK_PIN_NO(148) | 1) +#define PINMUX_GPIO148__FUNC_AGPS_SYNC (MTK_PIN_NO(148) | 2) +#define PINMUX_GPIO148__FUNC_CMMCLK5 (MTK_PIN_NO(148) | 3) + +#define PINMUX_GPIO149__FUNC_GPIO149 (MTK_PIN_NO(149) | 0) +#define PINMUX_GPIO149__FUNC_CMMCLK0 (MTK_PIN_NO(149) | 1) +#define PINMUX_GPIO149__FUNC_CLKM0 (MTK_PIN_NO(149) | 2) +#define PINMUX_GPIO149__FUNC_MD32_0_GPIO0 (MTK_PIN_NO(149) | 3) + +#define PINMUX_GPIO150__FUNC_GPIO150 (MTK_PIN_NO(150) | 0) +#define PINMUX_GPIO150__FUNC_CMMCLK1 (MTK_PIN_NO(150) | 1) +#define PINMUX_GPIO150__FUNC_CLKM1 (MTK_PIN_NO(150) | 2) +#define PINMUX_GPIO150__FUNC_MD32_0_GPIO1 (MTK_PIN_NO(150) | 3) +#define PINMUX_GPIO150__FUNC_CONN_MCU_AICE_TMSC (MTK_PIN_NO(150) | 7) + +#define PINMUX_GPIO151__FUNC_GPIO151 (MTK_PIN_NO(151) | 0) +#define PINMUX_GPIO151__FUNC_CMMCLK2 (MTK_PIN_NO(151) | 1) +#define PINMUX_GPIO151__FUNC_CLKM2 (MTK_PIN_NO(151) | 2) +#define PINMUX_GPIO151__FUNC_MD32_0_GPIO2 (MTK_PIN_NO(151) | 3) +#define PINMUX_GPIO151__FUNC_CONN_MCU_AICE_TCKC (MTK_PIN_NO(151) | 7) + +#define PINMUX_GPIO152__FUNC_GPIO152 (MTK_PIN_NO(152) | 0) +#define PINMUX_GPIO152__FUNC_KPROW1 (MTK_PIN_NO(152) | 1) +#define PINMUX_GPIO152__FUNC_PWM_2 (MTK_PIN_NO(152) | 2) +#define PINMUX_GPIO152__FUNC_IDDIG (MTK_PIN_NO(152) | 3) +#define PINMUX_GPIO152__FUNC_MBISTREADEN_TRIGGER (MTK_PIN_NO(152) | 6) +#define PINMUX_GPIO152__FUNC_DBG_MON_B9 (MTK_PIN_NO(152) | 7) + +#define PINMUX_GPIO153__FUNC_GPIO153 (MTK_PIN_NO(153) | 0) +#define PINMUX_GPIO153__FUNC_KPROW0 (MTK_PIN_NO(153) | 1) +#define PINMUX_GPIO153__FUNC_DBG_MON_B8 (MTK_PIN_NO(153) | 7) + +#define PINMUX_GPIO154__FUNC_GPIO154 (MTK_PIN_NO(154) | 0) +#define PINMUX_GPIO154__FUNC_KPCOL0 (MTK_PIN_NO(154) | 1) +#define PINMUX_GPIO154__FUNC_DBG_MON_B6 (MTK_PIN_NO(154) | 7) + +#define PINMUX_GPIO155__FUNC_GPIO155 (MTK_PIN_NO(155) | 0) +#define PINMUX_GPIO155__FUNC_KPCOL1 (MTK_PIN_NO(155) | 1) +#define PINMUX_GPIO155__FUNC_PWM_3 (MTK_PIN_NO(155) | 2) +#define PINMUX_GPIO155__FUNC_USB_DRVVBUS (MTK_PIN_NO(155) | 3) +#define PINMUX_GPIO155__FUNC_CONN_TCXOENA_REQ (MTK_PIN_NO(155) | 4) +#define PINMUX_GPIO155__FUNC_MBISTWRITEEN_TRIGGER (MTK_PIN_NO(155) | 6) +#define PINMUX_GPIO155__FUNC_DBG_MON_B7 (MTK_PIN_NO(155) | 7) + +#define PINMUX_GPIO156__FUNC_GPIO156 (MTK_PIN_NO(156) | 0) +#define PINMUX_GPIO156__FUNC_SPI1_A_CLK (MTK_PIN_NO(156) | 1) +#define PINMUX_GPIO156__FUNC_SCP_SPI1_A_CK (MTK_PIN_NO(156) | 2) +#define PINMUX_GPIO156__FUNC_MRG_CLK (MTK_PIN_NO(156) | 3) +#define PINMUX_GPIO156__FUNC_AGPS_SYNC (MTK_PIN_NO(156) | 4) +#define PINMUX_GPIO156__FUNC_MD_URXD0 (MTK_PIN_NO(156) | 5) +#define PINMUX_GPIO156__FUNC_UDI_TMS (MTK_PIN_NO(156) | 6) +#define PINMUX_GPIO156__FUNC_DBG_MON_B10 (MTK_PIN_NO(156) | 7) + +#define PINMUX_GPIO157__FUNC_GPIO157 (MTK_PIN_NO(157) | 0) +#define PINMUX_GPIO157__FUNC_SPI1_A_CSB (MTK_PIN_NO(157) | 1) +#define PINMUX_GPIO157__FUNC_SCP_SPI1_A_CS (MTK_PIN_NO(157) | 2) +#define PINMUX_GPIO157__FUNC_MRG_SYNC (MTK_PIN_NO(157) | 3) +#define PINMUX_GPIO157__FUNC_EXT_FRAME_SYNC (MTK_PIN_NO(157) | 4) +#define PINMUX_GPIO157__FUNC_MD_UTXD0 (MTK_PIN_NO(157) | 5) +#define PINMUX_GPIO157__FUNC_UDI_TCK (MTK_PIN_NO(157) | 6) +#define PINMUX_GPIO157__FUNC_DBG_MON_B11 (MTK_PIN_NO(157) | 7) + +#define PINMUX_GPIO158__FUNC_GPIO158 (MTK_PIN_NO(158) | 0) +#define PINMUX_GPIO158__FUNC_SPI1_A_MI (MTK_PIN_NO(158) | 1) +#define PINMUX_GPIO158__FUNC_SCP_SPI1_A_MI (MTK_PIN_NO(158) | 2) +#define PINMUX_GPIO158__FUNC_MRG_DI (MTK_PIN_NO(158) | 3) +#define PINMUX_GPIO158__FUNC_PTA_RXD (MTK_PIN_NO(158) | 4) +#define PINMUX_GPIO158__FUNC_MD_URXD1 (MTK_PIN_NO(158) | 5) +#define PINMUX_GPIO158__FUNC_UDI_TDO (MTK_PIN_NO(158) | 6) +#define PINMUX_GPIO158__FUNC_DBG_MON_B12 (MTK_PIN_NO(158) | 7) + +#define PINMUX_GPIO159__FUNC_GPIO159 (MTK_PIN_NO(159) | 0) +#define PINMUX_GPIO159__FUNC_SPI1_A_MO (MTK_PIN_NO(159) | 1) +#define PINMUX_GPIO159__FUNC_SCP_SPI1_A_MO (MTK_PIN_NO(159) | 2) +#define PINMUX_GPIO159__FUNC_MRG_DO (MTK_PIN_NO(159) | 3) +#define PINMUX_GPIO159__FUNC_PTA_TXD (MTK_PIN_NO(159) | 4) +#define PINMUX_GPIO159__FUNC_MD_UTXD1 (MTK_PIN_NO(159) | 5) +#define PINMUX_GPIO159__FUNC_UDI_NTRST (MTK_PIN_NO(159) | 6) +#define PINMUX_GPIO159__FUNC_DBG_MON_B13 (MTK_PIN_NO(159) | 7) + +#define PINMUX_GPIO160__FUNC_GPIO160 (MTK_PIN_NO(160) | 0) +#define PINMUX_GPIO160__FUNC_SCL3 (MTK_PIN_NO(160) | 1) +#define PINMUX_GPIO160__FUNC_SCP_SCL1 (MTK_PIN_NO(160) | 3) +#define PINMUX_GPIO160__FUNC_DBG_MON_B14 (MTK_PIN_NO(160) | 7) + +#define PINMUX_GPIO161__FUNC_GPIO161 (MTK_PIN_NO(161) | 0) +#define PINMUX_GPIO161__FUNC_SDA3 (MTK_PIN_NO(161) | 1) +#define PINMUX_GPIO161__FUNC_SCP_SDA1 (MTK_PIN_NO(161) | 3) +#define PINMUX_GPIO161__FUNC_DBG_MON_B15 (MTK_PIN_NO(161) | 7) + +#define PINMUX_GPIO162__FUNC_GPIO162 (MTK_PIN_NO(162) | 0) +#define PINMUX_GPIO162__FUNC_ANT_SEL0 (MTK_PIN_NO(162) | 1) +#define PINMUX_GPIO162__FUNC_GPS_L1_ELNA_EN (MTK_PIN_NO(162) | 2) +#define PINMUX_GPIO162__FUNC_UDI_TDI (MTK_PIN_NO(162) | 6) +#define PINMUX_GPIO162__FUNC_DBG_MON_B16 (MTK_PIN_NO(162) | 7) + +#define PINMUX_GPIO163__FUNC_GPIO163 (MTK_PIN_NO(163) | 0) +#define PINMUX_GPIO163__FUNC_ANT_SEL1 (MTK_PIN_NO(163) | 1) +#define PINMUX_GPIO163__FUNC_CONN_TCXOENA_REQ (MTK_PIN_NO(163) | 2) +#define PINMUX_GPIO163__FUNC_DBG_MON_B17 (MTK_PIN_NO(163) | 7) + +#define PINMUX_GPIO164__FUNC_GPIO164 (MTK_PIN_NO(164) | 0) +#define PINMUX_GPIO164__FUNC_ANT_SEL2 (MTK_PIN_NO(164) | 1) +#define PINMUX_GPIO164__FUNC_SCP_SPI1_B_CK (MTK_PIN_NO(164) | 2) +#define PINMUX_GPIO164__FUNC_TP_URXD1_AO (MTK_PIN_NO(164) | 3) +#define PINMUX_GPIO164__FUNC_UCTS0 (MTK_PIN_NO(164) | 5) +#define PINMUX_GPIO164__FUNC_DBG_MON_B18 (MTK_PIN_NO(164) | 7) + +#define PINMUX_GPIO165__FUNC_GPIO165 (MTK_PIN_NO(165) | 0) +#define PINMUX_GPIO165__FUNC_ANT_SEL3 (MTK_PIN_NO(165) | 1) +#define PINMUX_GPIO165__FUNC_SCP_SPI1_B_CS (MTK_PIN_NO(165) | 2) +#define PINMUX_GPIO165__FUNC_TP_UTXD1_AO (MTK_PIN_NO(165) | 3) +#define PINMUX_GPIO165__FUNC_CONN_TCXOENA_REQ (MTK_PIN_NO(165) | 4) +#define PINMUX_GPIO165__FUNC_URTS0 (MTK_PIN_NO(165) | 5) +#define PINMUX_GPIO165__FUNC_DBG_MON_B19 (MTK_PIN_NO(165) | 7) + +#define PINMUX_GPIO166__FUNC_GPIO166 (MTK_PIN_NO(166) | 0) +#define PINMUX_GPIO166__FUNC_ANT_SEL4 (MTK_PIN_NO(166) | 1) +#define PINMUX_GPIO166__FUNC_SCP_SPI1_B_MI (MTK_PIN_NO(166) | 2) +#define PINMUX_GPIO166__FUNC_TP_URXD2_AO (MTK_PIN_NO(166) | 3) +#define PINMUX_GPIO166__FUNC_SRCLKENAI1 (MTK_PIN_NO(166) | 4) +#define PINMUX_GPIO166__FUNC_UCTS1 (MTK_PIN_NO(166) | 5) +#define PINMUX_GPIO166__FUNC_DBG_MON_B20 (MTK_PIN_NO(166) | 7) + +#define PINMUX_GPIO167__FUNC_GPIO167 (MTK_PIN_NO(167) | 0) +#define PINMUX_GPIO167__FUNC_ANT_SEL5 (MTK_PIN_NO(167) | 1) +#define PINMUX_GPIO167__FUNC_SCP_SPI1_B_MO (MTK_PIN_NO(167) | 2) +#define PINMUX_GPIO167__FUNC_TP_UTXD2_AO (MTK_PIN_NO(167) | 3) +#define PINMUX_GPIO167__FUNC_SRCLKENAI0 (MTK_PIN_NO(167) | 4) +#define PINMUX_GPIO167__FUNC_URTS1 (MTK_PIN_NO(167) | 5) +#define PINMUX_GPIO167__FUNC_DBG_MON_B21 (MTK_PIN_NO(167) | 7) + +#define PINMUX_GPIO168__FUNC_GPIO168 (MTK_PIN_NO(168) | 0) +#define PINMUX_GPIO168__FUNC_ANT_SEL6 (MTK_PIN_NO(168) | 1) +#define PINMUX_GPIO168__FUNC_SPI0_B_CLK (MTK_PIN_NO(168) | 2) +#define PINMUX_GPIO168__FUNC_TP_UCTS1_AO (MTK_PIN_NO(168) | 3) +#define PINMUX_GPIO168__FUNC_KPCOL2 (MTK_PIN_NO(168) | 4) +#define PINMUX_GPIO168__FUNC_MD_UCTS0 (MTK_PIN_NO(168) | 5) +#define PINMUX_GPIO168__FUNC_SCL11 (MTK_PIN_NO(168) | 6) +#define PINMUX_GPIO168__FUNC_DBG_MON_B22 (MTK_PIN_NO(168) | 7) + +#define PINMUX_GPIO169__FUNC_GPIO169 (MTK_PIN_NO(169) | 0) +#define PINMUX_GPIO169__FUNC_ANT_SEL7 (MTK_PIN_NO(169) | 1) +#define PINMUX_GPIO169__FUNC_SPI0_B_CSB (MTK_PIN_NO(169) | 2) +#define PINMUX_GPIO169__FUNC_TP_URTS1_AO (MTK_PIN_NO(169) | 3) +#define PINMUX_GPIO169__FUNC_KPROW2 (MTK_PIN_NO(169) | 4) +#define PINMUX_GPIO169__FUNC_MD_URTS0 (MTK_PIN_NO(169) | 5) +#define PINMUX_GPIO169__FUNC_SDA11 (MTK_PIN_NO(169) | 6) +#define PINMUX_GPIO169__FUNC_DBG_MON_B23 (MTK_PIN_NO(169) | 7) + +#define PINMUX_GPIO170__FUNC_GPIO170 (MTK_PIN_NO(170) | 0) +#define PINMUX_GPIO170__FUNC_ANT_SEL8 (MTK_PIN_NO(170) | 1) +#define PINMUX_GPIO170__FUNC_SPI0_B_MI (MTK_PIN_NO(170) | 2) +#define PINMUX_GPIO170__FUNC_TP_UCTS2_AO (MTK_PIN_NO(170) | 3) +#define PINMUX_GPIO170__FUNC_SRCLKENAI1 (MTK_PIN_NO(170) | 4) +#define PINMUX_GPIO170__FUNC_MD_UCTS1 (MTK_PIN_NO(170) | 5) +#define PINMUX_GPIO170__FUNC_DBG_MON_B24 (MTK_PIN_NO(170) | 7) + +#define PINMUX_GPIO171__FUNC_GPIO171 (MTK_PIN_NO(171) | 0) +#define PINMUX_GPIO171__FUNC_ANT_SEL9 (MTK_PIN_NO(171) | 1) +#define PINMUX_GPIO171__FUNC_SPI0_B_MO (MTK_PIN_NO(171) | 2) +#define PINMUX_GPIO171__FUNC_TP_URTS2_AO (MTK_PIN_NO(171) | 3) +#define PINMUX_GPIO171__FUNC_SRCLKENAI0 (MTK_PIN_NO(171) | 4) +#define PINMUX_GPIO171__FUNC_MD_URTS1 (MTK_PIN_NO(171) | 5) +#define PINMUX_GPIO171__FUNC_DBG_MON_B25 (MTK_PIN_NO(171) | 7) + +#define PINMUX_GPIO172__FUNC_GPIO172 (MTK_PIN_NO(172) | 0) +#define PINMUX_GPIO172__FUNC_CONN_TOP_CLK (MTK_PIN_NO(172) | 1) +#define PINMUX_GPIO172__FUNC_AUXIF_CLK0 (MTK_PIN_NO(172) | 2) +#define PINMUX_GPIO172__FUNC_DBG_MON_B29 (MTK_PIN_NO(172) | 7) + +#define PINMUX_GPIO173__FUNC_GPIO173 (MTK_PIN_NO(173) | 0) +#define PINMUX_GPIO173__FUNC_CONN_TOP_DATA (MTK_PIN_NO(173) | 1) +#define PINMUX_GPIO173__FUNC_AUXIF_ST0 (MTK_PIN_NO(173) | 2) +#define PINMUX_GPIO173__FUNC_DBG_MON_B30 (MTK_PIN_NO(173) | 7) + +#define PINMUX_GPIO174__FUNC_GPIO174 (MTK_PIN_NO(174) | 0) +#define PINMUX_GPIO174__FUNC_CONN_HRST_B (MTK_PIN_NO(174) | 1) +#define PINMUX_GPIO174__FUNC_DBG_MON_B28 (MTK_PIN_NO(174) | 7) + +#define PINMUX_GPIO175__FUNC_GPIO175 (MTK_PIN_NO(175) | 0) +#define PINMUX_GPIO175__FUNC_CONN_WB_PTA (MTK_PIN_NO(175) | 1) +#define PINMUX_GPIO175__FUNC_DBG_MON_B31 (MTK_PIN_NO(175) | 7) + +#define PINMUX_GPIO176__FUNC_GPIO176 (MTK_PIN_NO(176) | 0) +#define PINMUX_GPIO176__FUNC_CONN_BT_CLK (MTK_PIN_NO(176) | 1) +#define PINMUX_GPIO176__FUNC_AUXIF_CLK1 (MTK_PIN_NO(176) | 2) +#define PINMUX_GPIO176__FUNC_DBG_MON_B26 (MTK_PIN_NO(176) | 7) + +#define PINMUX_GPIO177__FUNC_GPIO177 (MTK_PIN_NO(177) | 0) +#define PINMUX_GPIO177__FUNC_CONN_BT_DATA (MTK_PIN_NO(177) | 1) +#define PINMUX_GPIO177__FUNC_AUXIF_ST1 (MTK_PIN_NO(177) | 2) +#define PINMUX_GPIO177__FUNC_DBG_MON_B27 (MTK_PIN_NO(177) | 7) + +#define PINMUX_GPIO178__FUNC_GPIO178 (MTK_PIN_NO(178) | 0) +#define PINMUX_GPIO178__FUNC_CONN_WF_CTRL0 (MTK_PIN_NO(178) | 1) + +#define PINMUX_GPIO179__FUNC_GPIO179 (MTK_PIN_NO(179) | 0) +#define PINMUX_GPIO179__FUNC_CONN_WF_CTRL1 (MTK_PIN_NO(179) | 1) +#define PINMUX_GPIO179__FUNC_UFS_MPHY_SCL (MTK_PIN_NO(179) | 2) + +#define PINMUX_GPIO180__FUNC_GPIO180 (MTK_PIN_NO(180) | 0) +#define PINMUX_GPIO180__FUNC_CONN_WF_CTRL2 (MTK_PIN_NO(180) | 1) +#define PINMUX_GPIO180__FUNC_UFS_MPHY_SDA (MTK_PIN_NO(180) | 2) + +#define PINMUX_GPIO181__FUNC_GPIO181 (MTK_PIN_NO(181) | 0) +#define PINMUX_GPIO181__FUNC_CONN_WF_CTRL3 (MTK_PIN_NO(181) | 1) + +#define PINMUX_GPIO182__FUNC_GPIO182 (MTK_PIN_NO(182) | 0) +#define PINMUX_GPIO182__FUNC_CONN_WF_CTRL4 (MTK_PIN_NO(182) | 1) + +#define PINMUX_GPIO183__FUNC_GPIO183 (MTK_PIN_NO(183) | 0) +#define PINMUX_GPIO183__FUNC_MSDC0_CMD (MTK_PIN_NO(183) | 1) + +#define PINMUX_GPIO184__FUNC_GPIO184 (MTK_PIN_NO(184) | 0) +#define PINMUX_GPIO184__FUNC_MSDC0_DAT0 (MTK_PIN_NO(184) | 1) + +#define PINMUX_GPIO185__FUNC_GPIO185 (MTK_PIN_NO(185) | 0) +#define PINMUX_GPIO185__FUNC_MSDC0_DAT2 (MTK_PIN_NO(185) | 1) + +#define PINMUX_GPIO186__FUNC_GPIO186 (MTK_PIN_NO(186) | 0) +#define PINMUX_GPIO186__FUNC_MSDC0_DAT4 (MTK_PIN_NO(186) | 1) + +#define PINMUX_GPIO187__FUNC_GPIO187 (MTK_PIN_NO(187) | 0) +#define PINMUX_GPIO187__FUNC_MSDC0_DAT6 (MTK_PIN_NO(187) | 1) + +#define PINMUX_GPIO188__FUNC_GPIO188 (MTK_PIN_NO(188) | 0) +#define PINMUX_GPIO188__FUNC_MSDC0_DAT1 (MTK_PIN_NO(188) | 1) + +#define PINMUX_GPIO189__FUNC_GPIO189 (MTK_PIN_NO(189) | 0) +#define PINMUX_GPIO189__FUNC_MSDC0_DAT5 (MTK_PIN_NO(189) | 1) + +#define PINMUX_GPIO190__FUNC_GPIO190 (MTK_PIN_NO(190) | 0) +#define PINMUX_GPIO190__FUNC_MSDC0_DAT7 (MTK_PIN_NO(190) | 1) + +#define PINMUX_GPIO191__FUNC_GPIO191 (MTK_PIN_NO(191) | 0) +#define PINMUX_GPIO191__FUNC_MSDC0_DSL (MTK_PIN_NO(191) | 1) +#define PINMUX_GPIO191__FUNC_GPS_L1_ELNA_EN (MTK_PIN_NO(191) | 2) +#define PINMUX_GPIO191__FUNC_IDDIG (MTK_PIN_NO(191) | 3) +#define PINMUX_GPIO191__FUNC_DMIC_CLK (MTK_PIN_NO(191) | 4) + +#define PINMUX_GPIO192__FUNC_GPIO192 (MTK_PIN_NO(192) | 0) +#define PINMUX_GPIO192__FUNC_MSDC0_CLK (MTK_PIN_NO(192) | 1) +#define PINMUX_GPIO192__FUNC_USB_DRVVBUS (MTK_PIN_NO(192) | 3) +#define PINMUX_GPIO192__FUNC_DMIC_DAT (MTK_PIN_NO(192) | 4) + +#define PINMUX_GPIO193__FUNC_GPIO193 (MTK_PIN_NO(193) | 0) +#define PINMUX_GPIO193__FUNC_MSDC0_DAT3 (MTK_PIN_NO(193) | 1) + +#define PINMUX_GPIO194__FUNC_GPIO194 (MTK_PIN_NO(194) | 0) +#define PINMUX_GPIO194__FUNC_MSDC0_RSTB (MTK_PIN_NO(194) | 1) + +#define PINMUX_GPIO195__FUNC_GPIO195 (MTK_PIN_NO(195) | 0) +#define PINMUX_GPIO195__FUNC_SCP_VREQ_VAO (MTK_PIN_NO(195) | 1) +#define PINMUX_GPIO195__FUNC_DVFSRC_EXT_REQ (MTK_PIN_NO(195) | 2) + +#define PINMUX_GPIO196__FUNC_GPIO196 (MTK_PIN_NO(196) | 0) +#define PINMUX_GPIO196__FUNC_AUD_DAT_MOSI2 (MTK_PIN_NO(196) | 1) + +#define PINMUX_GPIO197__FUNC_GPIO197 (MTK_PIN_NO(197) | 0) +#define PINMUX_GPIO197__FUNC_AUD_NLE_MOSI1 (MTK_PIN_NO(197) | 1) +#define PINMUX_GPIO197__FUNC_AUD_CLK_MISO (MTK_PIN_NO(197) | 2) +#define PINMUX_GPIO197__FUNC_I2S2_MCK (MTK_PIN_NO(197) | 3) +#define PINMUX_GPIO197__FUNC_I2S6_MCK (MTK_PIN_NO(197) | 4) +#define PINMUX_GPIO197__FUNC_I2S8_MCK (MTK_PIN_NO(197) | 5) + +#define PINMUX_GPIO198__FUNC_GPIO198 (MTK_PIN_NO(198) | 0) +#define PINMUX_GPIO198__FUNC_AUD_NLE_MOSI0 (MTK_PIN_NO(198) | 1) +#define PINMUX_GPIO198__FUNC_AUD_SYNC_MISO (MTK_PIN_NO(198) | 2) +#define PINMUX_GPIO198__FUNC_I2S2_BCK (MTK_PIN_NO(198) | 3) +#define PINMUX_GPIO198__FUNC_I2S6_BCK (MTK_PIN_NO(198) | 4) +#define PINMUX_GPIO198__FUNC_I2S8_BCK (MTK_PIN_NO(198) | 5) + +#define PINMUX_GPIO199__FUNC_GPIO199 (MTK_PIN_NO(199) | 0) +#define PINMUX_GPIO199__FUNC_AUD_DAT_MISO2 (MTK_PIN_NO(199) | 1) +#define PINMUX_GPIO199__FUNC_I2S2_DI2 (MTK_PIN_NO(199) | 3) + +#define PINMUX_GPIO200__FUNC_GPIO200 (MTK_PIN_NO(200) | 0) +#define PINMUX_GPIO200__FUNC_SCL6 (MTK_PIN_NO(200) | 1) +#define PINMUX_GPIO200__FUNC_SCP_SCL1 (MTK_PIN_NO(200) | 3) +#define PINMUX_GPIO200__FUNC_SCL_6306 (MTK_PIN_NO(200) | 4) +#define PINMUX_GPIO200__FUNC_DBG_MON_A4 (MTK_PIN_NO(200) | 7) + +#define PINMUX_GPIO201__FUNC_GPIO201 (MTK_PIN_NO(201) | 0) +#define PINMUX_GPIO201__FUNC_SDA6 (MTK_PIN_NO(201) | 1) +#define PINMUX_GPIO201__FUNC_SCP_SDA1 (MTK_PIN_NO(201) | 3) +#define PINMUX_GPIO201__FUNC_SDA_6306 (MTK_PIN_NO(201) | 4) +#define PINMUX_GPIO201__FUNC_DBG_MON_A5 (MTK_PIN_NO(201) | 7) + +#define PINMUX_GPIO202__FUNC_GPIO202 (MTK_PIN_NO(202) | 0) +#define PINMUX_GPIO202__FUNC_SCL5 (MTK_PIN_NO(202) | 1) + +#define PINMUX_GPIO203__FUNC_GPIO203 (MTK_PIN_NO(203) | 0) +#define PINMUX_GPIO203__FUNC_SDA5 (MTK_PIN_NO(203) | 1) + +#define PINMUX_GPIO204__FUNC_GPIO204 (MTK_PIN_NO(204) | 0) +#define PINMUX_GPIO204__FUNC_SCL0 (MTK_PIN_NO(204) | 1) +#define PINMUX_GPIO204__FUNC_SPI7_A_CLK (MTK_PIN_NO(204) | 6) +#define PINMUX_GPIO204__FUNC_DBG_MON_A2 (MTK_PIN_NO(204) | 7) + +#define PINMUX_GPIO205__FUNC_GPIO205 (MTK_PIN_NO(205) | 0) +#define PINMUX_GPIO205__FUNC_SDA0 (MTK_PIN_NO(205) | 1) +#define PINMUX_GPIO205__FUNC_SPI7_A_CSB (MTK_PIN_NO(205) | 6) +#define PINMUX_GPIO205__FUNC_DBG_MON_A3 (MTK_PIN_NO(205) | 7) + +#define PINMUX_GPIO206__FUNC_GPIO206 (MTK_PIN_NO(206) | 0) +#define PINMUX_GPIO206__FUNC_SRCLKENA0 (MTK_PIN_NO(206) | 1) + +#define PINMUX_GPIO207__FUNC_GPIO207 (MTK_PIN_NO(207) | 0) +#define PINMUX_GPIO207__FUNC_SRCLKENA1 (MTK_PIN_NO(207) | 1) + +#define PINMUX_GPIO208__FUNC_GPIO208 (MTK_PIN_NO(208) | 0) +#define PINMUX_GPIO208__FUNC_WATCHDOG (MTK_PIN_NO(208) | 1) + +#define PINMUX_GPIO209__FUNC_GPIO209 (MTK_PIN_NO(209) | 0) +#define PINMUX_GPIO209__FUNC_PWRAP_SPI0_MI (MTK_PIN_NO(209) | 1) +#define PINMUX_GPIO209__FUNC_PWRAP_SPI0_MO (MTK_PIN_NO(209) | 2) + +#define PINMUX_GPIO210__FUNC_GPIO210 (MTK_PIN_NO(210) | 0) +#define PINMUX_GPIO210__FUNC_PWRAP_SPI0_CSN (MTK_PIN_NO(210) | 1) + +#define PINMUX_GPIO211__FUNC_GPIO211 (MTK_PIN_NO(211) | 0) +#define PINMUX_GPIO211__FUNC_PWRAP_SPI0_MO (MTK_PIN_NO(211) | 1) +#define PINMUX_GPIO211__FUNC_PWRAP_SPI0_MI (MTK_PIN_NO(211) | 2) + +#define PINMUX_GPIO212__FUNC_GPIO212 (MTK_PIN_NO(212) | 0) +#define PINMUX_GPIO212__FUNC_PWRAP_SPI0_CK (MTK_PIN_NO(212) | 1) + +#define PINMUX_GPIO213__FUNC_GPIO213 (MTK_PIN_NO(213) | 0) +#define PINMUX_GPIO213__FUNC_RTC32K_CK (MTK_PIN_NO(213) | 1) + +#define PINMUX_GPIO214__FUNC_GPIO214 (MTK_PIN_NO(214) | 0) +#define PINMUX_GPIO214__FUNC_AUD_CLK_MOSI (MTK_PIN_NO(214) | 1) +#define PINMUX_GPIO214__FUNC_I2S1_MCK (MTK_PIN_NO(214) | 3) +#define PINMUX_GPIO214__FUNC_I2S7_MCK (MTK_PIN_NO(214) | 4) +#define PINMUX_GPIO214__FUNC_I2S9_MCK (MTK_PIN_NO(214) | 5) + +#define PINMUX_GPIO215__FUNC_GPIO215 (MTK_PIN_NO(215) | 0) +#define PINMUX_GPIO215__FUNC_AUD_SYNC_MOSI (MTK_PIN_NO(215) | 1) +#define PINMUX_GPIO215__FUNC_I2S1_BCK (MTK_PIN_NO(215) | 3) +#define PINMUX_GPIO215__FUNC_I2S7_BCK (MTK_PIN_NO(215) | 4) +#define PINMUX_GPIO215__FUNC_I2S9_BCK (MTK_PIN_NO(215) | 5) + +#define PINMUX_GPIO216__FUNC_GPIO216 (MTK_PIN_NO(216) | 0) +#define PINMUX_GPIO216__FUNC_AUD_DAT_MOSI0 (MTK_PIN_NO(216) | 1) +#define PINMUX_GPIO216__FUNC_I2S1_LRCK (MTK_PIN_NO(216) | 3) +#define PINMUX_GPIO216__FUNC_I2S7_LRCK (MTK_PIN_NO(216) | 4) +#define PINMUX_GPIO216__FUNC_I2S9_LRCK (MTK_PIN_NO(216) | 5) + +#define PINMUX_GPIO217__FUNC_GPIO217 (MTK_PIN_NO(217) | 0) +#define PINMUX_GPIO217__FUNC_AUD_DAT_MOSI1 (MTK_PIN_NO(217) | 1) +#define PINMUX_GPIO217__FUNC_I2S1_DO (MTK_PIN_NO(217) | 3) +#define PINMUX_GPIO217__FUNC_I2S7_DO (MTK_PIN_NO(217) | 4) +#define PINMUX_GPIO217__FUNC_I2S9_DO (MTK_PIN_NO(217) | 5) + +#define PINMUX_GPIO218__FUNC_GPIO218 (MTK_PIN_NO(218) | 0) +#define PINMUX_GPIO218__FUNC_AUD_DAT_MISO0 (MTK_PIN_NO(218) | 1) +#define PINMUX_GPIO218__FUNC_VOW_DAT_MISO (MTK_PIN_NO(218) | 2) +#define PINMUX_GPIO218__FUNC_I2S2_LRCK (MTK_PIN_NO(218) | 3) +#define PINMUX_GPIO218__FUNC_I2S6_LRCK (MTK_PIN_NO(218) | 4) +#define PINMUX_GPIO218__FUNC_I2S8_LRCK (MTK_PIN_NO(218) | 5) + +#define PINMUX_GPIO219__FUNC_GPIO219 (MTK_PIN_NO(219) | 0) +#define PINMUX_GPIO219__FUNC_AUD_DAT_MISO1 (MTK_PIN_NO(219) | 1) +#define PINMUX_GPIO219__FUNC_VOW_CLK_MISO (MTK_PIN_NO(219) | 2) +#define PINMUX_GPIO219__FUNC_I2S2_DI (MTK_PIN_NO(219) | 3) +#define PINMUX_GPIO219__FUNC_I2S6_DI (MTK_PIN_NO(219) | 4) +#define PINMUX_GPIO219__FUNC_I2S8_DI (MTK_PIN_NO(219) | 5) + +#endif /* __MT8192_PINFUNC_H */ -- 2.18.0 _______________________________________________ Linux-mediatek mailing list Linux-mediatek@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-mediatek From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-13.0 required=3.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_PATCH, MAILING_LIST_MULTI,SIGNED_OFF_BY,SPF_HELO_NONE,SPF_PASS,UNPARSEABLE_RELAY, UPPERCASE_50_75,URIBL_BLOCKED,USER_AGENT_GIT autolearn=unavailable autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id F17D8C433E0 for ; Fri, 7 Aug 2020 07:52:03 +0000 (UTC) Received: from merlin.infradead.org (merlin.infradead.org [205.233.59.134]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id A7209221E5 for ; Fri, 7 Aug 2020 07:52:03 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (2048-bit key) header.d=lists.infradead.org header.i=@lists.infradead.org header.b="rCGx97TJ"; dkim=fail reason="signature verification failed" (1024-bit key) header.d=mediatek.com header.i=@mediatek.com header.b="QiGzjhkF" DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org A7209221E5 Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=mediatek.com Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=merlin.20170209; h=Sender:Content-Transfer-Encoding: Content-Type:Cc:List-Subscribe:List-Help:List-Post:List-Archive: List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To:Message-ID:Date: Subject:To:From:Reply-To:Content-ID:Content-Description:Resent-Date: Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Owner; bh=4QM/a5N0s+VgAhSLux8+9aTKpEG8SuOSGnlhTXhJC8w=; b=rCGx97TJs5ZU/eEkGbk8VQ5po Ows9DZWT6Phm4byHQ4oZoQYw5TFnBjMHgCCkpwy6X62BtpfBHJ0D5PyZWb8jvncvHF2TjCedLUmCO HPpWTQlQqbwUd/8DLatNUU87bsbKIrDeBJfPFqqpwlSYJKLvF6qADu1JBcVGXy15dodfpn5/oIU81 gQtvt2ejcklEH/AZPP60fzsZ5LZrfhj914nDo9d2EkAoEfDfVxHV9+5AcniUzuNr+SHz1J0QfjuPd uzoPVTg3e7/so/nonn6PqtWRwAis4J0QFZRcaCDy88H3QbBYDPJeGRpjgeD7n/HU/Lr9I0UC3Z9Fn lYg9CkSCQ==; Received: from localhost ([::1] helo=merlin.infradead.org) by merlin.infradead.org with esmtp (Exim 4.92.3 #3 (Red Hat Linux)) id 1k3x8r-0000c4-PX; Fri, 07 Aug 2020 07:50:19 +0000 Received: from mailgw01.mediatek.com ([216.200.240.184]) by merlin.infradead.org with esmtps (Exim 4.92.3 #3 (Red Hat Linux)) id 1k3x8l-0000a4-59; Fri, 07 Aug 2020 07:50:14 +0000 X-UUID: 81536eaed0ee4ff49e048b819c0b8a26-20200806 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=Content-Transfer-Encoding:Content-Type:MIME-Version:References:In-Reply-To:Message-ID:Date:Subject:CC:To:From; bh=18D6Hxy7o1JAd2315oKw4Xx127KWUUyCyxPiWOe04os=; b=QiGzjhkF9hFKOgP8iTUqmyFKsCh14wGW+0tamAVPajPraHUJIhQq7NvaYtjHG3HaMmLHxKk5aDh6Or3H8SXYPnfqG0JA03GZkcNYOdTX13Sg2PkDEuu3y2A3K/oft7rifJIr5krh6HWCX3jFwNc31s40XMMuUn6H/MyV6XuT0nw=; X-UUID: 81536eaed0ee4ff49e048b819c0b8a26-20200806 Received: from mtkcas68.mediatek.inc [(172.29.94.19)] by mailgw01.mediatek.com (envelope-from ) (musrelay.mediatek.com ESMTP with TLS) with ESMTP id 501207961; Thu, 06 Aug 2020 23:49:52 -0800 Received: from MTKMBS07N2.mediatek.inc (172.21.101.141) by MTKMBS62N2.mediatek.inc (172.29.193.42) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Fri, 7 Aug 2020 00:49:53 -0700 Received: from MTKCAS06.mediatek.inc (172.21.101.30) by mtkmbs07n2.mediatek.inc (172.21.101.141) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Fri, 7 Aug 2020 15:49:51 +0800 Received: from localhost.localdomain (10.17.3.153) by MTKCAS06.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1497.2 via Frontend Transport; Fri, 7 Aug 2020 15:49:50 +0800 From: Zhiyong Tao To: , , , , Subject: [PATCH v3 1/3] dt-bindings: pinctrl: mt8192: add pinctrl file Date: Fri, 7 Aug 2020 15:49:03 +0800 Message-ID: <20200807074905.23468-2-zhiyong.tao@mediatek.com> X-Mailer: git-send-email 2.18.0 In-Reply-To: <20200807074905.23468-1-zhiyong.tao@mediatek.com> References: <20200807074905.23468-1-zhiyong.tao@mediatek.com> MIME-Version: 1.0 X-MTK: N X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20200807_035011_508058_D92C3837 X-CRM114-Status: GOOD ( 12.74 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: devicetree@vger.kernel.org, sean.wang@mediatek.com, srv_heupstream@mediatek.com, chuanjia.liu@mediatek.com, biao.huang@mediatek.com, zhiyong.tao@mediatek.com, erin.lo@mediatek.com, hui.liu@mediatek.com, seiya.wang@mediatek.com, linux-kernel@vger.kernel.org, sin_jieyang@mediatek.com, hongzhou.yang@mediatek.com, sj.huang@mediatek.com, linux-mediatek@lists.infradead.org, linux-arm-kernel@lists.infradead.org, linux-gpio@vger.kernel.org, eddie.huang@mediatek.com, jg_poxu@mediatek.com Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org This patch adds pinctrl file for mt8192. Signed-off-by: Zhiyong Tao --- include/dt-bindings/pinctrl/mt8192-pinfunc.h | 1344 ++++++++++++++++++ 1 file changed, 1344 insertions(+) create mode 100644 include/dt-bindings/pinctrl/mt8192-pinfunc.h diff --git a/include/dt-bindings/pinctrl/mt8192-pinfunc.h b/include/dt-bindings/pinctrl/mt8192-pinfunc.h new file mode 100644 index 000000000000..71ffe3a52578 --- /dev/null +++ b/include/dt-bindings/pinctrl/mt8192-pinfunc.h @@ -0,0 +1,1344 @@ +/* SPDX-License-Identifier: GPL-2.0 */ +/* + * Copyright (C) 2019 MediaTek Inc. + * Author: Zhiyong Tao + * + */ + +#ifndef __MT8192_PINFUNC_H +#define __MT8192_PINFUNC_H + +#include "mt65xx.h" + +#define PINMUX_GPIO0__FUNC_GPIO0 (MTK_PIN_NO(0) | 0) +#define PINMUX_GPIO0__FUNC_SPI6_CLK (MTK_PIN_NO(0) | 1) +#define PINMUX_GPIO0__FUNC_I2S5_MCK (MTK_PIN_NO(0) | 2) +#define PINMUX_GPIO0__FUNC_PWM_0 (MTK_PIN_NO(0) | 3) +#define PINMUX_GPIO0__FUNC_TDM_LRCK (MTK_PIN_NO(0) | 4) +#define PINMUX_GPIO0__FUNC_TP_GPIO0_AO (MTK_PIN_NO(0) | 5) +#define PINMUX_GPIO0__FUNC_MD_INT0 (MTK_PIN_NO(0) | 6) + +#define PINMUX_GPIO1__FUNC_GPIO1 (MTK_PIN_NO(1) | 0) +#define PINMUX_GPIO1__FUNC_SPI6_CSB (MTK_PIN_NO(1) | 1) +#define PINMUX_GPIO1__FUNC_I2S5_BCK (MTK_PIN_NO(1) | 2) +#define PINMUX_GPIO1__FUNC_PWM_1 (MTK_PIN_NO(1) | 3) +#define PINMUX_GPIO1__FUNC_TDM_BCK (MTK_PIN_NO(1) | 4) +#define PINMUX_GPIO1__FUNC_TP_GPIO1_AO (MTK_PIN_NO(1) | 5) +#define PINMUX_GPIO1__FUNC_MD_INT1_C2K_UIM0_HOT_PLUG (MTK_PIN_NO(1) | 6) +#define PINMUX_GPIO1__FUNC_DBG_MON_A9 (MTK_PIN_NO(1) | 7) + +#define PINMUX_GPIO2__FUNC_GPIO2 (MTK_PIN_NO(2) | 0) +#define PINMUX_GPIO2__FUNC_SPI6_MI (MTK_PIN_NO(2) | 1) +#define PINMUX_GPIO2__FUNC_I2S5_LRCK (MTK_PIN_NO(2) | 2) +#define PINMUX_GPIO2__FUNC_PWM_2 (MTK_PIN_NO(2) | 3) +#define PINMUX_GPIO2__FUNC_TDM_MCK (MTK_PIN_NO(2) | 4) +#define PINMUX_GPIO2__FUNC_TP_GPIO2_AO (MTK_PIN_NO(2) | 5) +#define PINMUX_GPIO2__FUNC_MD_INT2_C2K_UIM1_HOT_PLUG (MTK_PIN_NO(2) | 6) +#define PINMUX_GPIO2__FUNC_DBG_MON_A10 (MTK_PIN_NO(2) | 7) + +#define PINMUX_GPIO3__FUNC_GPIO3 (MTK_PIN_NO(3) | 0) +#define PINMUX_GPIO3__FUNC_SPI6_MO (MTK_PIN_NO(3) | 1) +#define PINMUX_GPIO3__FUNC_I2S5_DO (MTK_PIN_NO(3) | 2) +#define PINMUX_GPIO3__FUNC_PWM_3 (MTK_PIN_NO(3) | 3) +#define PINMUX_GPIO3__FUNC_TDM_DATA0 (MTK_PIN_NO(3) | 4) +#define PINMUX_GPIO3__FUNC_TP_GPIO3_AO (MTK_PIN_NO(3) | 5) +#define PINMUX_GPIO3__FUNC_CLKM0 (MTK_PIN_NO(3) | 6) +#define PINMUX_GPIO3__FUNC_DBG_MON_A11 (MTK_PIN_NO(3) | 7) + +#define PINMUX_GPIO4__FUNC_GPIO4 (MTK_PIN_NO(4) | 0) +#define PINMUX_GPIO4__FUNC_SPI4_A_CLK (MTK_PIN_NO(4) | 1) +#define PINMUX_GPIO4__FUNC_I2S2_MCK (MTK_PIN_NO(4) | 2) +#define PINMUX_GPIO4__FUNC_DMIC1_CLK (MTK_PIN_NO(4) | 3) +#define PINMUX_GPIO4__FUNC_TDM_DATA1 (MTK_PIN_NO(4) | 4) +#define PINMUX_GPIO4__FUNC_TP_GPIO4_AO (MTK_PIN_NO(4) | 5) +#define PINMUX_GPIO4__FUNC_PCM1_DI (MTK_PIN_NO(4) | 6) +#define PINMUX_GPIO4__FUNC_IDDIG (MTK_PIN_NO(4) | 7) + +#define PINMUX_GPIO5__FUNC_GPIO5 (MTK_PIN_NO(5) | 0) +#define PINMUX_GPIO5__FUNC_SPI4_A_CSB (MTK_PIN_NO(5) | 1) +#define PINMUX_GPIO5__FUNC_I2S2_BCK (MTK_PIN_NO(5) | 2) +#define PINMUX_GPIO5__FUNC_DMIC1_DAT (MTK_PIN_NO(5) | 3) +#define PINMUX_GPIO5__FUNC_TDM_DATA2 (MTK_PIN_NO(5) | 4) +#define PINMUX_GPIO5__FUNC_TP_GPIO5_AO (MTK_PIN_NO(5) | 5) +#define PINMUX_GPIO5__FUNC_PCM1_CLK (MTK_PIN_NO(5) | 6) +#define PINMUX_GPIO5__FUNC_USB_DRVVBUS (MTK_PIN_NO(5) | 7) + +#define PINMUX_GPIO6__FUNC_GPIO6 (MTK_PIN_NO(6) | 0) +#define PINMUX_GPIO6__FUNC_SPI4_A_MI (MTK_PIN_NO(6) | 1) +#define PINMUX_GPIO6__FUNC_I2S2_LRCK (MTK_PIN_NO(6) | 2) +#define PINMUX_GPIO6__FUNC_DMIC_CLK (MTK_PIN_NO(6) | 3) +#define PINMUX_GPIO6__FUNC_TDM_DATA3 (MTK_PIN_NO(6) | 4) +#define PINMUX_GPIO6__FUNC_TP_GPIO6_AO (MTK_PIN_NO(6) | 5) +#define PINMUX_GPIO6__FUNC_PCM1_SYNC (MTK_PIN_NO(6) | 6) + +#define PINMUX_GPIO7__FUNC_GPIO7 (MTK_PIN_NO(7) | 0) +#define PINMUX_GPIO7__FUNC_SPI4_A_MO (MTK_PIN_NO(7) | 1) +#define PINMUX_GPIO7__FUNC_I2S2_DI (MTK_PIN_NO(7) | 2) +#define PINMUX_GPIO7__FUNC_DMIC_DAT (MTK_PIN_NO(7) | 3) +#define PINMUX_GPIO7__FUNC_WIFI_TXD (MTK_PIN_NO(7) | 4) +#define PINMUX_GPIO7__FUNC_TP_GPIO7_AO (MTK_PIN_NO(7) | 5) +#define PINMUX_GPIO7__FUNC_PCM1_DO0 (MTK_PIN_NO(7) | 6) + +#define PINMUX_GPIO8__FUNC_GPIO8 (MTK_PIN_NO(8) | 0) +#define PINMUX_GPIO8__FUNC_SRCLKENAI1 (MTK_PIN_NO(8) | 1) +#define PINMUX_GPIO8__FUNC_I2S2_DI2 (MTK_PIN_NO(8) | 2) +#define PINMUX_GPIO8__FUNC_KPCOL2 (MTK_PIN_NO(8) | 3) +#define PINMUX_GPIO8__FUNC_CONN_TCXOENA_REQ (MTK_PIN_NO(8) | 4) +#define PINMUX_GPIO8__FUNC_CLKM1 (MTK_PIN_NO(8) | 5) +#define PINMUX_GPIO8__FUNC_PCM1_DO1 (MTK_PIN_NO(8) | 6) +#define PINMUX_GPIO8__FUNC_DBG_MON_A12 (MTK_PIN_NO(8) | 7) + +#define PINMUX_GPIO9__FUNC_GPIO9 (MTK_PIN_NO(9) | 0) +#define PINMUX_GPIO9__FUNC_SRCLKENAI0 (MTK_PIN_NO(9) | 1) +#define PINMUX_GPIO9__FUNC_DVFSRC_EXT_REQ (MTK_PIN_NO(9) | 2) +#define PINMUX_GPIO9__FUNC_KPROW2 (MTK_PIN_NO(9) | 3) +#define PINMUX_GPIO9__FUNC_CMMCLK4 (MTK_PIN_NO(9) | 4) +#define PINMUX_GPIO9__FUNC_CLKM3 (MTK_PIN_NO(9) | 5) +#define PINMUX_GPIO9__FUNC_PCM1_DO2 (MTK_PIN_NO(9) | 6) +#define PINMUX_GPIO9__FUNC_DBG_MON_A13 (MTK_PIN_NO(9) | 7) + +#define PINMUX_GPIO10__FUNC_GPIO10 (MTK_PIN_NO(10) | 0) +#define PINMUX_GPIO10__FUNC_MSDC2_CLK (MTK_PIN_NO(10) | 1) +#define PINMUX_GPIO10__FUNC_SPI4_B_CLK (MTK_PIN_NO(10) | 2) +#define PINMUX_GPIO10__FUNC_I2S8_MCK (MTK_PIN_NO(10) | 3) +#define PINMUX_GPIO10__FUNC_MD_INT0 (MTK_PIN_NO(10) | 5) +#define PINMUX_GPIO10__FUNC_TP_GPIO8_AO (MTK_PIN_NO(10) | 6) + +#define PINMUX_GPIO11__FUNC_GPIO11 (MTK_PIN_NO(11) | 0) +#define PINMUX_GPIO11__FUNC_MSDC2_CMD (MTK_PIN_NO(11) | 1) +#define PINMUX_GPIO11__FUNC_SPI4_B_CSB (MTK_PIN_NO(11) | 2) +#define PINMUX_GPIO11__FUNC_I2S8_BCK (MTK_PIN_NO(11) | 3) +#define PINMUX_GPIO11__FUNC_PCIE_CLKREQ_N (MTK_PIN_NO(11) | 4) +#define PINMUX_GPIO11__FUNC_MD_INT1_C2K_UIM0_HOT_PLUG (MTK_PIN_NO(11) | 5) +#define PINMUX_GPIO11__FUNC_TP_GPIO9_AO (MTK_PIN_NO(11) | 6) + +#define PINMUX_GPIO12__FUNC_GPIO12 (MTK_PIN_NO(12) | 0) +#define PINMUX_GPIO12__FUNC_MSDC2_DAT3 (MTK_PIN_NO(12) | 1) +#define PINMUX_GPIO12__FUNC_SPI4_B_MI (MTK_PIN_NO(12) | 2) +#define PINMUX_GPIO12__FUNC_I2S8_LRCK (MTK_PIN_NO(12) | 3) +#define PINMUX_GPIO12__FUNC_DMIC1_CLK (MTK_PIN_NO(12) | 4) +#define PINMUX_GPIO12__FUNC_MD_INT2_C2K_UIM1_HOT_PLUG (MTK_PIN_NO(12) | 5) +#define PINMUX_GPIO12__FUNC_TP_GPIO10_AO (MTK_PIN_NO(12) | 6) + +#define PINMUX_GPIO13__FUNC_GPIO13 (MTK_PIN_NO(13) | 0) +#define PINMUX_GPIO13__FUNC_MSDC2_DAT0 (MTK_PIN_NO(13) | 1) +#define PINMUX_GPIO13__FUNC_SPI4_B_MO (MTK_PIN_NO(13) | 2) +#define PINMUX_GPIO13__FUNC_I2S8_DI (MTK_PIN_NO(13) | 3) +#define PINMUX_GPIO13__FUNC_DMIC1_DAT (MTK_PIN_NO(13) | 4) +#define PINMUX_GPIO13__FUNC_ANT_SEL10 (MTK_PIN_NO(13) | 5) +#define PINMUX_GPIO13__FUNC_TP_GPIO11_AO (MTK_PIN_NO(13) | 6) + +#define PINMUX_GPIO14__FUNC_GPIO14 (MTK_PIN_NO(14) | 0) +#define PINMUX_GPIO14__FUNC_MSDC2_DAT2 (MTK_PIN_NO(14) | 1) +#define PINMUX_GPIO14__FUNC_IDDIG (MTK_PIN_NO(14) | 2) +#define PINMUX_GPIO14__FUNC_SCL_6306 (MTK_PIN_NO(14) | 3) +#define PINMUX_GPIO14__FUNC_PCIE_PERESET_N (MTK_PIN_NO(14) | 4) +#define PINMUX_GPIO14__FUNC_ANT_SEL11 (MTK_PIN_NO(14) | 5) +#define PINMUX_GPIO14__FUNC_TP_GPIO12_AO (MTK_PIN_NO(14) | 6) + +#define PINMUX_GPIO15__FUNC_GPIO15 (MTK_PIN_NO(15) | 0) +#define PINMUX_GPIO15__FUNC_MSDC2_DAT1 (MTK_PIN_NO(15) | 1) +#define PINMUX_GPIO15__FUNC_USB_DRVVBUS (MTK_PIN_NO(15) | 2) +#define PINMUX_GPIO15__FUNC_SDA_6306 (MTK_PIN_NO(15) | 3) +#define PINMUX_GPIO15__FUNC_PCIE_WAKE_N (MTK_PIN_NO(15) | 4) +#define PINMUX_GPIO15__FUNC_ANT_SEL12 (MTK_PIN_NO(15) | 5) +#define PINMUX_GPIO15__FUNC_TP_GPIO13_AO (MTK_PIN_NO(15) | 6) + +#define PINMUX_GPIO16__FUNC_GPIO16 (MTK_PIN_NO(16) | 0) +#define PINMUX_GPIO16__FUNC_SRCLKENAI1 (MTK_PIN_NO(16) | 1) +#define PINMUX_GPIO16__FUNC_IDDIG (MTK_PIN_NO(16) | 2) +#define PINMUX_GPIO16__FUNC_TP_GPIO14_AO (MTK_PIN_NO(16) | 3) +#define PINMUX_GPIO16__FUNC_KPCOL2 (MTK_PIN_NO(16) | 4) +#define PINMUX_GPIO16__FUNC_GPS_L1_ELNA_EN (MTK_PIN_NO(16) | 5) +#define PINMUX_GPIO16__FUNC_SPI7_A_MI (MTK_PIN_NO(16) | 6) +#define PINMUX_GPIO16__FUNC_DBG_MON_A0 (MTK_PIN_NO(16) | 7) + +#define PINMUX_GPIO17__FUNC_GPIO17 (MTK_PIN_NO(17) | 0) +#define PINMUX_GPIO17__FUNC_SRCLKENAI0 (MTK_PIN_NO(17) | 1) +#define PINMUX_GPIO17__FUNC_USB_DRVVBUS (MTK_PIN_NO(17) | 2) +#define PINMUX_GPIO17__FUNC_TP_GPIO15_AO (MTK_PIN_NO(17) | 3) +#define PINMUX_GPIO17__FUNC_KPROW2 (MTK_PIN_NO(17) | 4) +#define PINMUX_GPIO17__FUNC_SPI7_A_MO (MTK_PIN_NO(17) | 6) +#define PINMUX_GPIO17__FUNC_DBG_MON_A1 (MTK_PIN_NO(17) | 7) + +#define PINMUX_GPIO18__FUNC_GPIO18 (MTK_PIN_NO(18) | 0) +#define PINMUX_GPIO18__FUNC_SRCLKENAI0 (MTK_PIN_NO(18) | 1) +#define PINMUX_GPIO18__FUNC_SPI4_C_MI (MTK_PIN_NO(18) | 2) +#define PINMUX_GPIO18__FUNC_SPI1_B_MI (MTK_PIN_NO(18) | 3) +#define PINMUX_GPIO18__FUNC_GPS_L1_ELNA_EN (MTK_PIN_NO(18) | 4) +#define PINMUX_GPIO18__FUNC_ANT_SEL10 (MTK_PIN_NO(18) | 5) +#define PINMUX_GPIO18__FUNC_MD_INT0 (MTK_PIN_NO(18) | 6) +#define PINMUX_GPIO18__FUNC_DBG_MON_B2 (MTK_PIN_NO(18) | 7) + +#define PINMUX_GPIO19__FUNC_GPIO19 (MTK_PIN_NO(19) | 0) +#define PINMUX_GPIO19__FUNC_SRCLKENAI1 (MTK_PIN_NO(19) | 1) +#define PINMUX_GPIO19__FUNC_SPI4_C_MO (MTK_PIN_NO(19) | 2) +#define PINMUX_GPIO19__FUNC_SPI1_B_MO (MTK_PIN_NO(19) | 3) +#define PINMUX_GPIO19__FUNC_ANT_SEL11 (MTK_PIN_NO(19) | 5) +#define PINMUX_GPIO19__FUNC_MD_INT1_C2K_UIM0_HOT_PLUG (MTK_PIN_NO(19) | 6) +#define PINMUX_GPIO19__FUNC_DBG_MON_B3 (MTK_PIN_NO(19) | 7) + +#define PINMUX_GPIO20__FUNC_GPIO20 (MTK_PIN_NO(20) | 0) +#define PINMUX_GPIO20__FUNC_SRCLKENAI0 (MTK_PIN_NO(20) | 1) +#define PINMUX_GPIO20__FUNC_SPI4_C_CLK (MTK_PIN_NO(20) | 2) +#define PINMUX_GPIO20__FUNC_SPI1_B_CLK (MTK_PIN_NO(20) | 3) +#define PINMUX_GPIO20__FUNC_PWM_3 (MTK_PIN_NO(20) | 4) +#define PINMUX_GPIO20__FUNC_ANT_SEL12 (MTK_PIN_NO(20) | 5) +#define PINMUX_GPIO20__FUNC_MD_INT2_C2K_UIM1_HOT_PLUG (MTK_PIN_NO(20) | 6) +#define PINMUX_GPIO20__FUNC_DBG_MON_B4 (MTK_PIN_NO(20) | 7) + +#define PINMUX_GPIO21__FUNC_GPIO21 (MTK_PIN_NO(21) | 0) +#define PINMUX_GPIO21__FUNC_SPI4_C_CSB (MTK_PIN_NO(21) | 2) +#define PINMUX_GPIO21__FUNC_SPI1_B_CSB (MTK_PIN_NO(21) | 3) +#define PINMUX_GPIO21__FUNC_IDDIG (MTK_PIN_NO(21) | 6) +#define PINMUX_GPIO21__FUNC_DBG_MON_B5 (MTK_PIN_NO(21) | 7) + +#define PINMUX_GPIO22__FUNC_GPIO22 (MTK_PIN_NO(22) | 0) +#define PINMUX_GPIO22__FUNC_SPI0_C_CLK (MTK_PIN_NO(22) | 2) +#define PINMUX_GPIO22__FUNC_SPI7_B_CLK (MTK_PIN_NO(22) | 3) +#define PINMUX_GPIO22__FUNC_I2S7_BCK (MTK_PIN_NO(22) | 4) +#define PINMUX_GPIO22__FUNC_I2S9_BCK (MTK_PIN_NO(22) | 5) +#define PINMUX_GPIO22__FUNC_SCL_6306 (MTK_PIN_NO(22) | 6) + +#define PINMUX_GPIO23__FUNC_GPIO23 (MTK_PIN_NO(23) | 0) +#define PINMUX_GPIO23__FUNC_SPI0_C_CSB (MTK_PIN_NO(23) | 2) +#define PINMUX_GPIO23__FUNC_SPI7_B_CSB (MTK_PIN_NO(23) | 3) +#define PINMUX_GPIO23__FUNC_I2S7_LRCK (MTK_PIN_NO(23) | 4) +#define PINMUX_GPIO23__FUNC_I2S9_LRCK (MTK_PIN_NO(23) | 5) +#define PINMUX_GPIO23__FUNC_SDA_6306 (MTK_PIN_NO(23) | 6) + +#define PINMUX_GPIO24__FUNC_GPIO24 (MTK_PIN_NO(24) | 0) +#define PINMUX_GPIO24__FUNC_SRCLKENAI1 (MTK_PIN_NO(24) | 1) +#define PINMUX_GPIO24__FUNC_SPI0_C_MI (MTK_PIN_NO(24) | 2) +#define PINMUX_GPIO24__FUNC_SPI7_B_MI (MTK_PIN_NO(24) | 3) +#define PINMUX_GPIO24__FUNC_I2S6_DI (MTK_PIN_NO(24) | 4) +#define PINMUX_GPIO24__FUNC_I2S8_DI (MTK_PIN_NO(24) | 5) +#define PINMUX_GPIO24__FUNC_SPINOR_CS (MTK_PIN_NO(24) | 6) + +#define PINMUX_GPIO25__FUNC_GPIO25 (MTK_PIN_NO(25) | 0) +#define PINMUX_GPIO25__FUNC_SRCLKENAI0 (MTK_PIN_NO(25) | 1) +#define PINMUX_GPIO25__FUNC_SPI0_C_MO (MTK_PIN_NO(25) | 2) +#define PINMUX_GPIO25__FUNC_SPI7_B_MO (MTK_PIN_NO(25) | 3) +#define PINMUX_GPIO25__FUNC_I2S7_DO (MTK_PIN_NO(25) | 4) +#define PINMUX_GPIO25__FUNC_I2S9_DO (MTK_PIN_NO(25) | 5) +#define PINMUX_GPIO25__FUNC_SPINOR_CK (MTK_PIN_NO(25) | 6) + +#define PINMUX_GPIO26__FUNC_GPIO26 (MTK_PIN_NO(26) | 0) +#define PINMUX_GPIO26__FUNC_PWM_2 (MTK_PIN_NO(26) | 1) +#define PINMUX_GPIO26__FUNC_CLKM0 (MTK_PIN_NO(26) | 2) +#define PINMUX_GPIO26__FUNC_USB_DRVVBUS (MTK_PIN_NO(26) | 3) +#define PINMUX_GPIO26__FUNC_SPI5_C_MI (MTK_PIN_NO(26) | 4) +#define PINMUX_GPIO26__FUNC_I2S9_BCK (MTK_PIN_NO(26) | 5) + +#define PINMUX_GPIO27__FUNC_GPIO27 (MTK_PIN_NO(27) | 0) +#define PINMUX_GPIO27__FUNC_PWM_3 (MTK_PIN_NO(27) | 1) +#define PINMUX_GPIO27__FUNC_CLKM1 (MTK_PIN_NO(27) | 2) +#define PINMUX_GPIO27__FUNC_SPI5_C_MO (MTK_PIN_NO(27) | 4) +#define PINMUX_GPIO27__FUNC_I2S9_LRCK (MTK_PIN_NO(27) | 5) +#define PINMUX_GPIO27__FUNC_SPINOR_IO0 (MTK_PIN_NO(27) | 6) + +#define PINMUX_GPIO28__FUNC_GPIO28 (MTK_PIN_NO(28) | 0) +#define PINMUX_GPIO28__FUNC_PWM_0 (MTK_PIN_NO(28) | 1) +#define PINMUX_GPIO28__FUNC_CLKM2 (MTK_PIN_NO(28) | 2) +#define PINMUX_GPIO28__FUNC_SPI5_C_CSB (MTK_PIN_NO(28) | 4) +#define PINMUX_GPIO28__FUNC_I2S9_MCK (MTK_PIN_NO(28) | 5) +#define PINMUX_GPIO28__FUNC_SPINOR_IO1 (MTK_PIN_NO(28) | 6) + +#define PINMUX_GPIO29__FUNC_GPIO29 (MTK_PIN_NO(29) | 0) +#define PINMUX_GPIO29__FUNC_PWM_1 (MTK_PIN_NO(29) | 1) +#define PINMUX_GPIO29__FUNC_CLKM3 (MTK_PIN_NO(29) | 2) +#define PINMUX_GPIO29__FUNC_SPI5_C_CLK (MTK_PIN_NO(29) | 4) +#define PINMUX_GPIO29__FUNC_I2S9_DO (MTK_PIN_NO(29) | 5) +#define PINMUX_GPIO29__FUNC_SPINOR_IO2 (MTK_PIN_NO(29) | 6) + +#define PINMUX_GPIO30__FUNC_GPIO30 (MTK_PIN_NO(30) | 0) +#define PINMUX_GPIO30__FUNC_PWM_2 (MTK_PIN_NO(30) | 1) +#define PINMUX_GPIO30__FUNC_CLKM0 (MTK_PIN_NO(30) | 2) +#define PINMUX_GPIO30__FUNC_GPS_L1_ELNA_EN (MTK_PIN_NO(30) | 3) +#define PINMUX_GPIO30__FUNC_I2S7_MCK (MTK_PIN_NO(30) | 4) +#define PINMUX_GPIO30__FUNC_I2S9_MCK (MTK_PIN_NO(30) | 5) +#define PINMUX_GPIO30__FUNC_SPINOR_IO3 (MTK_PIN_NO(30) | 6) + +#define PINMUX_GPIO31__FUNC_GPIO31 (MTK_PIN_NO(31) | 0) +#define PINMUX_GPIO31__FUNC_I2S3_MCK (MTK_PIN_NO(31) | 1) +#define PINMUX_GPIO31__FUNC_I2S1_MCK (MTK_PIN_NO(31) | 2) +#define PINMUX_GPIO31__FUNC_I2S5_MCK (MTK_PIN_NO(31) | 3) +#define PINMUX_GPIO31__FUNC_SRCLKENAI0 (MTK_PIN_NO(31) | 4) +#define PINMUX_GPIO31__FUNC_I2S0_MCK (MTK_PIN_NO(31) | 5) + +#define PINMUX_GPIO32__FUNC_GPIO32 (MTK_PIN_NO(32) | 0) +#define PINMUX_GPIO32__FUNC_I2S3_BCK (MTK_PIN_NO(32) | 1) +#define PINMUX_GPIO32__FUNC_I2S1_BCK (MTK_PIN_NO(32) | 2) +#define PINMUX_GPIO32__FUNC_I2S5_BCK (MTK_PIN_NO(32) | 3) +#define PINMUX_GPIO32__FUNC_PCM0_CLK (MTK_PIN_NO(32) | 4) +#define PINMUX_GPIO32__FUNC_I2S0_BCK (MTK_PIN_NO(32) | 5) + +#define PINMUX_GPIO33__FUNC_GPIO33 (MTK_PIN_NO(33) | 0) +#define PINMUX_GPIO33__FUNC_I2S3_LRCK (MTK_PIN_NO(33) | 1) +#define PINMUX_GPIO33__FUNC_I2S1_LRCK (MTK_PIN_NO(33) | 2) +#define PINMUX_GPIO33__FUNC_I2S5_LRCK (MTK_PIN_NO(33) | 3) +#define PINMUX_GPIO33__FUNC_PCM0_SYNC (MTK_PIN_NO(33) | 4) +#define PINMUX_GPIO33__FUNC_I2S0_LRCK (MTK_PIN_NO(33) | 5) + +#define PINMUX_GPIO34__FUNC_GPIO34 (MTK_PIN_NO(34) | 0) +#define PINMUX_GPIO34__FUNC_I2S0_DI (MTK_PIN_NO(34) | 1) +#define PINMUX_GPIO34__FUNC_I2S2_DI (MTK_PIN_NO(34) | 2) +#define PINMUX_GPIO34__FUNC_I2S2_DI2 (MTK_PIN_NO(34) | 3) +#define PINMUX_GPIO34__FUNC_PCM0_DI (MTK_PIN_NO(34) | 4) +#define PINMUX_GPIO34__FUNC_I2S0_DI_A (MTK_PIN_NO(34) | 5) + +#define PINMUX_GPIO35__FUNC_GPIO35 (MTK_PIN_NO(35) | 0) +#define PINMUX_GPIO35__FUNC_I2S3_DO (MTK_PIN_NO(35) | 1) +#define PINMUX_GPIO35__FUNC_I2S1_DO (MTK_PIN_NO(35) | 2) +#define PINMUX_GPIO35__FUNC_I2S5_DO (MTK_PIN_NO(35) | 3) +#define PINMUX_GPIO35__FUNC_PCM0_DO (MTK_PIN_NO(35) | 4) + +#define PINMUX_GPIO36__FUNC_GPIO36 (MTK_PIN_NO(36) | 0) +#define PINMUX_GPIO36__FUNC_SPI5_A_CLK (MTK_PIN_NO(36) | 1) +#define PINMUX_GPIO36__FUNC_DMIC1_CLK (MTK_PIN_NO(36) | 2) +#define PINMUX_GPIO36__FUNC_MD_URXD0 (MTK_PIN_NO(36) | 4) +#define PINMUX_GPIO36__FUNC_UCTS0 (MTK_PIN_NO(36) | 5) +#define PINMUX_GPIO36__FUNC_URXD1 (MTK_PIN_NO(36) | 6) + +#define PINMUX_GPIO37__FUNC_GPIO37 (MTK_PIN_NO(37) | 0) +#define PINMUX_GPIO37__FUNC_SPI5_A_CSB (MTK_PIN_NO(37) | 1) +#define PINMUX_GPIO37__FUNC_DMIC1_DAT (MTK_PIN_NO(37) | 2) +#define PINMUX_GPIO37__FUNC_MD_UTXD0 (MTK_PIN_NO(37) | 4) +#define PINMUX_GPIO37__FUNC_URTS0 (MTK_PIN_NO(37) | 5) +#define PINMUX_GPIO37__FUNC_UTXD1 (MTK_PIN_NO(37) | 6) + +#define PINMUX_GPIO38__FUNC_GPIO38 (MTK_PIN_NO(38) | 0) +#define PINMUX_GPIO38__FUNC_SPI5_A_MI (MTK_PIN_NO(38) | 1) +#define PINMUX_GPIO38__FUNC_DMIC_CLK (MTK_PIN_NO(38) | 2) +#define PINMUX_GPIO38__FUNC_MD_URXD1 (MTK_PIN_NO(38) | 4) +#define PINMUX_GPIO38__FUNC_URXD0 (MTK_PIN_NO(38) | 5) +#define PINMUX_GPIO38__FUNC_UCTS1 (MTK_PIN_NO(38) | 6) + +#define PINMUX_GPIO39__FUNC_GPIO39 (MTK_PIN_NO(39) | 0) +#define PINMUX_GPIO39__FUNC_SPI5_A_MO (MTK_PIN_NO(39) | 1) +#define PINMUX_GPIO39__FUNC_DMIC_DAT (MTK_PIN_NO(39) | 2) +#define PINMUX_GPIO39__FUNC_MD_UTXD1 (MTK_PIN_NO(39) | 4) +#define PINMUX_GPIO39__FUNC_UTXD0 (MTK_PIN_NO(39) | 5) +#define PINMUX_GPIO39__FUNC_URTS1 (MTK_PIN_NO(39) | 6) + +#define PINMUX_GPIO40__FUNC_GPIO40 (MTK_PIN_NO(40) | 0) +#define PINMUX_GPIO40__FUNC_DISP_PWM (MTK_PIN_NO(40) | 1) +#define PINMUX_GPIO40__FUNC_DBG_MON_A6 (MTK_PIN_NO(40) | 7) + +#define PINMUX_GPIO41__FUNC_GPIO41 (MTK_PIN_NO(41) | 0) +#define PINMUX_GPIO41__FUNC_DSI_TE (MTK_PIN_NO(41) | 1) +#define PINMUX_GPIO41__FUNC_DBG_MON_A7 (MTK_PIN_NO(41) | 7) + +#define PINMUX_GPIO42__FUNC_GPIO42 (MTK_PIN_NO(42) | 0) +#define PINMUX_GPIO42__FUNC_LCM_RST (MTK_PIN_NO(42) | 1) +#define PINMUX_GPIO42__FUNC_DBG_MON_A8 (MTK_PIN_NO(42) | 7) + +#define PINMUX_GPIO43__FUNC_GPIO43 (MTK_PIN_NO(43) | 0) +#define PINMUX_GPIO43__FUNC_MD_INT1_C2K_UIM0_HOT_PLUG (MTK_PIN_NO(43) | 1) +#define PINMUX_GPIO43__FUNC_MD_INT2_C2K_UIM1_HOT_PLUG (MTK_PIN_NO(43) | 2) +#define PINMUX_GPIO43__FUNC_SCL_6306 (MTK_PIN_NO(43) | 3) +#define PINMUX_GPIO43__FUNC_ADSP_URXD0 (MTK_PIN_NO(43) | 4) +#define PINMUX_GPIO43__FUNC_PTA_RXD (MTK_PIN_NO(43) | 5) +#define PINMUX_GPIO43__FUNC_SSPM_URXD_AO (MTK_PIN_NO(43) | 6) +#define PINMUX_GPIO43__FUNC_DBG_MON_B0 (MTK_PIN_NO(43) | 7) + +#define PINMUX_GPIO44__FUNC_GPIO44 (MTK_PIN_NO(44) | 0) +#define PINMUX_GPIO44__FUNC_MD_INT2_C2K_UIM1_HOT_PLUG (MTK_PIN_NO(44) | 1) +#define PINMUX_GPIO44__FUNC_MD_INT1_C2K_UIM0_HOT_PLUG (MTK_PIN_NO(44) | 2) +#define PINMUX_GPIO44__FUNC_SDA_6306 (MTK_PIN_NO(44) | 3) +#define PINMUX_GPIO44__FUNC_ADSP_UTXD0 (MTK_PIN_NO(44) | 4) +#define PINMUX_GPIO44__FUNC_PTA_TXD (MTK_PIN_NO(44) | 5) +#define PINMUX_GPIO44__FUNC_SSPM_UTXD_AO (MTK_PIN_NO(44) | 6) +#define PINMUX_GPIO44__FUNC_DBG_MON_B1 (MTK_PIN_NO(44) | 7) + +#define PINMUX_GPIO45__FUNC_GPIO45 (MTK_PIN_NO(45) | 0) +#define PINMUX_GPIO45__FUNC_MD1_SIM2_SCLK (MTK_PIN_NO(45) | 1) +#define PINMUX_GPIO45__FUNC_MD1_SIM1_SCLK (MTK_PIN_NO(45) | 2) +#define PINMUX_GPIO45__FUNC_MCUPM_JTAG_TDI (MTK_PIN_NO(45) | 3) +#define PINMUX_GPIO45__FUNC_APU_JTAG_TDI (MTK_PIN_NO(45) | 4) +#define PINMUX_GPIO45__FUNC_CCU_JTAG_TDI (MTK_PIN_NO(45) | 5) +#define PINMUX_GPIO45__FUNC_LVTS_SCK (MTK_PIN_NO(45) | 6) +#define PINMUX_GPIO45__FUNC_CONN_DSP_JDI (MTK_PIN_NO(45) | 7) + +#define PINMUX_GPIO46__FUNC_GPIO46 (MTK_PIN_NO(46) | 0) +#define PINMUX_GPIO46__FUNC_MD1_SIM2_SRST (MTK_PIN_NO(46) | 1) +#define PINMUX_GPIO46__FUNC_MD1_SIM1_SRST (MTK_PIN_NO(46) | 2) +#define PINMUX_GPIO46__FUNC_MCUPM_JTAG_TMS (MTK_PIN_NO(46) | 3) +#define PINMUX_GPIO46__FUNC_APU_JTAG_TMS (MTK_PIN_NO(46) | 4) +#define PINMUX_GPIO46__FUNC_CCU_JTAG_TMS (MTK_PIN_NO(46) | 5) +#define PINMUX_GPIO46__FUNC_LVTS_SDI (MTK_PIN_NO(46) | 6) +#define PINMUX_GPIO46__FUNC_CONN_DSP_JMS (MTK_PIN_NO(46) | 7) + +#define PINMUX_GPIO47__FUNC_GPIO47 (MTK_PIN_NO(47) | 0) +#define PINMUX_GPIO47__FUNC_MD1_SIM2_SIO (MTK_PIN_NO(47) | 1) +#define PINMUX_GPIO47__FUNC_MD1_SIM1_SIO (MTK_PIN_NO(47) | 2) +#define PINMUX_GPIO47__FUNC_MCUPM_JTAG_TDO (MTK_PIN_NO(47) | 3) +#define PINMUX_GPIO47__FUNC_APU_JTAG_TDO (MTK_PIN_NO(47) | 4) +#define PINMUX_GPIO47__FUNC_CCU_JTAG_TDO (MTK_PIN_NO(47) | 5) +#define PINMUX_GPIO47__FUNC_LVTS_SCF (MTK_PIN_NO(47) | 6) +#define PINMUX_GPIO47__FUNC_CONN_DSP_JDO (MTK_PIN_NO(47) | 7) + +#define PINMUX_GPIO48__FUNC_GPIO48 (MTK_PIN_NO(48) | 0) +#define PINMUX_GPIO48__FUNC_MD1_SIM1_SIO (MTK_PIN_NO(48) | 1) +#define PINMUX_GPIO48__FUNC_MD1_SIM2_SIO (MTK_PIN_NO(48) | 2) +#define PINMUX_GPIO48__FUNC_MCUPM_JTAG_TRSTN (MTK_PIN_NO(48) | 3) +#define PINMUX_GPIO48__FUNC_APU_JTAG_TRST (MTK_PIN_NO(48) | 4) +#define PINMUX_GPIO48__FUNC_CCU_JTAG_TRST (MTK_PIN_NO(48) | 5) +#define PINMUX_GPIO48__FUNC_LVTS_FOUT (MTK_PIN_NO(48) | 6) +#define PINMUX_GPIO48__FUNC_CONN_DSP_JINTP (MTK_PIN_NO(48) | 7) + +#define PINMUX_GPIO49__FUNC_GPIO49 (MTK_PIN_NO(49) | 0) +#define PINMUX_GPIO49__FUNC_MD1_SIM1_SRST (MTK_PIN_NO(49) | 1) +#define PINMUX_GPIO49__FUNC_MD1_SIM2_SRST (MTK_PIN_NO(49) | 2) +#define PINMUX_GPIO49__FUNC_MCUPM_JTAG_TCK (MTK_PIN_NO(49) | 3) +#define PINMUX_GPIO49__FUNC_APU_JTAG_TCK (MTK_PIN_NO(49) | 4) +#define PINMUX_GPIO49__FUNC_CCU_JTAG_TCK (MTK_PIN_NO(49) | 5) +#define PINMUX_GPIO49__FUNC_LVTS_SDO (MTK_PIN_NO(49) | 6) +#define PINMUX_GPIO49__FUNC_CONN_DSP_JCK (MTK_PIN_NO(49) | 7) + +#define PINMUX_GPIO50__FUNC_GPIO50 (MTK_PIN_NO(50) | 0) +#define PINMUX_GPIO50__FUNC_MD1_SIM1_SCLK (MTK_PIN_NO(50) | 1) +#define PINMUX_GPIO50__FUNC_MD1_SIM2_SCLK (MTK_PIN_NO(50) | 2) +#define PINMUX_GPIO50__FUNC_LVTS_26M (MTK_PIN_NO(50) | 6) + +#define PINMUX_GPIO51__FUNC_GPIO51 (MTK_PIN_NO(51) | 0) +#define PINMUX_GPIO51__FUNC_MSDC1_CLK (MTK_PIN_NO(51) | 1) +#define PINMUX_GPIO51__FUNC_PCM1_CLK (MTK_PIN_NO(51) | 2) +#define PINMUX_GPIO51__FUNC_CONN_DSP_JCK (MTK_PIN_NO(51) | 3) +#define PINMUX_GPIO51__FUNC_UDI_TCK (MTK_PIN_NO(51) | 4) +#define PINMUX_GPIO51__FUNC_IPU_JTAG_TCK (MTK_PIN_NO(51) | 5) +#define PINMUX_GPIO51__FUNC_SSPM_JTAG_TCK (MTK_PIN_NO(51) | 6) +#define PINMUX_GPIO51__FUNC_JTCK_SEL3 (MTK_PIN_NO(51) | 7) + +#define PINMUX_GPIO52__FUNC_GPIO52 (MTK_PIN_NO(52) | 0) +#define PINMUX_GPIO52__FUNC_MSDC1_CMD (MTK_PIN_NO(52) | 1) +#define PINMUX_GPIO52__FUNC_PCM1_SYNC (MTK_PIN_NO(52) | 2) +#define PINMUX_GPIO52__FUNC_CONN_DSP_JMS (MTK_PIN_NO(52) | 3) +#define PINMUX_GPIO52__FUNC_UDI_TMS (MTK_PIN_NO(52) | 4) +#define PINMUX_GPIO52__FUNC_IPU_JTAG_TMS (MTK_PIN_NO(52) | 5) +#define PINMUX_GPIO52__FUNC_SSPM_JTAG_TMS (MTK_PIN_NO(52) | 6) +#define PINMUX_GPIO52__FUNC_JTMS_SEL3 (MTK_PIN_NO(52) | 7) + +#define PINMUX_GPIO53__FUNC_GPIO53 (MTK_PIN_NO(53) | 0) +#define PINMUX_GPIO53__FUNC_MSDC1_DAT3 (MTK_PIN_NO(53) | 1) +#define PINMUX_GPIO53__FUNC_PCM1_DI (MTK_PIN_NO(53) | 2) +#define PINMUX_GPIO53__FUNC_CONN_DSP_JINTP (MTK_PIN_NO(53) | 3) +#define PINMUX_GPIO53__FUNC_CONN_MCU_AICE_TMSC (MTK_PIN_NO(53) | 4) + +#define PINMUX_GPIO54__FUNC_GPIO54 (MTK_PIN_NO(54) | 0) +#define PINMUX_GPIO54__FUNC_MSDC1_DAT0 (MTK_PIN_NO(54) | 1) +#define PINMUX_GPIO54__FUNC_PCM1_DO0 (MTK_PIN_NO(54) | 2) +#define PINMUX_GPIO54__FUNC_CONN_DSP_JDI (MTK_PIN_NO(54) | 3) +#define PINMUX_GPIO54__FUNC_UDI_TDI (MTK_PIN_NO(54) | 4) +#define PINMUX_GPIO54__FUNC_IPU_JTAG_TDI (MTK_PIN_NO(54) | 5) +#define PINMUX_GPIO54__FUNC_SSPM_JTAG_TDI (MTK_PIN_NO(54) | 6) +#define PINMUX_GPIO54__FUNC_JTDI_SEL3 (MTK_PIN_NO(54) | 7) + +#define PINMUX_GPIO55__FUNC_GPIO55 (MTK_PIN_NO(55) | 0) +#define PINMUX_GPIO55__FUNC_MSDC1_DAT2 (MTK_PIN_NO(55) | 1) +#define PINMUX_GPIO55__FUNC_PCM1_DO2 (MTK_PIN_NO(55) | 2) +#define PINMUX_GPIO55__FUNC_CONN_MCU_AICE_TCKC (MTK_PIN_NO(55) | 3) +#define PINMUX_GPIO55__FUNC_UDI_NTRST (MTK_PIN_NO(55) | 4) +#define PINMUX_GPIO55__FUNC_IPU_JTAG_TRST (MTK_PIN_NO(55) | 5) +#define PINMUX_GPIO55__FUNC_SSPM_JTAG_TRSTN (MTK_PIN_NO(55) | 6) +#define PINMUX_GPIO55__FUNC_JTRSTN_SEL3 (MTK_PIN_NO(55) | 7) + +#define PINMUX_GPIO56__FUNC_GPIO56 (MTK_PIN_NO(56) | 0) +#define PINMUX_GPIO56__FUNC_MSDC1_DAT1 (MTK_PIN_NO(56) | 1) +#define PINMUX_GPIO56__FUNC_PCM1_DO1 (MTK_PIN_NO(56) | 2) +#define PINMUX_GPIO56__FUNC_CONN_DSP_JDO (MTK_PIN_NO(56) | 3) +#define PINMUX_GPIO56__FUNC_UDI_TDO (MTK_PIN_NO(56) | 4) +#define PINMUX_GPIO56__FUNC_IPU_JTAG_TDO (MTK_PIN_NO(56) | 5) +#define PINMUX_GPIO56__FUNC_SSPM_JTAG_TDO (MTK_PIN_NO(56) | 6) +#define PINMUX_GPIO56__FUNC_JTDO_SEL3 (MTK_PIN_NO(56) | 7) + +#define PINMUX_GPIO57__FUNC_GPIO57 (MTK_PIN_NO(57) | 0) +#define PINMUX_GPIO57__FUNC_MIPI2_D_SCLK (MTK_PIN_NO(57) | 1) + +#define PINMUX_GPIO58__FUNC_GPIO58 (MTK_PIN_NO(58) | 0) +#define PINMUX_GPIO58__FUNC_MIPI2_D_SDATA (MTK_PIN_NO(58) | 1) + +#define PINMUX_GPIO59__FUNC_GPIO59 (MTK_PIN_NO(59) | 0) +#define PINMUX_GPIO59__FUNC_MIPI_M_SCLK (MTK_PIN_NO(59) | 1) + +#define PINMUX_GPIO60__FUNC_GPIO60 (MTK_PIN_NO(60) | 0) +#define PINMUX_GPIO60__FUNC_MIPI_M_SDATA (MTK_PIN_NO(60) | 1) + +#define PINMUX_GPIO61__FUNC_GPIO61 (MTK_PIN_NO(61) | 0) +#define PINMUX_GPIO61__FUNC_MD_UCNT_A_TGL (MTK_PIN_NO(61) | 1) + +#define PINMUX_GPIO62__FUNC_GPIO62 (MTK_PIN_NO(62) | 0) +#define PINMUX_GPIO62__FUNC_DIGRF_IRQ (MTK_PIN_NO(62) | 1) + +#define PINMUX_GPIO63__FUNC_GPIO63 (MTK_PIN_NO(63) | 0) +#define PINMUX_GPIO63__FUNC_BPI_BUS0 (MTK_PIN_NO(63) | 1) +#define PINMUX_GPIO63__FUNC_PCIE_WAKE_N (MTK_PIN_NO(63) | 3) + +#define PINMUX_GPIO64__FUNC_GPIO64 (MTK_PIN_NO(64) | 0) +#define PINMUX_GPIO64__FUNC_BPI_BUS1 (MTK_PIN_NO(64) | 1) +#define PINMUX_GPIO64__FUNC_PCIE_PERESET_N (MTK_PIN_NO(64) | 3) + +#define PINMUX_GPIO65__FUNC_GPIO65 (MTK_PIN_NO(65) | 0) +#define PINMUX_GPIO65__FUNC_BPI_BUS2 (MTK_PIN_NO(65) | 1) +#define PINMUX_GPIO65__FUNC_PCIE_CLKREQ_N (MTK_PIN_NO(65) | 3) + +#define PINMUX_GPIO66__FUNC_GPIO66 (MTK_PIN_NO(66) | 0) +#define PINMUX_GPIO66__FUNC_BPI_BUS3 (MTK_PIN_NO(66) | 1) + +#define PINMUX_GPIO67__FUNC_GPIO67 (MTK_PIN_NO(67) | 0) +#define PINMUX_GPIO67__FUNC_BPI_BUS4 (MTK_PIN_NO(67) | 1) + +#define PINMUX_GPIO68__FUNC_GPIO68 (MTK_PIN_NO(68) | 0) +#define PINMUX_GPIO68__FUNC_BPI_BUS5 (MTK_PIN_NO(68) | 1) + +#define PINMUX_GPIO69__FUNC_GPIO69 (MTK_PIN_NO(69) | 0) +#define PINMUX_GPIO69__FUNC_BPI_BUS6 (MTK_PIN_NO(69) | 1) +#define PINMUX_GPIO69__FUNC_CONN_BPI_BUS6 (MTK_PIN_NO(69) | 2) + +#define PINMUX_GPIO70__FUNC_GPIO70 (MTK_PIN_NO(70) | 0) +#define PINMUX_GPIO70__FUNC_BPI_BUS7 (MTK_PIN_NO(70) | 1) +#define PINMUX_GPIO70__FUNC_CONN_BPI_BUS7 (MTK_PIN_NO(70) | 2) + +#define PINMUX_GPIO71__FUNC_GPIO71 (MTK_PIN_NO(71) | 0) +#define PINMUX_GPIO71__FUNC_BPI_BUS8 (MTK_PIN_NO(71) | 1) +#define PINMUX_GPIO71__FUNC_CONN_BPI_BUS8 (MTK_PIN_NO(71) | 2) + +#define PINMUX_GPIO72__FUNC_GPIO72 (MTK_PIN_NO(72) | 0) +#define PINMUX_GPIO72__FUNC_BPI_BUS9 (MTK_PIN_NO(72) | 1) +#define PINMUX_GPIO72__FUNC_CONN_BPI_BUS9 (MTK_PIN_NO(72) | 2) + +#define PINMUX_GPIO73__FUNC_GPIO73 (MTK_PIN_NO(73) | 0) +#define PINMUX_GPIO73__FUNC_BPI_BUS10 (MTK_PIN_NO(73) | 1) +#define PINMUX_GPIO73__FUNC_CONN_BPI_BUS10 (MTK_PIN_NO(73) | 2) + +#define PINMUX_GPIO74__FUNC_GPIO74 (MTK_PIN_NO(74) | 0) +#define PINMUX_GPIO74__FUNC_BPI_BUS11_OLAT0 (MTK_PIN_NO(74) | 1) +#define PINMUX_GPIO74__FUNC_CONN_BPI_BUS11_OLAT0 (MTK_PIN_NO(74) | 2) + +#define PINMUX_GPIO75__FUNC_GPIO75 (MTK_PIN_NO(75) | 0) +#define PINMUX_GPIO75__FUNC_BPI_BUS12_OLAT1 (MTK_PIN_NO(75) | 1) +#define PINMUX_GPIO75__FUNC_CONN_BPI_BUS12_OLAT1 (MTK_PIN_NO(75) | 2) + +#define PINMUX_GPIO76__FUNC_GPIO76 (MTK_PIN_NO(76) | 0) +#define PINMUX_GPIO76__FUNC_BPI_BUS13_OLAT2 (MTK_PIN_NO(76) | 1) +#define PINMUX_GPIO76__FUNC_CONN_BPI_BUS13_OLAT2 (MTK_PIN_NO(76) | 2) + +#define PINMUX_GPIO77__FUNC_GPIO77 (MTK_PIN_NO(77) | 0) +#define PINMUX_GPIO77__FUNC_BPI_BUS14_OLAT3 (MTK_PIN_NO(77) | 1) +#define PINMUX_GPIO77__FUNC_CONN_BPI_BUS14_OLAT3 (MTK_PIN_NO(77) | 2) + +#define PINMUX_GPIO78__FUNC_GPIO78 (MTK_PIN_NO(78) | 0) +#define PINMUX_GPIO78__FUNC_BPI_BUS15_OLAT4 (MTK_PIN_NO(78) | 1) +#define PINMUX_GPIO78__FUNC_CONN_BPI_BUS15_OLAT4 (MTK_PIN_NO(78) | 2) + +#define PINMUX_GPIO79__FUNC_GPIO79 (MTK_PIN_NO(79) | 0) +#define PINMUX_GPIO79__FUNC_BPI_BUS16_OLAT5 (MTK_PIN_NO(79) | 1) +#define PINMUX_GPIO79__FUNC_CONN_BPI_BUS16_OLAT5 (MTK_PIN_NO(79) | 2) + +#define PINMUX_GPIO80__FUNC_GPIO80 (MTK_PIN_NO(80) | 0) +#define PINMUX_GPIO80__FUNC_BPI_BUS17_ANT0 (MTK_PIN_NO(80) | 1) +#define PINMUX_GPIO80__FUNC_CONN_BPI_BUS17_ANT0 (MTK_PIN_NO(80) | 2) +#define PINMUX_GPIO80__FUNC_PCIE_WAKE_N (MTK_PIN_NO(80) | 3) + +#define PINMUX_GPIO81__FUNC_GPIO81 (MTK_PIN_NO(81) | 0) +#define PINMUX_GPIO81__FUNC_BPI_BUS18_ANT1 (MTK_PIN_NO(81) | 1) +#define PINMUX_GPIO81__FUNC_CONN_BPI_BUS18_ANT1 (MTK_PIN_NO(81) | 2) +#define PINMUX_GPIO81__FUNC_PCIE_PERESET_N (MTK_PIN_NO(81) | 3) + +#define PINMUX_GPIO82__FUNC_GPIO82 (MTK_PIN_NO(82) | 0) +#define PINMUX_GPIO82__FUNC_BPI_BUS19_ANT2 (MTK_PIN_NO(82) | 1) +#define PINMUX_GPIO82__FUNC_CONN_BPI_BUS19_ANT2 (MTK_PIN_NO(82) | 2) +#define PINMUX_GPIO82__FUNC_PCIE_CLKREQ_N (MTK_PIN_NO(82) | 3) + +#define PINMUX_GPIO83__FUNC_GPIO83 (MTK_PIN_NO(83) | 0) +#define PINMUX_GPIO83__FUNC_BPI_BUS20_ANT3 (MTK_PIN_NO(83) | 1) +#define PINMUX_GPIO83__FUNC_CONN_BPI_BUS20_ANT3 (MTK_PIN_NO(83) | 2) + +#define PINMUX_GPIO84__FUNC_GPIO84 (MTK_PIN_NO(84) | 0) +#define PINMUX_GPIO84__FUNC_BPI_BUS21_ANT4 (MTK_PIN_NO(84) | 1) +#define PINMUX_GPIO84__FUNC_CONN_BPI_BUS21_ANT4 (MTK_PIN_NO(84) | 2) + +#define PINMUX_GPIO85__FUNC_GPIO85 (MTK_PIN_NO(85) | 0) +#define PINMUX_GPIO85__FUNC_MIPI1_D_SCLK (MTK_PIN_NO(85) | 1) +#define PINMUX_GPIO85__FUNC_CONN_MIPI1_SCLK (MTK_PIN_NO(85) | 2) + +#define PINMUX_GPIO86__FUNC_GPIO86 (MTK_PIN_NO(86) | 0) +#define PINMUX_GPIO86__FUNC_MIPI1_D_SDATA (MTK_PIN_NO(86) | 1) +#define PINMUX_GPIO86__FUNC_CONN_MIPI1_SDATA (MTK_PIN_NO(86) | 2) + +#define PINMUX_GPIO87__FUNC_GPIO87 (MTK_PIN_NO(87) | 0) +#define PINMUX_GPIO87__FUNC_MIPI0_D_SCLK (MTK_PIN_NO(87) | 1) +#define PINMUX_GPIO87__FUNC_CONN_MIPI0_SCLK (MTK_PIN_NO(87) | 2) + +#define PINMUX_GPIO88__FUNC_GPIO88 (MTK_PIN_NO(88) | 0) +#define PINMUX_GPIO88__FUNC_MIPI0_D_SDATA (MTK_PIN_NO(88) | 1) +#define PINMUX_GPIO88__FUNC_CONN_MIPI0_SDATA (MTK_PIN_NO(88) | 2) + +#define PINMUX_GPIO89__FUNC_GPIO89 (MTK_PIN_NO(89) | 0) +#define PINMUX_GPIO89__FUNC_SPMI_SCL (MTK_PIN_NO(89) | 1) +#define PINMUX_GPIO89__FUNC_SCL10 (MTK_PIN_NO(89) | 2) + +#define PINMUX_GPIO90__FUNC_GPIO90 (MTK_PIN_NO(90) | 0) +#define PINMUX_GPIO90__FUNC_SPMI_SDA (MTK_PIN_NO(90) | 1) +#define PINMUX_GPIO90__FUNC_SDA10 (MTK_PIN_NO(90) | 2) + +#define PINMUX_GPIO91__FUNC_GPIO91 (MTK_PIN_NO(91) | 0) +#define PINMUX_GPIO91__FUNC_AP_GOOD (MTK_PIN_NO(91) | 1) + +#define PINMUX_GPIO92__FUNC_GPIO92 (MTK_PIN_NO(92) | 0) +#define PINMUX_GPIO92__FUNC_URXD0 (MTK_PIN_NO(92) | 1) +#define PINMUX_GPIO92__FUNC_MD_URXD0 (MTK_PIN_NO(92) | 2) +#define PINMUX_GPIO92__FUNC_MD_URXD1 (MTK_PIN_NO(92) | 3) +#define PINMUX_GPIO92__FUNC_SSPM_URXD_AO (MTK_PIN_NO(92) | 4) +#define PINMUX_GPIO92__FUNC_CONN_UART0_RXD (MTK_PIN_NO(92) | 5) + +#define PINMUX_GPIO93__FUNC_GPIO93 (MTK_PIN_NO(93) | 0) +#define PINMUX_GPIO93__FUNC_UTXD0 (MTK_PIN_NO(93) | 1) +#define PINMUX_GPIO93__FUNC_MD_UTXD0 (MTK_PIN_NO(93) | 2) +#define PINMUX_GPIO93__FUNC_MD_UTXD1 (MTK_PIN_NO(93) | 3) +#define PINMUX_GPIO93__FUNC_SSPM_UTXD_AO (MTK_PIN_NO(93) | 4) +#define PINMUX_GPIO93__FUNC_CONN_UART0_TXD (MTK_PIN_NO(93) | 5) +#define PINMUX_GPIO93__FUNC_WIFI_TXD (MTK_PIN_NO(93) | 6) + +#define PINMUX_GPIO94__FUNC_GPIO94 (MTK_PIN_NO(94) | 0) +#define PINMUX_GPIO94__FUNC_URXD1 (MTK_PIN_NO(94) | 1) +#define PINMUX_GPIO94__FUNC_ADSP_URXD0 (MTK_PIN_NO(94) | 2) +#define PINMUX_GPIO94__FUNC_MD32_0_RXD (MTK_PIN_NO(94) | 3) +#define PINMUX_GPIO94__FUNC_SSPM_URXD_AO (MTK_PIN_NO(94) | 4) +#define PINMUX_GPIO94__FUNC_TP_URXD1_AO (MTK_PIN_NO(94) | 5) +#define PINMUX_GPIO94__FUNC_TP_URXD2_AO (MTK_PIN_NO(94) | 6) +#define PINMUX_GPIO94__FUNC_MBISTREADEN_TRIGGER (MTK_PIN_NO(94) | 7) + +#define PINMUX_GPIO95__FUNC_GPIO95 (MTK_PIN_NO(95) | 0) +#define PINMUX_GPIO95__FUNC_UTXD1 (MTK_PIN_NO(95) | 1) +#define PINMUX_GPIO95__FUNC_ADSP_UTXD0 (MTK_PIN_NO(95) | 2) +#define PINMUX_GPIO95__FUNC_MD32_0_TXD (MTK_PIN_NO(95) | 3) +#define PINMUX_GPIO95__FUNC_SSPM_UTXD_AO (MTK_PIN_NO(95) | 4) +#define PINMUX_GPIO95__FUNC_TP_UTXD1_AO (MTK_PIN_NO(95) | 5) +#define PINMUX_GPIO95__FUNC_TP_UTXD2_AO (MTK_PIN_NO(95) | 6) +#define PINMUX_GPIO95__FUNC_MBISTWRITEEN_TRIGGER (MTK_PIN_NO(95) | 7) + +#define PINMUX_GPIO96__FUNC_GPIO96 (MTK_PIN_NO(96) | 0) +#define PINMUX_GPIO96__FUNC_TDM_LRCK (MTK_PIN_NO(96) | 1) +#define PINMUX_GPIO96__FUNC_I2S7_LRCK (MTK_PIN_NO(96) | 2) +#define PINMUX_GPIO96__FUNC_I2S9_LRCK (MTK_PIN_NO(96) | 3) +#define PINMUX_GPIO96__FUNC_DPI_D0 (MTK_PIN_NO(96) | 4) +#define PINMUX_GPIO96__FUNC_ADSP_JTAG0_TDI (MTK_PIN_NO(96) | 5) +#define PINMUX_GPIO96__FUNC_IO_JTAG_TDI (MTK_PIN_NO(96) | 7) + +#define PINMUX_GPIO97__FUNC_GPIO97 (MTK_PIN_NO(97) | 0) +#define PINMUX_GPIO97__FUNC_TDM_BCK (MTK_PIN_NO(97) | 1) +#define PINMUX_GPIO97__FUNC_I2S7_BCK (MTK_PIN_NO(97) | 2) +#define PINMUX_GPIO97__FUNC_I2S9_BCK (MTK_PIN_NO(97) | 3) +#define PINMUX_GPIO97__FUNC_DPI_D1 (MTK_PIN_NO(97) | 4) +#define PINMUX_GPIO97__FUNC_ADSP_JTAG0_TRSTN (MTK_PIN_NO(97) | 5) +#define PINMUX_GPIO97__FUNC_IO_JTAG_TRSTN (MTK_PIN_NO(97) | 7) + +#define PINMUX_GPIO98__FUNC_GPIO98 (MTK_PIN_NO(98) | 0) +#define PINMUX_GPIO98__FUNC_TDM_MCK (MTK_PIN_NO(98) | 1) +#define PINMUX_GPIO98__FUNC_I2S7_MCK (MTK_PIN_NO(98) | 2) +#define PINMUX_GPIO98__FUNC_I2S9_MCK (MTK_PIN_NO(98) | 3) +#define PINMUX_GPIO98__FUNC_DPI_D2 (MTK_PIN_NO(98) | 4) +#define PINMUX_GPIO98__FUNC_ADSP_JTAG0_TCK (MTK_PIN_NO(98) | 5) +#define PINMUX_GPIO98__FUNC_IO_JTAG_TCK (MTK_PIN_NO(98) | 7) + +#define PINMUX_GPIO99__FUNC_GPIO99 (MTK_PIN_NO(99) | 0) +#define PINMUX_GPIO99__FUNC_TDM_DATA0 (MTK_PIN_NO(99) | 1) +#define PINMUX_GPIO99__FUNC_I2S6_DI (MTK_PIN_NO(99) | 2) +#define PINMUX_GPIO99__FUNC_I2S8_DI (MTK_PIN_NO(99) | 3) +#define PINMUX_GPIO99__FUNC_DPI_D3 (MTK_PIN_NO(99) | 4) +#define PINMUX_GPIO99__FUNC_ADSP_JTAG0_TDO (MTK_PIN_NO(99) | 5) +#define PINMUX_GPIO99__FUNC_IO_JTAG_TDO (MTK_PIN_NO(99) | 7) + +#define PINMUX_GPIO100__FUNC_GPIO100 (MTK_PIN_NO(100) | 0) +#define PINMUX_GPIO100__FUNC_TDM_DATA1 (MTK_PIN_NO(100) | 1) +#define PINMUX_GPIO100__FUNC_I2S7_DO (MTK_PIN_NO(100) | 2) +#define PINMUX_GPIO100__FUNC_I2S9_DO (MTK_PIN_NO(100) | 3) +#define PINMUX_GPIO100__FUNC_DPI_D4 (MTK_PIN_NO(100) | 4) +#define PINMUX_GPIO100__FUNC_ADSP_JTAG0_TMS (MTK_PIN_NO(100) | 5) +#define PINMUX_GPIO100__FUNC_IO_JTAG_TMS (MTK_PIN_NO(100) | 7) + +#define PINMUX_GPIO101__FUNC_GPIO101 (MTK_PIN_NO(101) | 0) +#define PINMUX_GPIO101__FUNC_TDM_DATA2 (MTK_PIN_NO(101) | 1) +#define PINMUX_GPIO101__FUNC_DMIC1_CLK (MTK_PIN_NO(101) | 2) +#define PINMUX_GPIO101__FUNC_SRCLKENAI0 (MTK_PIN_NO(101) | 3) +#define PINMUX_GPIO101__FUNC_DPI_D5 (MTK_PIN_NO(101) | 4) +#define PINMUX_GPIO101__FUNC_CLKM0 (MTK_PIN_NO(101) | 5) +#define PINMUX_GPIO101__FUNC_DAP_MD32_SWD (MTK_PIN_NO(101) | 7) + +#define PINMUX_GPIO102__FUNC_GPIO102 (MTK_PIN_NO(102) | 0) +#define PINMUX_GPIO102__FUNC_TDM_DATA3 (MTK_PIN_NO(102) | 1) +#define PINMUX_GPIO102__FUNC_DMIC1_DAT (MTK_PIN_NO(102) | 2) +#define PINMUX_GPIO102__FUNC_SRCLKENAI1 (MTK_PIN_NO(102) | 3) +#define PINMUX_GPIO102__FUNC_DPI_D6 (MTK_PIN_NO(102) | 4) +#define PINMUX_GPIO102__FUNC_DVFSRC_EXT_REQ (MTK_PIN_NO(102) | 6) +#define PINMUX_GPIO102__FUNC_DAP_MD32_SWCK (MTK_PIN_NO(102) | 7) + +#define PINMUX_GPIO103__FUNC_GPIO103 (MTK_PIN_NO(103) | 0) +#define PINMUX_GPIO103__FUNC_SPI0_A_MI (MTK_PIN_NO(103) | 1) +#define PINMUX_GPIO103__FUNC_SCP_SPI0_MI (MTK_PIN_NO(103) | 2) +#define PINMUX_GPIO103__FUNC_DPI_D7 (MTK_PIN_NO(103) | 4) +#define PINMUX_GPIO103__FUNC_DFD_TDO (MTK_PIN_NO(103) | 5) +#define PINMUX_GPIO103__FUNC_SPM_JTAG_TDO (MTK_PIN_NO(103) | 6) +#define PINMUX_GPIO103__FUNC_JTDO_SEL1 (MTK_PIN_NO(103) | 7) + +#define PINMUX_GPIO104__FUNC_GPIO104 (MTK_PIN_NO(104) | 0) +#define PINMUX_GPIO104__FUNC_SPI0_A_CSB (MTK_PIN_NO(104) | 1) +#define PINMUX_GPIO104__FUNC_SCP_SPI0_CS (MTK_PIN_NO(104) | 2) +#define PINMUX_GPIO104__FUNC_DPI_D8 (MTK_PIN_NO(104) | 4) +#define PINMUX_GPIO104__FUNC_DFD_TMS (MTK_PIN_NO(104) | 5) +#define PINMUX_GPIO104__FUNC_SPM_JTAG_TMS (MTK_PIN_NO(104) | 6) +#define PINMUX_GPIO104__FUNC_JTMS_SEL1 (MTK_PIN_NO(104) | 7) + +#define PINMUX_GPIO105__FUNC_GPIO105 (MTK_PIN_NO(105) | 0) +#define PINMUX_GPIO105__FUNC_SPI0_A_MO (MTK_PIN_NO(105) | 1) +#define PINMUX_GPIO105__FUNC_SCP_SPI0_MO (MTK_PIN_NO(105) | 2) +#define PINMUX_GPIO105__FUNC_SCP_SDA0 (MTK_PIN_NO(105) | 3) +#define PINMUX_GPIO105__FUNC_DPI_D9 (MTK_PIN_NO(105) | 4) +#define PINMUX_GPIO105__FUNC_DFD_TDI (MTK_PIN_NO(105) | 5) +#define PINMUX_GPIO105__FUNC_SPM_JTAG_TDI (MTK_PIN_NO(105) | 6) +#define PINMUX_GPIO105__FUNC_JTDI_SEL1 (MTK_PIN_NO(105) | 7) + +#define PINMUX_GPIO106__FUNC_GPIO106 (MTK_PIN_NO(106) | 0) +#define PINMUX_GPIO106__FUNC_SPI0_A_CLK (MTK_PIN_NO(106) | 1) +#define PINMUX_GPIO106__FUNC_SCP_SPI0_CK (MTK_PIN_NO(106) | 2) +#define PINMUX_GPIO106__FUNC_SCP_SCL0 (MTK_PIN_NO(106) | 3) +#define PINMUX_GPIO106__FUNC_DPI_D10 (MTK_PIN_NO(106) | 4) +#define PINMUX_GPIO106__FUNC_DFD_TCK_XI (MTK_PIN_NO(106) | 5) +#define PINMUX_GPIO106__FUNC_SPM_JTAG_TCK (MTK_PIN_NO(106) | 6) +#define PINMUX_GPIO106__FUNC_JTCK_SEL1 (MTK_PIN_NO(106) | 7) + +#define PINMUX_GPIO107__FUNC_GPIO107 (MTK_PIN_NO(107) | 0) +#define PINMUX_GPIO107__FUNC_DMIC_CLK (MTK_PIN_NO(107) | 1) +#define PINMUX_GPIO107__FUNC_PWM_0 (MTK_PIN_NO(107) | 2) +#define PINMUX_GPIO107__FUNC_CLKM2 (MTK_PIN_NO(107) | 3) +#define PINMUX_GPIO107__FUNC_SPM_JTAG_TRSTN (MTK_PIN_NO(107) | 6) +#define PINMUX_GPIO107__FUNC_JTRSTN_SEL1 (MTK_PIN_NO(107) | 7) + +#define PINMUX_GPIO108__FUNC_GPIO108 (MTK_PIN_NO(108) | 0) +#define PINMUX_GPIO108__FUNC_DMIC_DAT (MTK_PIN_NO(108) | 1) +#define PINMUX_GPIO108__FUNC_PWM_1 (MTK_PIN_NO(108) | 2) +#define PINMUX_GPIO108__FUNC_CLKM3 (MTK_PIN_NO(108) | 3) +#define PINMUX_GPIO108__FUNC_DAP_SONIC_SWD (MTK_PIN_NO(108) | 7) + +#define PINMUX_GPIO109__FUNC_GPIO109 (MTK_PIN_NO(109) | 0) +#define PINMUX_GPIO109__FUNC_I2S1_MCK (MTK_PIN_NO(109) | 1) +#define PINMUX_GPIO109__FUNC_I2S3_MCK (MTK_PIN_NO(109) | 2) +#define PINMUX_GPIO109__FUNC_I2S2_MCK (MTK_PIN_NO(109) | 3) +#define PINMUX_GPIO109__FUNC_DPI_DE (MTK_PIN_NO(109) | 4) +#define PINMUX_GPIO109__FUNC_I2S2_MCK_A (MTK_PIN_NO(109) | 5) +#define PINMUX_GPIO109__FUNC_SRCLKENAI0 (MTK_PIN_NO(109) | 6) +#define PINMUX_GPIO109__FUNC_DAP_SONIC_SWCK (MTK_PIN_NO(109) | 7) + +#define PINMUX_GPIO110__FUNC_GPIO110 (MTK_PIN_NO(110) | 0) +#define PINMUX_GPIO110__FUNC_I2S1_BCK (MTK_PIN_NO(110) | 1) +#define PINMUX_GPIO110__FUNC_I2S3_BCK (MTK_PIN_NO(110) | 2) +#define PINMUX_GPIO110__FUNC_I2S2_BCK (MTK_PIN_NO(110) | 3) +#define PINMUX_GPIO110__FUNC_DPI_D11 (MTK_PIN_NO(110) | 4) +#define PINMUX_GPIO110__FUNC_I2S2_BCK_A (MTK_PIN_NO(110) | 5) +#define PINMUX_GPIO110__FUNC_CONN_MCU_TDO (MTK_PIN_NO(110) | 6) + +#define PINMUX_GPIO111__FUNC_GPIO111 (MTK_PIN_NO(111) | 0) +#define PINMUX_GPIO111__FUNC_I2S1_LRCK (MTK_PIN_NO(111) | 1) +#define PINMUX_GPIO111__FUNC_I2S3_LRCK (MTK_PIN_NO(111) | 2) +#define PINMUX_GPIO111__FUNC_I2S2_LRCK (MTK_PIN_NO(111) | 3) +#define PINMUX_GPIO111__FUNC_DPI_VSYNC (MTK_PIN_NO(111) | 4) +#define PINMUX_GPIO111__FUNC_I2S2_LRCK_A (MTK_PIN_NO(111) | 5) +#define PINMUX_GPIO111__FUNC_CONN_MCU_TDI (MTK_PIN_NO(111) | 6) + +#define PINMUX_GPIO112__FUNC_GPIO112 (MTK_PIN_NO(112) | 0) +#define PINMUX_GPIO112__FUNC_I2S2_DI (MTK_PIN_NO(112) | 1) +#define PINMUX_GPIO112__FUNC_I2S0_DI (MTK_PIN_NO(112) | 2) +#define PINMUX_GPIO112__FUNC_I2S2_DI2 (MTK_PIN_NO(112) | 3) +#define PINMUX_GPIO112__FUNC_DPI_CK (MTK_PIN_NO(112) | 4) +#define PINMUX_GPIO112__FUNC_I2S2_DI_A (MTK_PIN_NO(112) | 5) +#define PINMUX_GPIO112__FUNC_CONN_MCU_TMS (MTK_PIN_NO(112) | 6) + +#define PINMUX_GPIO113__FUNC_GPIO113 (MTK_PIN_NO(113) | 0) +#define PINMUX_GPIO113__FUNC_I2S1_DO (MTK_PIN_NO(113) | 1) +#define PINMUX_GPIO113__FUNC_I2S3_DO (MTK_PIN_NO(113) | 2) +#define PINMUX_GPIO113__FUNC_I2S5_DO (MTK_PIN_NO(113) | 3) +#define PINMUX_GPIO113__FUNC_DPI_HSYNC (MTK_PIN_NO(113) | 4) +#define PINMUX_GPIO113__FUNC_I2S2_DI2 (MTK_PIN_NO(113) | 5) +#define PINMUX_GPIO113__FUNC_CONN_MCU_TCK (MTK_PIN_NO(113) | 6) + +#define PINMUX_GPIO114__FUNC_GPIO114 (MTK_PIN_NO(114) | 0) +#define PINMUX_GPIO114__FUNC_SPI2_MI (MTK_PIN_NO(114) | 1) +#define PINMUX_GPIO114__FUNC_SCP_SPI2_MI (MTK_PIN_NO(114) | 2) +#define PINMUX_GPIO114__FUNC_PCM0_DI (MTK_PIN_NO(114) | 4) +#define PINMUX_GPIO114__FUNC_CONN_MCU_TRST_B (MTK_PIN_NO(114) | 6) + +#define PINMUX_GPIO115__FUNC_GPIO115 (MTK_PIN_NO(115) | 0) +#define PINMUX_GPIO115__FUNC_SPI2_CSB (MTK_PIN_NO(115) | 1) +#define PINMUX_GPIO115__FUNC_SCP_SPI2_CS (MTK_PIN_NO(115) | 2) +#define PINMUX_GPIO115__FUNC_PCM0_SYNC (MTK_PIN_NO(115) | 4) +#define PINMUX_GPIO115__FUNC_CONN_MCU_DBGI_N (MTK_PIN_NO(115) | 6) + +#define PINMUX_GPIO116__FUNC_GPIO116 (MTK_PIN_NO(116) | 0) +#define PINMUX_GPIO116__FUNC_SPI2_MO (MTK_PIN_NO(116) | 1) +#define PINMUX_GPIO116__FUNC_SCP_SPI2_MO (MTK_PIN_NO(116) | 2) +#define PINMUX_GPIO116__FUNC_SCP_SDA1 (MTK_PIN_NO(116) | 3) +#define PINMUX_GPIO116__FUNC_PCM0_DO (MTK_PIN_NO(116) | 4) +#define PINMUX_GPIO116__FUNC_CONN_MCU_DBGACK_N (MTK_PIN_NO(116) | 6) + +#define PINMUX_GPIO117__FUNC_GPIO117 (MTK_PIN_NO(117) | 0) +#define PINMUX_GPIO117__FUNC_SPI2_CLK (MTK_PIN_NO(117) | 1) +#define PINMUX_GPIO117__FUNC_SCP_SPI2_CK (MTK_PIN_NO(117) | 2) +#define PINMUX_GPIO117__FUNC_SCP_SCL1 (MTK_PIN_NO(117) | 3) +#define PINMUX_GPIO117__FUNC_PCM0_CLK (MTK_PIN_NO(117) | 4) + +#define PINMUX_GPIO118__FUNC_GPIO118 (MTK_PIN_NO(118) | 0) +#define PINMUX_GPIO118__FUNC_SCL1 (MTK_PIN_NO(118) | 1) +#define PINMUX_GPIO118__FUNC_SCP_SCL0 (MTK_PIN_NO(118) | 2) +#define PINMUX_GPIO118__FUNC_SCP_SCL1 (MTK_PIN_NO(118) | 3) + +#define PINMUX_GPIO119__FUNC_GPIO119 (MTK_PIN_NO(119) | 0) +#define PINMUX_GPIO119__FUNC_SDA1 (MTK_PIN_NO(119) | 1) +#define PINMUX_GPIO119__FUNC_SCP_SDA0 (MTK_PIN_NO(119) | 2) +#define PINMUX_GPIO119__FUNC_SCP_SDA1 (MTK_PIN_NO(119) | 3) + +#define PINMUX_GPIO120__FUNC_GPIO120 (MTK_PIN_NO(120) | 0) +#define PINMUX_GPIO120__FUNC_SCL9 (MTK_PIN_NO(120) | 1) +#define PINMUX_GPIO120__FUNC_SCP_SCL0 (MTK_PIN_NO(120) | 2) + +#define PINMUX_GPIO121__FUNC_GPIO121 (MTK_PIN_NO(121) | 0) +#define PINMUX_GPIO121__FUNC_SDA9 (MTK_PIN_NO(121) | 1) +#define PINMUX_GPIO121__FUNC_SCP_SDA0 (MTK_PIN_NO(121) | 2) + +#define PINMUX_GPIO122__FUNC_GPIO122 (MTK_PIN_NO(122) | 0) +#define PINMUX_GPIO122__FUNC_SCL8 (MTK_PIN_NO(122) | 1) +#define PINMUX_GPIO122__FUNC_SCP_SDA0 (MTK_PIN_NO(122) | 2) + +#define PINMUX_GPIO123__FUNC_GPIO123 (MTK_PIN_NO(123) | 0) +#define PINMUX_GPIO123__FUNC_SDA8 (MTK_PIN_NO(123) | 1) +#define PINMUX_GPIO123__FUNC_SCP_SCL0 (MTK_PIN_NO(123) | 2) + +#define PINMUX_GPIO124__FUNC_GPIO124 (MTK_PIN_NO(124) | 0) +#define PINMUX_GPIO124__FUNC_SCL7 (MTK_PIN_NO(124) | 1) +#define PINMUX_GPIO124__FUNC_DMIC1_CLK (MTK_PIN_NO(124) | 2) + +#define PINMUX_GPIO125__FUNC_GPIO125 (MTK_PIN_NO(125) | 0) +#define PINMUX_GPIO125__FUNC_SDA7 (MTK_PIN_NO(125) | 1) +#define PINMUX_GPIO125__FUNC_DMIC1_DAT (MTK_PIN_NO(125) | 2) + +#define PINMUX_GPIO126__FUNC_GPIO126 (MTK_PIN_NO(126) | 0) +#define PINMUX_GPIO126__FUNC_CMFLASH0 (MTK_PIN_NO(126) | 1) +#define PINMUX_GPIO126__FUNC_PWM_2 (MTK_PIN_NO(126) | 2) +#define PINMUX_GPIO126__FUNC_TP_UCTS1_AO (MTK_PIN_NO(126) | 3) +#define PINMUX_GPIO126__FUNC_UCTS0 (MTK_PIN_NO(126) | 4) +#define PINMUX_GPIO126__FUNC_SCL11 (MTK_PIN_NO(126) | 5) +#define PINMUX_GPIO126__FUNC_GPS_L1_ELNA_EN (MTK_PIN_NO(126) | 6) +#define PINMUX_GPIO126__FUNC_DBG_MON_A14 (MTK_PIN_NO(126) | 7) + +#define PINMUX_GPIO127__FUNC_GPIO127 (MTK_PIN_NO(127) | 0) +#define PINMUX_GPIO127__FUNC_CMFLASH1 (MTK_PIN_NO(127) | 1) +#define PINMUX_GPIO127__FUNC_PWM_3 (MTK_PIN_NO(127) | 2) +#define PINMUX_GPIO127__FUNC_TP_URTS1_AO (MTK_PIN_NO(127) | 3) +#define PINMUX_GPIO127__FUNC_URTS0 (MTK_PIN_NO(127) | 4) +#define PINMUX_GPIO127__FUNC_SDA11 (MTK_PIN_NO(127) | 5) +#define PINMUX_GPIO127__FUNC_DBG_MON_A15 (MTK_PIN_NO(127) | 7) + +#define PINMUX_GPIO128__FUNC_GPIO128 (MTK_PIN_NO(128) | 0) +#define PINMUX_GPIO128__FUNC_CMFLASH2 (MTK_PIN_NO(128) | 1) +#define PINMUX_GPIO128__FUNC_PWM_0 (MTK_PIN_NO(128) | 2) +#define PINMUX_GPIO128__FUNC_TP_UCTS2_AO (MTK_PIN_NO(128) | 3) +#define PINMUX_GPIO128__FUNC_UCTS1 (MTK_PIN_NO(128) | 4) +#define PINMUX_GPIO128__FUNC_SCL_6306 (MTK_PIN_NO(128) | 5) +#define PINMUX_GPIO128__FUNC_DBG_MON_A16 (MTK_PIN_NO(128) | 7) + +#define PINMUX_GPIO129__FUNC_GPIO129 (MTK_PIN_NO(129) | 0) +#define PINMUX_GPIO129__FUNC_CMFLASH3 (MTK_PIN_NO(129) | 1) +#define PINMUX_GPIO129__FUNC_PWM_1 (MTK_PIN_NO(129) | 2) +#define PINMUX_GPIO129__FUNC_TP_URTS2_AO (MTK_PIN_NO(129) | 3) +#define PINMUX_GPIO129__FUNC_URTS1 (MTK_PIN_NO(129) | 4) +#define PINMUX_GPIO129__FUNC_SDA_6306 (MTK_PIN_NO(129) | 5) +#define PINMUX_GPIO129__FUNC_DBG_MON_A17 (MTK_PIN_NO(129) | 7) + +#define PINMUX_GPIO130__FUNC_GPIO130 (MTK_PIN_NO(130) | 0) +#define PINMUX_GPIO130__FUNC_CMVREF0 (MTK_PIN_NO(130) | 1) +#define PINMUX_GPIO130__FUNC_ANT_SEL10 (MTK_PIN_NO(130) | 2) +#define PINMUX_GPIO130__FUNC_SCP_JTAG0_TDO (MTK_PIN_NO(130) | 3) +#define PINMUX_GPIO130__FUNC_MD32_0_JTAG_TDO (MTK_PIN_NO(130) | 4) +#define PINMUX_GPIO130__FUNC_SCL11 (MTK_PIN_NO(130) | 5) +#define PINMUX_GPIO130__FUNC_SPI5_B_CLK (MTK_PIN_NO(130) | 6) +#define PINMUX_GPIO130__FUNC_DBG_MON_A22 (MTK_PIN_NO(130) | 7) + +#define PINMUX_GPIO131__FUNC_GPIO131 (MTK_PIN_NO(131) | 0) +#define PINMUX_GPIO131__FUNC_CMVREF1 (MTK_PIN_NO(131) | 1) +#define PINMUX_GPIO131__FUNC_ANT_SEL11 (MTK_PIN_NO(131) | 2) +#define PINMUX_GPIO131__FUNC_SCP_JTAG0_TDI (MTK_PIN_NO(131) | 3) +#define PINMUX_GPIO131__FUNC_MD32_0_JTAG_TDI (MTK_PIN_NO(131) | 4) +#define PINMUX_GPIO131__FUNC_SDA11 (MTK_PIN_NO(131) | 5) +#define PINMUX_GPIO131__FUNC_SPI5_B_MO (MTK_PIN_NO(131) | 6) +#define PINMUX_GPIO131__FUNC_DBG_MON_A25 (MTK_PIN_NO(131) | 7) + +#define PINMUX_GPIO132__FUNC_GPIO132 (MTK_PIN_NO(132) | 0) +#define PINMUX_GPIO132__FUNC_CMVREF2 (MTK_PIN_NO(132) | 1) +#define PINMUX_GPIO132__FUNC_ANT_SEL12 (MTK_PIN_NO(132) | 2) +#define PINMUX_GPIO132__FUNC_SCP_JTAG0_TMS (MTK_PIN_NO(132) | 3) +#define PINMUX_GPIO132__FUNC_MD32_0_JTAG_TMS (MTK_PIN_NO(132) | 4) +#define PINMUX_GPIO132__FUNC_DBG_MON_A28 (MTK_PIN_NO(132) | 7) + +#define PINMUX_GPIO133__FUNC_GPIO133 (MTK_PIN_NO(133) | 0) +#define PINMUX_GPIO133__FUNC_CMVREF3 (MTK_PIN_NO(133) | 1) +#define PINMUX_GPIO133__FUNC_GPS_L1_ELNA_EN (MTK_PIN_NO(133) | 2) +#define PINMUX_GPIO133__FUNC_SCP_JTAG0_TCK (MTK_PIN_NO(133) | 3) +#define PINMUX_GPIO133__FUNC_MD32_0_JTAG_TCK (MTK_PIN_NO(133) | 4) +#define PINMUX_GPIO133__FUNC_SPI5_B_CSB (MTK_PIN_NO(133) | 6) +#define PINMUX_GPIO133__FUNC_DBG_MON_A23 (MTK_PIN_NO(133) | 7) + +#define PINMUX_GPIO134__FUNC_GPIO134 (MTK_PIN_NO(134) | 0) +#define PINMUX_GPIO134__FUNC_CMVREF4 (MTK_PIN_NO(134) | 1) +#define PINMUX_GPIO134__FUNC_SCP_JTAG0_TRSTN (MTK_PIN_NO(134) | 3) +#define PINMUX_GPIO134__FUNC_MD32_0_JTAG_TRST (MTK_PIN_NO(134) | 4) +#define PINMUX_GPIO134__FUNC_DBG_MON_A26 (MTK_PIN_NO(134) | 7) + +#define PINMUX_GPIO135__FUNC_GPIO135 (MTK_PIN_NO(135) | 0) +#define PINMUX_GPIO135__FUNC_PWM_0 (MTK_PIN_NO(135) | 1) +#define PINMUX_GPIO135__FUNC_SRCLKENAI1 (MTK_PIN_NO(135) | 2) +#define PINMUX_GPIO135__FUNC_MD_URXD0 (MTK_PIN_NO(135) | 3) +#define PINMUX_GPIO135__FUNC_MD32_0_RXD (MTK_PIN_NO(135) | 4) +#define PINMUX_GPIO135__FUNC_CONN_TCXOENA_REQ (MTK_PIN_NO(135) | 5) +#define PINMUX_GPIO135__FUNC_DBG_MON_A29 (MTK_PIN_NO(135) | 7) + +#define PINMUX_GPIO136__FUNC_GPIO136 (MTK_PIN_NO(136) | 0) +#define PINMUX_GPIO136__FUNC_CMMCLK3 (MTK_PIN_NO(136) | 1) +#define PINMUX_GPIO136__FUNC_CLKM1 (MTK_PIN_NO(136) | 2) +#define PINMUX_GPIO136__FUNC_MD_UTXD0 (MTK_PIN_NO(136) | 3) +#define PINMUX_GPIO136__FUNC_MD32_0_TXD (MTK_PIN_NO(136) | 4) +#define PINMUX_GPIO136__FUNC_SPI5_B_MI (MTK_PIN_NO(136) | 6) +#define PINMUX_GPIO136__FUNC_DBG_MON_A24 (MTK_PIN_NO(136) | 7) + +#define PINMUX_GPIO137__FUNC_GPIO137 (MTK_PIN_NO(137) | 0) +#define PINMUX_GPIO137__FUNC_CMMCLK4 (MTK_PIN_NO(137) | 1) +#define PINMUX_GPIO137__FUNC_CLKM2 (MTK_PIN_NO(137) | 2) +#define PINMUX_GPIO137__FUNC_MD_URXD1 (MTK_PIN_NO(137) | 3) +#define PINMUX_GPIO137__FUNC_CONN_UART0_RXD (MTK_PIN_NO(137) | 6) +#define PINMUX_GPIO137__FUNC_DBG_MON_A27 (MTK_PIN_NO(137) | 7) + +#define PINMUX_GPIO138__FUNC_GPIO138 (MTK_PIN_NO(138) | 0) +#define PINMUX_GPIO138__FUNC_CMMCLK5 (MTK_PIN_NO(138) | 1) +#define PINMUX_GPIO138__FUNC_CLKM3 (MTK_PIN_NO(138) | 2) +#define PINMUX_GPIO138__FUNC_MD_UTXD1 (MTK_PIN_NO(138) | 3) +#define PINMUX_GPIO138__FUNC_CONN_UART0_TXD (MTK_PIN_NO(138) | 6) +#define PINMUX_GPIO138__FUNC_DBG_MON_A30 (MTK_PIN_NO(138) | 7) + +#define PINMUX_GPIO139__FUNC_GPIO139 (MTK_PIN_NO(139) | 0) +#define PINMUX_GPIO139__FUNC_SCL4 (MTK_PIN_NO(139) | 1) +#define PINMUX_GPIO139__FUNC_DBG_MON_A21 (MTK_PIN_NO(139) | 7) + +#define PINMUX_GPIO140__FUNC_GPIO140 (MTK_PIN_NO(140) | 0) +#define PINMUX_GPIO140__FUNC_SDA4 (MTK_PIN_NO(140) | 1) +#define PINMUX_GPIO140__FUNC_DBG_MON_A20 (MTK_PIN_NO(140) | 7) + +#define PINMUX_GPIO141__FUNC_GPIO141 (MTK_PIN_NO(141) | 0) +#define PINMUX_GPIO141__FUNC_SCL2 (MTK_PIN_NO(141) | 1) +#define PINMUX_GPIO141__FUNC_DBG_MON_A18 (MTK_PIN_NO(141) | 7) + +#define PINMUX_GPIO142__FUNC_GPIO142 (MTK_PIN_NO(142) | 0) +#define PINMUX_GPIO142__FUNC_SDA2 (MTK_PIN_NO(142) | 1) +#define PINMUX_GPIO142__FUNC_DBG_MON_A19 (MTK_PIN_NO(142) | 7) + +#define PINMUX_GPIO143__FUNC_GPIO143 (MTK_PIN_NO(143) | 0) +#define PINMUX_GPIO143__FUNC_CMVREF0 (MTK_PIN_NO(143) | 1) +#define PINMUX_GPIO143__FUNC_SPI3_CLK (MTK_PIN_NO(143) | 2) +#define PINMUX_GPIO143__FUNC_ADSP_JTAG1_TDO (MTK_PIN_NO(143) | 3) +#define PINMUX_GPIO143__FUNC_SCP_JTAG1_TDO (MTK_PIN_NO(143) | 4) +#define PINMUX_GPIO143__FUNC_DBG_MON_A31 (MTK_PIN_NO(143) | 7) + +#define PINMUX_GPIO144__FUNC_GPIO144 (MTK_PIN_NO(144) | 0) +#define PINMUX_GPIO144__FUNC_CMVREF1 (MTK_PIN_NO(144) | 1) +#define PINMUX_GPIO144__FUNC_SPI3_CSB (MTK_PIN_NO(144) | 2) +#define PINMUX_GPIO144__FUNC_ADSP_JTAG1_TDI (MTK_PIN_NO(144) | 3) +#define PINMUX_GPIO144__FUNC_SCP_JTAG1_TDI (MTK_PIN_NO(144) | 4) + +#define PINMUX_GPIO145__FUNC_GPIO145 (MTK_PIN_NO(145) | 0) +#define PINMUX_GPIO145__FUNC_CMVREF2 (MTK_PIN_NO(145) | 1) +#define PINMUX_GPIO145__FUNC_SPI3_MI (MTK_PIN_NO(145) | 2) +#define PINMUX_GPIO145__FUNC_ADSP_JTAG1_TMS (MTK_PIN_NO(145) | 3) +#define PINMUX_GPIO145__FUNC_SCP_JTAG1_TMS (MTK_PIN_NO(145) | 4) + +#define PINMUX_GPIO146__FUNC_GPIO146 (MTK_PIN_NO(146) | 0) +#define PINMUX_GPIO146__FUNC_CMVREF3 (MTK_PIN_NO(146) | 1) +#define PINMUX_GPIO146__FUNC_SPI3_MO (MTK_PIN_NO(146) | 2) +#define PINMUX_GPIO146__FUNC_ADSP_JTAG1_TCK (MTK_PIN_NO(146) | 3) +#define PINMUX_GPIO146__FUNC_SCP_JTAG1_TCK (MTK_PIN_NO(146) | 4) +#define PINMUX_GPIO146__FUNC_DBG_MON_A32 (MTK_PIN_NO(146) | 7) + +#define PINMUX_GPIO147__FUNC_GPIO147 (MTK_PIN_NO(147) | 0) +#define PINMUX_GPIO147__FUNC_CMVREF4 (MTK_PIN_NO(147) | 1) +#define PINMUX_GPIO147__FUNC_EXT_FRAME_SYNC (MTK_PIN_NO(147) | 2) +#define PINMUX_GPIO147__FUNC_ADSP_JTAG1_TRSTN (MTK_PIN_NO(147) | 3) +#define PINMUX_GPIO147__FUNC_SCP_JTAG1_TRSTN (MTK_PIN_NO(147) | 4) + +#define PINMUX_GPIO148__FUNC_GPIO148 (MTK_PIN_NO(148) | 0) +#define PINMUX_GPIO148__FUNC_PWM_1 (MTK_PIN_NO(148) | 1) +#define PINMUX_GPIO148__FUNC_AGPS_SYNC (MTK_PIN_NO(148) | 2) +#define PINMUX_GPIO148__FUNC_CMMCLK5 (MTK_PIN_NO(148) | 3) + +#define PINMUX_GPIO149__FUNC_GPIO149 (MTK_PIN_NO(149) | 0) +#define PINMUX_GPIO149__FUNC_CMMCLK0 (MTK_PIN_NO(149) | 1) +#define PINMUX_GPIO149__FUNC_CLKM0 (MTK_PIN_NO(149) | 2) +#define PINMUX_GPIO149__FUNC_MD32_0_GPIO0 (MTK_PIN_NO(149) | 3) + +#define PINMUX_GPIO150__FUNC_GPIO150 (MTK_PIN_NO(150) | 0) +#define PINMUX_GPIO150__FUNC_CMMCLK1 (MTK_PIN_NO(150) | 1) +#define PINMUX_GPIO150__FUNC_CLKM1 (MTK_PIN_NO(150) | 2) +#define PINMUX_GPIO150__FUNC_MD32_0_GPIO1 (MTK_PIN_NO(150) | 3) +#define PINMUX_GPIO150__FUNC_CONN_MCU_AICE_TMSC (MTK_PIN_NO(150) | 7) + +#define PINMUX_GPIO151__FUNC_GPIO151 (MTK_PIN_NO(151) | 0) +#define PINMUX_GPIO151__FUNC_CMMCLK2 (MTK_PIN_NO(151) | 1) +#define PINMUX_GPIO151__FUNC_CLKM2 (MTK_PIN_NO(151) | 2) +#define PINMUX_GPIO151__FUNC_MD32_0_GPIO2 (MTK_PIN_NO(151) | 3) +#define PINMUX_GPIO151__FUNC_CONN_MCU_AICE_TCKC (MTK_PIN_NO(151) | 7) + +#define PINMUX_GPIO152__FUNC_GPIO152 (MTK_PIN_NO(152) | 0) +#define PINMUX_GPIO152__FUNC_KPROW1 (MTK_PIN_NO(152) | 1) +#define PINMUX_GPIO152__FUNC_PWM_2 (MTK_PIN_NO(152) | 2) +#define PINMUX_GPIO152__FUNC_IDDIG (MTK_PIN_NO(152) | 3) +#define PINMUX_GPIO152__FUNC_MBISTREADEN_TRIGGER (MTK_PIN_NO(152) | 6) +#define PINMUX_GPIO152__FUNC_DBG_MON_B9 (MTK_PIN_NO(152) | 7) + +#define PINMUX_GPIO153__FUNC_GPIO153 (MTK_PIN_NO(153) | 0) +#define PINMUX_GPIO153__FUNC_KPROW0 (MTK_PIN_NO(153) | 1) +#define PINMUX_GPIO153__FUNC_DBG_MON_B8 (MTK_PIN_NO(153) | 7) + +#define PINMUX_GPIO154__FUNC_GPIO154 (MTK_PIN_NO(154) | 0) +#define PINMUX_GPIO154__FUNC_KPCOL0 (MTK_PIN_NO(154) | 1) +#define PINMUX_GPIO154__FUNC_DBG_MON_B6 (MTK_PIN_NO(154) | 7) + +#define PINMUX_GPIO155__FUNC_GPIO155 (MTK_PIN_NO(155) | 0) +#define PINMUX_GPIO155__FUNC_KPCOL1 (MTK_PIN_NO(155) | 1) +#define PINMUX_GPIO155__FUNC_PWM_3 (MTK_PIN_NO(155) | 2) +#define PINMUX_GPIO155__FUNC_USB_DRVVBUS (MTK_PIN_NO(155) | 3) +#define PINMUX_GPIO155__FUNC_CONN_TCXOENA_REQ (MTK_PIN_NO(155) | 4) +#define PINMUX_GPIO155__FUNC_MBISTWRITEEN_TRIGGER (MTK_PIN_NO(155) | 6) +#define PINMUX_GPIO155__FUNC_DBG_MON_B7 (MTK_PIN_NO(155) | 7) + +#define PINMUX_GPIO156__FUNC_GPIO156 (MTK_PIN_NO(156) | 0) +#define PINMUX_GPIO156__FUNC_SPI1_A_CLK (MTK_PIN_NO(156) | 1) +#define PINMUX_GPIO156__FUNC_SCP_SPI1_A_CK (MTK_PIN_NO(156) | 2) +#define PINMUX_GPIO156__FUNC_MRG_CLK (MTK_PIN_NO(156) | 3) +#define PINMUX_GPIO156__FUNC_AGPS_SYNC (MTK_PIN_NO(156) | 4) +#define PINMUX_GPIO156__FUNC_MD_URXD0 (MTK_PIN_NO(156) | 5) +#define PINMUX_GPIO156__FUNC_UDI_TMS (MTK_PIN_NO(156) | 6) +#define PINMUX_GPIO156__FUNC_DBG_MON_B10 (MTK_PIN_NO(156) | 7) + +#define PINMUX_GPIO157__FUNC_GPIO157 (MTK_PIN_NO(157) | 0) +#define PINMUX_GPIO157__FUNC_SPI1_A_CSB (MTK_PIN_NO(157) | 1) +#define PINMUX_GPIO157__FUNC_SCP_SPI1_A_CS (MTK_PIN_NO(157) | 2) +#define PINMUX_GPIO157__FUNC_MRG_SYNC (MTK_PIN_NO(157) | 3) +#define PINMUX_GPIO157__FUNC_EXT_FRAME_SYNC (MTK_PIN_NO(157) | 4) +#define PINMUX_GPIO157__FUNC_MD_UTXD0 (MTK_PIN_NO(157) | 5) +#define PINMUX_GPIO157__FUNC_UDI_TCK (MTK_PIN_NO(157) | 6) +#define PINMUX_GPIO157__FUNC_DBG_MON_B11 (MTK_PIN_NO(157) | 7) + +#define PINMUX_GPIO158__FUNC_GPIO158 (MTK_PIN_NO(158) | 0) +#define PINMUX_GPIO158__FUNC_SPI1_A_MI (MTK_PIN_NO(158) | 1) +#define PINMUX_GPIO158__FUNC_SCP_SPI1_A_MI (MTK_PIN_NO(158) | 2) +#define PINMUX_GPIO158__FUNC_MRG_DI (MTK_PIN_NO(158) | 3) +#define PINMUX_GPIO158__FUNC_PTA_RXD (MTK_PIN_NO(158) | 4) +#define PINMUX_GPIO158__FUNC_MD_URXD1 (MTK_PIN_NO(158) | 5) +#define PINMUX_GPIO158__FUNC_UDI_TDO (MTK_PIN_NO(158) | 6) +#define PINMUX_GPIO158__FUNC_DBG_MON_B12 (MTK_PIN_NO(158) | 7) + +#define PINMUX_GPIO159__FUNC_GPIO159 (MTK_PIN_NO(159) | 0) +#define PINMUX_GPIO159__FUNC_SPI1_A_MO (MTK_PIN_NO(159) | 1) +#define PINMUX_GPIO159__FUNC_SCP_SPI1_A_MO (MTK_PIN_NO(159) | 2) +#define PINMUX_GPIO159__FUNC_MRG_DO (MTK_PIN_NO(159) | 3) +#define PINMUX_GPIO159__FUNC_PTA_TXD (MTK_PIN_NO(159) | 4) +#define PINMUX_GPIO159__FUNC_MD_UTXD1 (MTK_PIN_NO(159) | 5) +#define PINMUX_GPIO159__FUNC_UDI_NTRST (MTK_PIN_NO(159) | 6) +#define PINMUX_GPIO159__FUNC_DBG_MON_B13 (MTK_PIN_NO(159) | 7) + +#define PINMUX_GPIO160__FUNC_GPIO160 (MTK_PIN_NO(160) | 0) +#define PINMUX_GPIO160__FUNC_SCL3 (MTK_PIN_NO(160) | 1) +#define PINMUX_GPIO160__FUNC_SCP_SCL1 (MTK_PIN_NO(160) | 3) +#define PINMUX_GPIO160__FUNC_DBG_MON_B14 (MTK_PIN_NO(160) | 7) + +#define PINMUX_GPIO161__FUNC_GPIO161 (MTK_PIN_NO(161) | 0) +#define PINMUX_GPIO161__FUNC_SDA3 (MTK_PIN_NO(161) | 1) +#define PINMUX_GPIO161__FUNC_SCP_SDA1 (MTK_PIN_NO(161) | 3) +#define PINMUX_GPIO161__FUNC_DBG_MON_B15 (MTK_PIN_NO(161) | 7) + +#define PINMUX_GPIO162__FUNC_GPIO162 (MTK_PIN_NO(162) | 0) +#define PINMUX_GPIO162__FUNC_ANT_SEL0 (MTK_PIN_NO(162) | 1) +#define PINMUX_GPIO162__FUNC_GPS_L1_ELNA_EN (MTK_PIN_NO(162) | 2) +#define PINMUX_GPIO162__FUNC_UDI_TDI (MTK_PIN_NO(162) | 6) +#define PINMUX_GPIO162__FUNC_DBG_MON_B16 (MTK_PIN_NO(162) | 7) + +#define PINMUX_GPIO163__FUNC_GPIO163 (MTK_PIN_NO(163) | 0) +#define PINMUX_GPIO163__FUNC_ANT_SEL1 (MTK_PIN_NO(163) | 1) +#define PINMUX_GPIO163__FUNC_CONN_TCXOENA_REQ (MTK_PIN_NO(163) | 2) +#define PINMUX_GPIO163__FUNC_DBG_MON_B17 (MTK_PIN_NO(163) | 7) + +#define PINMUX_GPIO164__FUNC_GPIO164 (MTK_PIN_NO(164) | 0) +#define PINMUX_GPIO164__FUNC_ANT_SEL2 (MTK_PIN_NO(164) | 1) +#define PINMUX_GPIO164__FUNC_SCP_SPI1_B_CK (MTK_PIN_NO(164) | 2) +#define PINMUX_GPIO164__FUNC_TP_URXD1_AO (MTK_PIN_NO(164) | 3) +#define PINMUX_GPIO164__FUNC_UCTS0 (MTK_PIN_NO(164) | 5) +#define PINMUX_GPIO164__FUNC_DBG_MON_B18 (MTK_PIN_NO(164) | 7) + +#define PINMUX_GPIO165__FUNC_GPIO165 (MTK_PIN_NO(165) | 0) +#define PINMUX_GPIO165__FUNC_ANT_SEL3 (MTK_PIN_NO(165) | 1) +#define PINMUX_GPIO165__FUNC_SCP_SPI1_B_CS (MTK_PIN_NO(165) | 2) +#define PINMUX_GPIO165__FUNC_TP_UTXD1_AO (MTK_PIN_NO(165) | 3) +#define PINMUX_GPIO165__FUNC_CONN_TCXOENA_REQ (MTK_PIN_NO(165) | 4) +#define PINMUX_GPIO165__FUNC_URTS0 (MTK_PIN_NO(165) | 5) +#define PINMUX_GPIO165__FUNC_DBG_MON_B19 (MTK_PIN_NO(165) | 7) + +#define PINMUX_GPIO166__FUNC_GPIO166 (MTK_PIN_NO(166) | 0) +#define PINMUX_GPIO166__FUNC_ANT_SEL4 (MTK_PIN_NO(166) | 1) +#define PINMUX_GPIO166__FUNC_SCP_SPI1_B_MI (MTK_PIN_NO(166) | 2) +#define PINMUX_GPIO166__FUNC_TP_URXD2_AO (MTK_PIN_NO(166) | 3) +#define PINMUX_GPIO166__FUNC_SRCLKENAI1 (MTK_PIN_NO(166) | 4) +#define PINMUX_GPIO166__FUNC_UCTS1 (MTK_PIN_NO(166) | 5) +#define PINMUX_GPIO166__FUNC_DBG_MON_B20 (MTK_PIN_NO(166) | 7) + +#define PINMUX_GPIO167__FUNC_GPIO167 (MTK_PIN_NO(167) | 0) +#define PINMUX_GPIO167__FUNC_ANT_SEL5 (MTK_PIN_NO(167) | 1) +#define PINMUX_GPIO167__FUNC_SCP_SPI1_B_MO (MTK_PIN_NO(167) | 2) +#define PINMUX_GPIO167__FUNC_TP_UTXD2_AO (MTK_PIN_NO(167) | 3) +#define PINMUX_GPIO167__FUNC_SRCLKENAI0 (MTK_PIN_NO(167) | 4) +#define PINMUX_GPIO167__FUNC_URTS1 (MTK_PIN_NO(167) | 5) +#define PINMUX_GPIO167__FUNC_DBG_MON_B21 (MTK_PIN_NO(167) | 7) + +#define PINMUX_GPIO168__FUNC_GPIO168 (MTK_PIN_NO(168) | 0) +#define PINMUX_GPIO168__FUNC_ANT_SEL6 (MTK_PIN_NO(168) | 1) +#define PINMUX_GPIO168__FUNC_SPI0_B_CLK (MTK_PIN_NO(168) | 2) +#define PINMUX_GPIO168__FUNC_TP_UCTS1_AO (MTK_PIN_NO(168) | 3) +#define PINMUX_GPIO168__FUNC_KPCOL2 (MTK_PIN_NO(168) | 4) +#define PINMUX_GPIO168__FUNC_MD_UCTS0 (MTK_PIN_NO(168) | 5) +#define PINMUX_GPIO168__FUNC_SCL11 (MTK_PIN_NO(168) | 6) +#define PINMUX_GPIO168__FUNC_DBG_MON_B22 (MTK_PIN_NO(168) | 7) + +#define PINMUX_GPIO169__FUNC_GPIO169 (MTK_PIN_NO(169) | 0) +#define PINMUX_GPIO169__FUNC_ANT_SEL7 (MTK_PIN_NO(169) | 1) +#define PINMUX_GPIO169__FUNC_SPI0_B_CSB (MTK_PIN_NO(169) | 2) +#define PINMUX_GPIO169__FUNC_TP_URTS1_AO (MTK_PIN_NO(169) | 3) +#define PINMUX_GPIO169__FUNC_KPROW2 (MTK_PIN_NO(169) | 4) +#define PINMUX_GPIO169__FUNC_MD_URTS0 (MTK_PIN_NO(169) | 5) +#define PINMUX_GPIO169__FUNC_SDA11 (MTK_PIN_NO(169) | 6) +#define PINMUX_GPIO169__FUNC_DBG_MON_B23 (MTK_PIN_NO(169) | 7) + +#define PINMUX_GPIO170__FUNC_GPIO170 (MTK_PIN_NO(170) | 0) +#define PINMUX_GPIO170__FUNC_ANT_SEL8 (MTK_PIN_NO(170) | 1) +#define PINMUX_GPIO170__FUNC_SPI0_B_MI (MTK_PIN_NO(170) | 2) +#define PINMUX_GPIO170__FUNC_TP_UCTS2_AO (MTK_PIN_NO(170) | 3) +#define PINMUX_GPIO170__FUNC_SRCLKENAI1 (MTK_PIN_NO(170) | 4) +#define PINMUX_GPIO170__FUNC_MD_UCTS1 (MTK_PIN_NO(170) | 5) +#define PINMUX_GPIO170__FUNC_DBG_MON_B24 (MTK_PIN_NO(170) | 7) + +#define PINMUX_GPIO171__FUNC_GPIO171 (MTK_PIN_NO(171) | 0) +#define PINMUX_GPIO171__FUNC_ANT_SEL9 (MTK_PIN_NO(171) | 1) +#define PINMUX_GPIO171__FUNC_SPI0_B_MO (MTK_PIN_NO(171) | 2) +#define PINMUX_GPIO171__FUNC_TP_URTS2_AO (MTK_PIN_NO(171) | 3) +#define PINMUX_GPIO171__FUNC_SRCLKENAI0 (MTK_PIN_NO(171) | 4) +#define PINMUX_GPIO171__FUNC_MD_URTS1 (MTK_PIN_NO(171) | 5) +#define PINMUX_GPIO171__FUNC_DBG_MON_B25 (MTK_PIN_NO(171) | 7) + +#define PINMUX_GPIO172__FUNC_GPIO172 (MTK_PIN_NO(172) | 0) +#define PINMUX_GPIO172__FUNC_CONN_TOP_CLK (MTK_PIN_NO(172) | 1) +#define PINMUX_GPIO172__FUNC_AUXIF_CLK0 (MTK_PIN_NO(172) | 2) +#define PINMUX_GPIO172__FUNC_DBG_MON_B29 (MTK_PIN_NO(172) | 7) + +#define PINMUX_GPIO173__FUNC_GPIO173 (MTK_PIN_NO(173) | 0) +#define PINMUX_GPIO173__FUNC_CONN_TOP_DATA (MTK_PIN_NO(173) | 1) +#define PINMUX_GPIO173__FUNC_AUXIF_ST0 (MTK_PIN_NO(173) | 2) +#define PINMUX_GPIO173__FUNC_DBG_MON_B30 (MTK_PIN_NO(173) | 7) + +#define PINMUX_GPIO174__FUNC_GPIO174 (MTK_PIN_NO(174) | 0) +#define PINMUX_GPIO174__FUNC_CONN_HRST_B (MTK_PIN_NO(174) | 1) +#define PINMUX_GPIO174__FUNC_DBG_MON_B28 (MTK_PIN_NO(174) | 7) + +#define PINMUX_GPIO175__FUNC_GPIO175 (MTK_PIN_NO(175) | 0) +#define PINMUX_GPIO175__FUNC_CONN_WB_PTA (MTK_PIN_NO(175) | 1) +#define PINMUX_GPIO175__FUNC_DBG_MON_B31 (MTK_PIN_NO(175) | 7) + +#define PINMUX_GPIO176__FUNC_GPIO176 (MTK_PIN_NO(176) | 0) +#define PINMUX_GPIO176__FUNC_CONN_BT_CLK (MTK_PIN_NO(176) | 1) +#define PINMUX_GPIO176__FUNC_AUXIF_CLK1 (MTK_PIN_NO(176) | 2) +#define PINMUX_GPIO176__FUNC_DBG_MON_B26 (MTK_PIN_NO(176) | 7) + +#define PINMUX_GPIO177__FUNC_GPIO177 (MTK_PIN_NO(177) | 0) +#define PINMUX_GPIO177__FUNC_CONN_BT_DATA (MTK_PIN_NO(177) | 1) +#define PINMUX_GPIO177__FUNC_AUXIF_ST1 (MTK_PIN_NO(177) | 2) +#define PINMUX_GPIO177__FUNC_DBG_MON_B27 (MTK_PIN_NO(177) | 7) + +#define PINMUX_GPIO178__FUNC_GPIO178 (MTK_PIN_NO(178) | 0) +#define PINMUX_GPIO178__FUNC_CONN_WF_CTRL0 (MTK_PIN_NO(178) | 1) + +#define PINMUX_GPIO179__FUNC_GPIO179 (MTK_PIN_NO(179) | 0) +#define PINMUX_GPIO179__FUNC_CONN_WF_CTRL1 (MTK_PIN_NO(179) | 1) +#define PINMUX_GPIO179__FUNC_UFS_MPHY_SCL (MTK_PIN_NO(179) | 2) + +#define PINMUX_GPIO180__FUNC_GPIO180 (MTK_PIN_NO(180) | 0) +#define PINMUX_GPIO180__FUNC_CONN_WF_CTRL2 (MTK_PIN_NO(180) | 1) +#define PINMUX_GPIO180__FUNC_UFS_MPHY_SDA (MTK_PIN_NO(180) | 2) + +#define PINMUX_GPIO181__FUNC_GPIO181 (MTK_PIN_NO(181) | 0) +#define PINMUX_GPIO181__FUNC_CONN_WF_CTRL3 (MTK_PIN_NO(181) | 1) + +#define PINMUX_GPIO182__FUNC_GPIO182 (MTK_PIN_NO(182) | 0) +#define PINMUX_GPIO182__FUNC_CONN_WF_CTRL4 (MTK_PIN_NO(182) | 1) + +#define PINMUX_GPIO183__FUNC_GPIO183 (MTK_PIN_NO(183) | 0) +#define PINMUX_GPIO183__FUNC_MSDC0_CMD (MTK_PIN_NO(183) | 1) + +#define PINMUX_GPIO184__FUNC_GPIO184 (MTK_PIN_NO(184) | 0) +#define PINMUX_GPIO184__FUNC_MSDC0_DAT0 (MTK_PIN_NO(184) | 1) + +#define PINMUX_GPIO185__FUNC_GPIO185 (MTK_PIN_NO(185) | 0) +#define PINMUX_GPIO185__FUNC_MSDC0_DAT2 (MTK_PIN_NO(185) | 1) + +#define PINMUX_GPIO186__FUNC_GPIO186 (MTK_PIN_NO(186) | 0) +#define PINMUX_GPIO186__FUNC_MSDC0_DAT4 (MTK_PIN_NO(186) | 1) + +#define PINMUX_GPIO187__FUNC_GPIO187 (MTK_PIN_NO(187) | 0) +#define PINMUX_GPIO187__FUNC_MSDC0_DAT6 (MTK_PIN_NO(187) | 1) + +#define PINMUX_GPIO188__FUNC_GPIO188 (MTK_PIN_NO(188) | 0) +#define PINMUX_GPIO188__FUNC_MSDC0_DAT1 (MTK_PIN_NO(188) | 1) + +#define PINMUX_GPIO189__FUNC_GPIO189 (MTK_PIN_NO(189) | 0) +#define PINMUX_GPIO189__FUNC_MSDC0_DAT5 (MTK_PIN_NO(189) | 1) + +#define PINMUX_GPIO190__FUNC_GPIO190 (MTK_PIN_NO(190) | 0) +#define PINMUX_GPIO190__FUNC_MSDC0_DAT7 (MTK_PIN_NO(190) | 1) + +#define PINMUX_GPIO191__FUNC_GPIO191 (MTK_PIN_NO(191) | 0) +#define PINMUX_GPIO191__FUNC_MSDC0_DSL (MTK_PIN_NO(191) | 1) +#define PINMUX_GPIO191__FUNC_GPS_L1_ELNA_EN (MTK_PIN_NO(191) | 2) +#define PINMUX_GPIO191__FUNC_IDDIG (MTK_PIN_NO(191) | 3) +#define PINMUX_GPIO191__FUNC_DMIC_CLK (MTK_PIN_NO(191) | 4) + +#define PINMUX_GPIO192__FUNC_GPIO192 (MTK_PIN_NO(192) | 0) +#define PINMUX_GPIO192__FUNC_MSDC0_CLK (MTK_PIN_NO(192) | 1) +#define PINMUX_GPIO192__FUNC_USB_DRVVBUS (MTK_PIN_NO(192) | 3) +#define PINMUX_GPIO192__FUNC_DMIC_DAT (MTK_PIN_NO(192) | 4) + +#define PINMUX_GPIO193__FUNC_GPIO193 (MTK_PIN_NO(193) | 0) +#define PINMUX_GPIO193__FUNC_MSDC0_DAT3 (MTK_PIN_NO(193) | 1) + +#define PINMUX_GPIO194__FUNC_GPIO194 (MTK_PIN_NO(194) | 0) +#define PINMUX_GPIO194__FUNC_MSDC0_RSTB (MTK_PIN_NO(194) | 1) + +#define PINMUX_GPIO195__FUNC_GPIO195 (MTK_PIN_NO(195) | 0) +#define PINMUX_GPIO195__FUNC_SCP_VREQ_VAO (MTK_PIN_NO(195) | 1) +#define PINMUX_GPIO195__FUNC_DVFSRC_EXT_REQ (MTK_PIN_NO(195) | 2) + +#define PINMUX_GPIO196__FUNC_GPIO196 (MTK_PIN_NO(196) | 0) +#define PINMUX_GPIO196__FUNC_AUD_DAT_MOSI2 (MTK_PIN_NO(196) | 1) + +#define PINMUX_GPIO197__FUNC_GPIO197 (MTK_PIN_NO(197) | 0) +#define PINMUX_GPIO197__FUNC_AUD_NLE_MOSI1 (MTK_PIN_NO(197) | 1) +#define PINMUX_GPIO197__FUNC_AUD_CLK_MISO (MTK_PIN_NO(197) | 2) +#define PINMUX_GPIO197__FUNC_I2S2_MCK (MTK_PIN_NO(197) | 3) +#define PINMUX_GPIO197__FUNC_I2S6_MCK (MTK_PIN_NO(197) | 4) +#define PINMUX_GPIO197__FUNC_I2S8_MCK (MTK_PIN_NO(197) | 5) + +#define PINMUX_GPIO198__FUNC_GPIO198 (MTK_PIN_NO(198) | 0) +#define PINMUX_GPIO198__FUNC_AUD_NLE_MOSI0 (MTK_PIN_NO(198) | 1) +#define PINMUX_GPIO198__FUNC_AUD_SYNC_MISO (MTK_PIN_NO(198) | 2) +#define PINMUX_GPIO198__FUNC_I2S2_BCK (MTK_PIN_NO(198) | 3) +#define PINMUX_GPIO198__FUNC_I2S6_BCK (MTK_PIN_NO(198) | 4) +#define PINMUX_GPIO198__FUNC_I2S8_BCK (MTK_PIN_NO(198) | 5) + +#define PINMUX_GPIO199__FUNC_GPIO199 (MTK_PIN_NO(199) | 0) +#define PINMUX_GPIO199__FUNC_AUD_DAT_MISO2 (MTK_PIN_NO(199) | 1) +#define PINMUX_GPIO199__FUNC_I2S2_DI2 (MTK_PIN_NO(199) | 3) + +#define PINMUX_GPIO200__FUNC_GPIO200 (MTK_PIN_NO(200) | 0) +#define PINMUX_GPIO200__FUNC_SCL6 (MTK_PIN_NO(200) | 1) +#define PINMUX_GPIO200__FUNC_SCP_SCL1 (MTK_PIN_NO(200) | 3) +#define PINMUX_GPIO200__FUNC_SCL_6306 (MTK_PIN_NO(200) | 4) +#define PINMUX_GPIO200__FUNC_DBG_MON_A4 (MTK_PIN_NO(200) | 7) + +#define PINMUX_GPIO201__FUNC_GPIO201 (MTK_PIN_NO(201) | 0) +#define PINMUX_GPIO201__FUNC_SDA6 (MTK_PIN_NO(201) | 1) +#define PINMUX_GPIO201__FUNC_SCP_SDA1 (MTK_PIN_NO(201) | 3) +#define PINMUX_GPIO201__FUNC_SDA_6306 (MTK_PIN_NO(201) | 4) +#define PINMUX_GPIO201__FUNC_DBG_MON_A5 (MTK_PIN_NO(201) | 7) + +#define PINMUX_GPIO202__FUNC_GPIO202 (MTK_PIN_NO(202) | 0) +#define PINMUX_GPIO202__FUNC_SCL5 (MTK_PIN_NO(202) | 1) + +#define PINMUX_GPIO203__FUNC_GPIO203 (MTK_PIN_NO(203) | 0) +#define PINMUX_GPIO203__FUNC_SDA5 (MTK_PIN_NO(203) | 1) + +#define PINMUX_GPIO204__FUNC_GPIO204 (MTK_PIN_NO(204) | 0) +#define PINMUX_GPIO204__FUNC_SCL0 (MTK_PIN_NO(204) | 1) +#define PINMUX_GPIO204__FUNC_SPI7_A_CLK (MTK_PIN_NO(204) | 6) +#define PINMUX_GPIO204__FUNC_DBG_MON_A2 (MTK_PIN_NO(204) | 7) + +#define PINMUX_GPIO205__FUNC_GPIO205 (MTK_PIN_NO(205) | 0) +#define PINMUX_GPIO205__FUNC_SDA0 (MTK_PIN_NO(205) | 1) +#define PINMUX_GPIO205__FUNC_SPI7_A_CSB (MTK_PIN_NO(205) | 6) +#define PINMUX_GPIO205__FUNC_DBG_MON_A3 (MTK_PIN_NO(205) | 7) + +#define PINMUX_GPIO206__FUNC_GPIO206 (MTK_PIN_NO(206) | 0) +#define PINMUX_GPIO206__FUNC_SRCLKENA0 (MTK_PIN_NO(206) | 1) + +#define PINMUX_GPIO207__FUNC_GPIO207 (MTK_PIN_NO(207) | 0) +#define PINMUX_GPIO207__FUNC_SRCLKENA1 (MTK_PIN_NO(207) | 1) + +#define PINMUX_GPIO208__FUNC_GPIO208 (MTK_PIN_NO(208) | 0) +#define PINMUX_GPIO208__FUNC_WATCHDOG (MTK_PIN_NO(208) | 1) + +#define PINMUX_GPIO209__FUNC_GPIO209 (MTK_PIN_NO(209) | 0) +#define PINMUX_GPIO209__FUNC_PWRAP_SPI0_MI (MTK_PIN_NO(209) | 1) +#define PINMUX_GPIO209__FUNC_PWRAP_SPI0_MO (MTK_PIN_NO(209) | 2) + +#define PINMUX_GPIO210__FUNC_GPIO210 (MTK_PIN_NO(210) | 0) +#define PINMUX_GPIO210__FUNC_PWRAP_SPI0_CSN (MTK_PIN_NO(210) | 1) + +#define PINMUX_GPIO211__FUNC_GPIO211 (MTK_PIN_NO(211) | 0) +#define PINMUX_GPIO211__FUNC_PWRAP_SPI0_MO (MTK_PIN_NO(211) | 1) +#define PINMUX_GPIO211__FUNC_PWRAP_SPI0_MI (MTK_PIN_NO(211) | 2) + +#define PINMUX_GPIO212__FUNC_GPIO212 (MTK_PIN_NO(212) | 0) +#define PINMUX_GPIO212__FUNC_PWRAP_SPI0_CK (MTK_PIN_NO(212) | 1) + +#define PINMUX_GPIO213__FUNC_GPIO213 (MTK_PIN_NO(213) | 0) +#define PINMUX_GPIO213__FUNC_RTC32K_CK (MTK_PIN_NO(213) | 1) + +#define PINMUX_GPIO214__FUNC_GPIO214 (MTK_PIN_NO(214) | 0) +#define PINMUX_GPIO214__FUNC_AUD_CLK_MOSI (MTK_PIN_NO(214) | 1) +#define PINMUX_GPIO214__FUNC_I2S1_MCK (MTK_PIN_NO(214) | 3) +#define PINMUX_GPIO214__FUNC_I2S7_MCK (MTK_PIN_NO(214) | 4) +#define PINMUX_GPIO214__FUNC_I2S9_MCK (MTK_PIN_NO(214) | 5) + +#define PINMUX_GPIO215__FUNC_GPIO215 (MTK_PIN_NO(215) | 0) +#define PINMUX_GPIO215__FUNC_AUD_SYNC_MOSI (MTK_PIN_NO(215) | 1) +#define PINMUX_GPIO215__FUNC_I2S1_BCK (MTK_PIN_NO(215) | 3) +#define PINMUX_GPIO215__FUNC_I2S7_BCK (MTK_PIN_NO(215) | 4) +#define PINMUX_GPIO215__FUNC_I2S9_BCK (MTK_PIN_NO(215) | 5) + +#define PINMUX_GPIO216__FUNC_GPIO216 (MTK_PIN_NO(216) | 0) +#define PINMUX_GPIO216__FUNC_AUD_DAT_MOSI0 (MTK_PIN_NO(216) | 1) +#define PINMUX_GPIO216__FUNC_I2S1_LRCK (MTK_PIN_NO(216) | 3) +#define PINMUX_GPIO216__FUNC_I2S7_LRCK (MTK_PIN_NO(216) | 4) +#define PINMUX_GPIO216__FUNC_I2S9_LRCK (MTK_PIN_NO(216) | 5) + +#define PINMUX_GPIO217__FUNC_GPIO217 (MTK_PIN_NO(217) | 0) +#define PINMUX_GPIO217__FUNC_AUD_DAT_MOSI1 (MTK_PIN_NO(217) | 1) +#define PINMUX_GPIO217__FUNC_I2S1_DO (MTK_PIN_NO(217) | 3) +#define PINMUX_GPIO217__FUNC_I2S7_DO (MTK_PIN_NO(217) | 4) +#define PINMUX_GPIO217__FUNC_I2S9_DO (MTK_PIN_NO(217) | 5) + +#define PINMUX_GPIO218__FUNC_GPIO218 (MTK_PIN_NO(218) | 0) +#define PINMUX_GPIO218__FUNC_AUD_DAT_MISO0 (MTK_PIN_NO(218) | 1) +#define PINMUX_GPIO218__FUNC_VOW_DAT_MISO (MTK_PIN_NO(218) | 2) +#define PINMUX_GPIO218__FUNC_I2S2_LRCK (MTK_PIN_NO(218) | 3) +#define PINMUX_GPIO218__FUNC_I2S6_LRCK (MTK_PIN_NO(218) | 4) +#define PINMUX_GPIO218__FUNC_I2S8_LRCK (MTK_PIN_NO(218) | 5) + +#define PINMUX_GPIO219__FUNC_GPIO219 (MTK_PIN_NO(219) | 0) +#define PINMUX_GPIO219__FUNC_AUD_DAT_MISO1 (MTK_PIN_NO(219) | 1) +#define PINMUX_GPIO219__FUNC_VOW_CLK_MISO (MTK_PIN_NO(219) | 2) +#define PINMUX_GPIO219__FUNC_I2S2_DI (MTK_PIN_NO(219) | 3) +#define PINMUX_GPIO219__FUNC_I2S6_DI (MTK_PIN_NO(219) | 4) +#define PINMUX_GPIO219__FUNC_I2S8_DI (MTK_PIN_NO(219) | 5) + +#endif /* __MT8192_PINFUNC_H */ -- 2.18.0 _______________________________________________ linux-arm-kernel mailing list linux-arm-kernel@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-arm-kernel