From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-11.1 required=3.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_PATCH, MAILING_LIST_MULTI,MIME_BASE64_TEXT,SIGNED_OFF_BY,SPF_HELO_NONE,SPF_PASS, UNPARSEABLE_RELAY,URIBL_BLOCKED,USER_AGENT_GIT autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 7277BC46466 for ; Thu, 8 Oct 2020 11:33:24 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by mail.kernel.org (Postfix) with ESMTP id 0BAAB2145D for ; Thu, 8 Oct 2020 11:33:23 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (1024-bit key) header.d=mediatek.com header.i=@mediatek.com header.b="fiuDIp7+" Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1729827AbgJHLdX (ORCPT ); Thu, 8 Oct 2020 07:33:23 -0400 Received: from mailgw01.mediatek.com ([210.61.82.183]:33947 "EHLO mailgw01.mediatek.com" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S1725900AbgJHLdW (ORCPT ); Thu, 8 Oct 2020 07:33:22 -0400 X-UUID: c1fab44d9a6741989a985528977faa9d-20201008 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=Content-Transfer-Encoding:Content-Type:MIME-Version:References:In-Reply-To:Message-ID:Date:Subject:CC:To:From; bh=oaT1fqR4NXA1TgsMVhCDeGjvTFHo7ZI8FnzCQcOMSm8=; b=fiuDIp7+DOBSly2gVE+C1KVXGPbQ6ksxQOIpCj4NA+gjLLJ8Lc8LNkyxrIDDRX7hPkmIMrq89ImDEmEjKxkVaCSsLS4Nn9s+3lAuux5v9KalVbgkgrIrodDCrvbTr2F1R/JYoHpeMPbpUCqvv1qgcFdlHVPKJE6oMq6r4SWsQsI=; X-UUID: c1fab44d9a6741989a985528977faa9d-20201008 Received: from mtkexhb02.mediatek.inc [(172.21.101.103)] by mailgw01.mediatek.com (envelope-from ) (Cellopoint E-mail Firewall v4.1.14 Build 0819 with TLSv1.2 ECDHE-RSA-AES256-SHA384 256/256) with ESMTP id 1248776477; Thu, 08 Oct 2020 19:33:15 +0800 Received: from mtkcas08.mediatek.inc (172.21.101.126) by mtkmbs08n2.mediatek.inc (172.21.101.56) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Thu, 8 Oct 2020 19:33:12 +0800 Received: from mtksdccf07.mediatek.inc (172.21.84.99) by mtkcas08.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1497.2 via Frontend Transport; Thu, 8 Oct 2020 19:33:13 +0800 From: Shayne Chen To: Felix Fietkau CC: linux-wireless , Lorenzo Bianconi , Ryder Lee , Evelyn Tsai , linux-mediatek , Shayne Chen Subject: [PATCH 03/10] mt76: testmode: add tx_rate_stbc parameter Date: Thu, 8 Oct 2020 19:28:57 +0800 Message-ID: <20201008112904.10620-3-shayne.chen@mediatek.com> X-Mailer: git-send-email 2.18.0 In-Reply-To: <20201008112904.10620-1-shayne.chen@mediatek.com> References: <20201008112904.10620-1-shayne.chen@mediatek.com> MIME-Version: 1.0 Content-Type: text/plain X-TM-SNTS-SMTP: 0E61418BE653005371A2E7AC154A05879C9EC88BA20729BDC24BA676EB6DF4732000:8 X-MTK: N Content-Transfer-Encoding: base64 Precedence: bulk List-ID: X-Mailing-List: linux-wireless@vger.kernel.org QWRkIHRoZSBwYXJhbWV0ZXIgdG8gY29udHJvbCBTVEJDIGZ1bmN0aW9uIGluIHRlc3Rtb2RlLg0K DQpTaWduZWQtb2ZmLWJ5OiBTaGF5bmUgQ2hlbiA8c2hheW5lLmNoZW5AbWVkaWF0ZWsuY29tPg0K UmV2aWV3ZWQtYnk6IFJ5ZGVyIExlZSA8cnlkZXIubGVlQG1lZGlhdGVrLmNvbT4NCi0tLQ0KIGRy aXZlcnMvbmV0L3dpcmVsZXNzL21lZGlhdGVrL210NzYvbXQ3Ni5oICAgICB8IDEgKw0KIGRyaXZl cnMvbmV0L3dpcmVsZXNzL21lZGlhdGVrL210NzYvdGVzdG1vZGUuYyB8IDYgKysrKysrDQogZHJp dmVycy9uZXQvd2lyZWxlc3MvbWVkaWF0ZWsvbXQ3Ni90ZXN0bW9kZS5oIHwgMiArKw0KIDMgZmls ZXMgY2hhbmdlZCwgOSBpbnNlcnRpb25zKCspDQoNCmRpZmYgLS1naXQgYS9kcml2ZXJzL25ldC93 aXJlbGVzcy9tZWRpYXRlay9tdDc2L210NzYuaCBiL2RyaXZlcnMvbmV0L3dpcmVsZXNzL21lZGlh dGVrL210NzYvbXQ3Ni5oDQppbmRleCAwMDlkMjBhLi45ZmYyNDllIDEwMDY0NA0KLS0tIGEvZHJp dmVycy9uZXQvd2lyZWxlc3MvbWVkaWF0ZWsvbXQ3Ni9tdDc2LmgNCisrKyBiL2RyaXZlcnMvbmV0 L3dpcmVsZXNzL21lZGlhdGVrL210NzYvbXQ3Ni5oDQpAQCAtNTI3LDYgKzUyNyw3IEBAIHN0cnVj dCBtdDc2X3Rlc3Rtb2RlX2RhdGEgew0KIAl1OCB0eF9yYXRlX25zczsNCiAJdTggdHhfcmF0ZV9z Z2k7DQogCXU4IHR4X3JhdGVfbGRwYzsNCisJdTggdHhfcmF0ZV9zdGJjOw0KIA0KIAl1OCB0eF9h bnRlbm5hX21hc2s7DQogDQpkaWZmIC0tZ2l0IGEvZHJpdmVycy9uZXQvd2lyZWxlc3MvbWVkaWF0 ZWsvbXQ3Ni90ZXN0bW9kZS5jIGIvZHJpdmVycy9uZXQvd2lyZWxlc3MvbWVkaWF0ZWsvbXQ3Ni90 ZXN0bW9kZS5jDQppbmRleCA4ODNmNTljLi42YjU5ZTA4IDEwMDY0NA0KLS0tIGEvZHJpdmVycy9u ZXQvd2lyZWxlc3MvbWVkaWF0ZWsvbXQ3Ni90ZXN0bW9kZS5jDQorKysgYi9kcml2ZXJzL25ldC93 aXJlbGVzcy9tZWRpYXRlay9tdDc2L3Rlc3Rtb2RlLmMNCkBAIC0xMSw2ICsxMSw3IEBAIHN0YXRp YyBjb25zdCBzdHJ1Y3QgbmxhX3BvbGljeSBtdDc2X3RtX3BvbGljeVtOVU1fTVQ3Nl9UTV9BVFRS U10gPSB7DQogCVtNVDc2X1RNX0FUVFJfVFhfUkFURV9JRFhdID0geyAudHlwZSA9IE5MQV9VOCB9 LA0KIAlbTVQ3Nl9UTV9BVFRSX1RYX1JBVEVfU0dJXSA9IHsgLnR5cGUgPSBOTEFfVTggfSwNCiAJ W01UNzZfVE1fQVRUUl9UWF9SQVRFX0xEUENdID0geyAudHlwZSA9IE5MQV9VOCB9LA0KKwlbTVQ3 Nl9UTV9BVFRSX1RYX1JBVEVfU1RCQ10gPSB7IC50eXBlID0gTkxBX1U4IH0sDQogCVtNVDc2X1RN X0FUVFJfVFhfQU5URU5OQV0gPSB7IC50eXBlID0gTkxBX1U4IH0sDQogCVtNVDc2X1RNX0FUVFJf VFhfUE9XRVJfQ09OVFJPTF0gPSB7IC50eXBlID0gTkxBX1U4IH0sDQogCVtNVDc2X1RNX0FUVFJf VFhfUE9XRVJdID0geyAudHlwZSA9IE5MQV9ORVNURUQgfSwNCkBAIC0xMzEsNiArMTMyLDkgQEAg bXQ3Nl90ZXN0bW9kZV90eF9pbml0KHN0cnVjdCBtdDc2X2RldiAqZGV2KQ0KIAlpZiAodGQtPnR4 X3JhdGVfbGRwYykNCiAJCWluZm8tPmZsYWdzIHw9IElFRUU4MDIxMV9UWF9DVExfTERQQzsNCiAN CisJaWYgKHRkLT50eF9yYXRlX3N0YmMpDQorCQlpbmZvLT5mbGFncyB8PSBJRUVFODAyMTFfVFhf Q1RMX1NUQkM7DQorDQogCWlmICh0ZC0+dHhfcmF0ZV9tb2RlID49IE1UNzZfVE1fVFhfTU9ERV9I VCkgew0KIAkJc3dpdGNoIChkZXYtPnBoeS5jaGFuZGVmLndpZHRoKSB7DQogCQljYXNlIE5MODAy MTFfQ0hBTl9XSURUSF80MDoNCkBAIC0zMzYsNiArMzQwLDcgQEAgaW50IG10NzZfdGVzdG1vZGVf Y21kKHN0cnVjdCBpZWVlODAyMTFfaHcgKmh3LCBzdHJ1Y3QgaWVlZTgwMjExX3ZpZiAqdmlmLA0K IAkJCSAgIDEsIGh3ZWlnaHQ4KHBoeS0+YW50ZW5uYV9tYXNrKSkgfHwNCiAJICAgIG10NzZfdG1f Z2V0X3U4KHRiW01UNzZfVE1fQVRUUl9UWF9SQVRFX1NHSV0sICZ0ZC0+dHhfcmF0ZV9zZ2ksIDAs IDEpIHx8DQogCSAgICBtdDc2X3RtX2dldF91OCh0YltNVDc2X1RNX0FUVFJfVFhfUkFURV9MRFBD XSwgJnRkLT50eF9yYXRlX2xkcGMsIDAsIDEpIHx8DQorCSAgICBtdDc2X3RtX2dldF91OCh0YltN VDc2X1RNX0FUVFJfVFhfUkFURV9TVEJDXSwgJnRkLT50eF9yYXRlX3N0YmMsIDAsIDEpIHx8DQog CSAgICBtdDc2X3RtX2dldF91OCh0YltNVDc2X1RNX0FUVFJfVFhfQU5URU5OQV0sICZ0ZC0+dHhf YW50ZW5uYV9tYXNrLCAxLA0KIAkJCSAgIHBoeS0+YW50ZW5uYV9tYXNrKSB8fA0KIAkgICAgbXQ3 Nl90bV9nZXRfdTgodGJbTVQ3Nl9UTV9BVFRSX1RYX1BPV0VSX0NPTlRST0xdLA0KQEAgLTQ3Miw2 ICs0NzcsNyBAQCBpbnQgbXQ3Nl90ZXN0bW9kZV9kdW1wKHN0cnVjdCBpZWVlODAyMTFfaHcgKmh3 LCBzdHJ1Y3Qgc2tfYnVmZiAqbXNnLA0KIAkgICAgbmxhX3B1dF91OChtc2csIE1UNzZfVE1fQVRU Ul9UWF9SQVRFX0lEWCwgdGQtPnR4X3JhdGVfaWR4KSB8fA0KIAkgICAgbmxhX3B1dF91OChtc2cs IE1UNzZfVE1fQVRUUl9UWF9SQVRFX1NHSSwgdGQtPnR4X3JhdGVfc2dpKSB8fA0KIAkgICAgbmxh X3B1dF91OChtc2csIE1UNzZfVE1fQVRUUl9UWF9SQVRFX0xEUEMsIHRkLT50eF9yYXRlX2xkcGMp IHx8DQorCSAgICBubGFfcHV0X3U4KG1zZywgTVQ3Nl9UTV9BVFRSX1RYX1JBVEVfU1RCQywgdGQt PnR4X3JhdGVfc3RiYykgfHwNCiAJICAgIChtdDc2X3Rlc3Rtb2RlX3BhcmFtX3ByZXNlbnQodGQs IE1UNzZfVE1fQVRUUl9UWF9BTlRFTk5BKSAmJg0KIAkgICAgIG5sYV9wdXRfdTgobXNnLCBNVDc2 X1RNX0FUVFJfVFhfQU5URU5OQSwgdGQtPnR4X2FudGVubmFfbWFzaykpIHx8DQogCSAgICAobXQ3 Nl90ZXN0bW9kZV9wYXJhbV9wcmVzZW50KHRkLCBNVDc2X1RNX0FUVFJfVFhfUE9XRVJfQ09OVFJP TCkgJiYNCmRpZmYgLS1naXQgYS9kcml2ZXJzL25ldC93aXJlbGVzcy9tZWRpYXRlay9tdDc2L3Rl c3Rtb2RlLmggYi9kcml2ZXJzL25ldC93aXJlbGVzcy9tZWRpYXRlay9tdDc2L3Rlc3Rtb2RlLmgN CmluZGV4IDQwMTVmMWQuLjY0N2YxZTIgMTAwNjQ0DQotLS0gYS9kcml2ZXJzL25ldC93aXJlbGVz cy9tZWRpYXRlay9tdDc2L3Rlc3Rtb2RlLmgNCisrKyBiL2RyaXZlcnMvbmV0L3dpcmVsZXNzL21l ZGlhdGVrL210NzYvdGVzdG1vZGUuaA0KQEAgLTI1LDYgKzI1LDcgQEANCiAgKiBATVQ3Nl9UTV9B VFRSX1RYX1JBVEVfSURYOiBwYWNrZXQgdHggcmF0ZS9NQ1MgaW5kZXggKHU4KQ0KICAqIEBNVDc2 X1RNX0FUVFJfVFhfUkFURV9TR0k6IHBhY2tldCB0eCB1c2Ugc2hvcnQgZ3VhcmQgaW50ZXJ2YWwg KHU4KQ0KICAqIEBNVDc2X1RNX0FUVFJfVFhfUkFURV9MRFBDOiBwYWNrZXQgdHggZW5hYmxlIExE UEMgKHU4KQ0KKyAqIEBNVDc2X1RNX0FUVFJfVFhfUkFURV9TVEJDOiBwYWNrZXQgdHggZW5hYmxl IFNUQkMgKHU4KQ0KICAqDQogICogQE1UNzZfVE1fQVRUUl9UWF9BTlRFTk5BOiB0eCBhbnRlbm5h IG1hc2sgKHU4KQ0KICAqIEBNVDc2X1RNX0FUVFJfVFhfUE9XRVJfQ09OVFJPTDogZW5hYmxlIHR4 IHBvd2VyIGNvbnRyb2wgKHU4KQ0KQEAgLTUwLDYgKzUxLDcgQEAgZW51bSBtdDc2X3Rlc3Rtb2Rl X2F0dHIgew0KIAlNVDc2X1RNX0FUVFJfVFhfUkFURV9JRFgsDQogCU1UNzZfVE1fQVRUUl9UWF9S QVRFX1NHSSwNCiAJTVQ3Nl9UTV9BVFRSX1RYX1JBVEVfTERQQywNCisJTVQ3Nl9UTV9BVFRSX1RY X1JBVEVfU1RCQywNCiANCiAJTVQ3Nl9UTV9BVFRSX1RYX0FOVEVOTkEsDQogCU1UNzZfVE1fQVRU Ul9UWF9QT1dFUl9DT05UUk9MLA0KLS0gDQoyLjE3LjENCg== From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-12.7 required=3.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_PATCH, MAILING_LIST_MULTI,SIGNED_OFF_BY,SPF_HELO_NONE,SPF_PASS,UNPARSEABLE_RELAY, URIBL_BLOCKED,USER_AGENT_GIT autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 8FE4EC43467 for ; Thu, 8 Oct 2020 11:33:45 +0000 (UTC) Received: from merlin.infradead.org (merlin.infradead.org [205.233.59.134]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 179BA21527 for ; Thu, 8 Oct 2020 11:33:45 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (2048-bit key) header.d=lists.infradead.org header.i=@lists.infradead.org header.b="12mp63yn"; dkim=fail reason="signature verification failed" (1024-bit key) header.d=mediatek.com header.i=@mediatek.com header.b="EKmsmsLG" DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org 179BA21527 Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=mediatek.com Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-mediatek-bounces+linux-mediatek=archiver.kernel.org@lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=merlin.20170209; h=Sender:Content-Transfer-Encoding: Content-Type:Cc:List-Subscribe:List-Help:List-Post:List-Archive: List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To:Message-ID:Date: Subject:To:From:Reply-To:Content-ID:Content-Description:Resent-Date: Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Owner; bh=vue/uH5NL3V3P9AVRvVhBp2Nw+ybYkL0KpiONbVYUi4=; b=12mp63yn+VOdnoPNyX+bB30Ky xxpoo8TqNWSBZNhhQEQ9DDFla0a+qxqCHlpqVs4rxNsFVJ6P90/lJUxpq1m1yBeJx2V/FYsVkBnMn sy7TAlFrUdR8wS4EKFF31ttUmV6eVO6DbY6Vdf+S+uIVmhPBgAsPHNxkeNXVUe9BQyVc4weTADCLW WUCVVnCYvpXnUpcMr0Jdcb5d6XTizm5jx8tmEEXDW/X8l3MzhSFc1qX88uWx3E343kOi02i+XF5Cc O9TfrnH/3YfjaAEHt5NqNwbKEHuSK814FfqtAnvnP91b+b3u8Trw7I0XjthFxSQOfHU8tRjZCfZsr 9U1AU1dQg==; Received: from localhost ([::1] helo=merlin.infradead.org) by merlin.infradead.org with esmtp (Exim 4.92.3 #3 (Red Hat Linux)) id 1kQUAx-0003Uq-NT; Thu, 08 Oct 2020 11:33:35 +0000 Received: from mailgw02.mediatek.com ([216.200.240.185]) by merlin.infradead.org with esmtps (Exim 4.92.3 #3 (Red Hat Linux)) id 1kQUAv-0003SB-9M for linux-mediatek@lists.infradead.org; Thu, 08 Oct 2020 11:33:34 +0000 X-UUID: 505444f464ee421198e19f41fc2597c1-20201008 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=Content-Transfer-Encoding:Content-Type:MIME-Version:References:In-Reply-To:Message-ID:Date:Subject:CC:To:From; bh=oaT1fqR4NXA1TgsMVhCDeGjvTFHo7ZI8FnzCQcOMSm8=; b=EKmsmsLGuujf9JE+N4WCaUKxfqkxTywtTZg51bSe9g4tOY6FGj6AEnUV5AMA0mlLQ2zncoAI31z5xGDMsJI33UWqwPATl1ojgOxy9DsBCzAB6ruGOvbCLsTcIFX+tI1lLpamVvMTdhpP207w4BlYc6wuywwF/VDHjEUTthZ7Yyk=; X-UUID: 505444f464ee421198e19f41fc2597c1-20201008 Received: from mtkcas67.mediatek.inc [(172.29.193.45)] by mailgw02.mediatek.com (envelope-from ) (musrelay.mediatek.com ESMTP with TLSv1.2 ECDHE-RSA-AES256-SHA384 256/256) with ESMTP id 649719696; Thu, 08 Oct 2020 03:33:29 -0800 Received: from mtkmbs08n2.mediatek.inc (172.21.101.56) by MTKMBS62N2.mediatek.inc (172.29.193.42) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Thu, 8 Oct 2020 04:33:28 -0700 Received: from mtkcas08.mediatek.inc (172.21.101.126) by mtkmbs08n2.mediatek.inc (172.21.101.56) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Thu, 8 Oct 2020 19:33:12 +0800 Received: from mtksdccf07.mediatek.inc (172.21.84.99) by mtkcas08.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1497.2 via Frontend Transport; Thu, 8 Oct 2020 19:33:13 +0800 From: Shayne Chen To: Felix Fietkau Subject: [PATCH 03/10] mt76: testmode: add tx_rate_stbc parameter Date: Thu, 8 Oct 2020 19:28:57 +0800 Message-ID: <20201008112904.10620-3-shayne.chen@mediatek.com> X-Mailer: git-send-email 2.18.0 In-Reply-To: <20201008112904.10620-1-shayne.chen@mediatek.com> References: <20201008112904.10620-1-shayne.chen@mediatek.com> MIME-Version: 1.0 X-TM-SNTS-SMTP: 0E61418BE653005371A2E7AC154A05879C9EC88BA20729BDC24BA676EB6DF4732000:8 X-MTK: N X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20201008_073333_459346_C24AF88E X-CRM114-Status: GOOD ( 12.96 ) X-BeenThere: linux-mediatek@lists.infradead.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: Ryder Lee , Evelyn Tsai , linux-wireless , linux-mediatek , Lorenzo Bianconi , Shayne Chen Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: "Linux-mediatek" Errors-To: linux-mediatek-bounces+linux-mediatek=archiver.kernel.org@lists.infradead.org Add the parameter to control STBC function in testmode. Signed-off-by: Shayne Chen Reviewed-by: Ryder Lee --- drivers/net/wireless/mediatek/mt76/mt76.h | 1 + drivers/net/wireless/mediatek/mt76/testmode.c | 6 ++++++ drivers/net/wireless/mediatek/mt76/testmode.h | 2 ++ 3 files changed, 9 insertions(+) diff --git a/drivers/net/wireless/mediatek/mt76/mt76.h b/drivers/net/wireless/mediatek/mt76/mt76.h index 009d20a..9ff249e 100644 --- a/drivers/net/wireless/mediatek/mt76/mt76.h +++ b/drivers/net/wireless/mediatek/mt76/mt76.h @@ -527,6 +527,7 @@ struct mt76_testmode_data { u8 tx_rate_nss; u8 tx_rate_sgi; u8 tx_rate_ldpc; + u8 tx_rate_stbc; u8 tx_antenna_mask; diff --git a/drivers/net/wireless/mediatek/mt76/testmode.c b/drivers/net/wireless/mediatek/mt76/testmode.c index 883f59c..6b59e08 100644 --- a/drivers/net/wireless/mediatek/mt76/testmode.c +++ b/drivers/net/wireless/mediatek/mt76/testmode.c @@ -11,6 +11,7 @@ static const struct nla_policy mt76_tm_policy[NUM_MT76_TM_ATTRS] = { [MT76_TM_ATTR_TX_RATE_IDX] = { .type = NLA_U8 }, [MT76_TM_ATTR_TX_RATE_SGI] = { .type = NLA_U8 }, [MT76_TM_ATTR_TX_RATE_LDPC] = { .type = NLA_U8 }, + [MT76_TM_ATTR_TX_RATE_STBC] = { .type = NLA_U8 }, [MT76_TM_ATTR_TX_ANTENNA] = { .type = NLA_U8 }, [MT76_TM_ATTR_TX_POWER_CONTROL] = { .type = NLA_U8 }, [MT76_TM_ATTR_TX_POWER] = { .type = NLA_NESTED }, @@ -131,6 +132,9 @@ mt76_testmode_tx_init(struct mt76_dev *dev) if (td->tx_rate_ldpc) info->flags |= IEEE80211_TX_CTL_LDPC; + if (td->tx_rate_stbc) + info->flags |= IEEE80211_TX_CTL_STBC; + if (td->tx_rate_mode >= MT76_TM_TX_MODE_HT) { switch (dev->phy.chandef.width) { case NL80211_CHAN_WIDTH_40: @@ -336,6 +340,7 @@ int mt76_testmode_cmd(struct ieee80211_hw *hw, struct ieee80211_vif *vif, 1, hweight8(phy->antenna_mask)) || mt76_tm_get_u8(tb[MT76_TM_ATTR_TX_RATE_SGI], &td->tx_rate_sgi, 0, 1) || mt76_tm_get_u8(tb[MT76_TM_ATTR_TX_RATE_LDPC], &td->tx_rate_ldpc, 0, 1) || + mt76_tm_get_u8(tb[MT76_TM_ATTR_TX_RATE_STBC], &td->tx_rate_stbc, 0, 1) || mt76_tm_get_u8(tb[MT76_TM_ATTR_TX_ANTENNA], &td->tx_antenna_mask, 1, phy->antenna_mask) || mt76_tm_get_u8(tb[MT76_TM_ATTR_TX_POWER_CONTROL], @@ -472,6 +477,7 @@ int mt76_testmode_dump(struct ieee80211_hw *hw, struct sk_buff *msg, nla_put_u8(msg, MT76_TM_ATTR_TX_RATE_IDX, td->tx_rate_idx) || nla_put_u8(msg, MT76_TM_ATTR_TX_RATE_SGI, td->tx_rate_sgi) || nla_put_u8(msg, MT76_TM_ATTR_TX_RATE_LDPC, td->tx_rate_ldpc) || + nla_put_u8(msg, MT76_TM_ATTR_TX_RATE_STBC, td->tx_rate_stbc) || (mt76_testmode_param_present(td, MT76_TM_ATTR_TX_ANTENNA) && nla_put_u8(msg, MT76_TM_ATTR_TX_ANTENNA, td->tx_antenna_mask)) || (mt76_testmode_param_present(td, MT76_TM_ATTR_TX_POWER_CONTROL) && diff --git a/drivers/net/wireless/mediatek/mt76/testmode.h b/drivers/net/wireless/mediatek/mt76/testmode.h index 4015f1d..647f1e2 100644 --- a/drivers/net/wireless/mediatek/mt76/testmode.h +++ b/drivers/net/wireless/mediatek/mt76/testmode.h @@ -25,6 +25,7 @@ * @MT76_TM_ATTR_TX_RATE_IDX: packet tx rate/MCS index (u8) * @MT76_TM_ATTR_TX_RATE_SGI: packet tx use short guard interval (u8) * @MT76_TM_ATTR_TX_RATE_LDPC: packet tx enable LDPC (u8) + * @MT76_TM_ATTR_TX_RATE_STBC: packet tx enable STBC (u8) * * @MT76_TM_ATTR_TX_ANTENNA: tx antenna mask (u8) * @MT76_TM_ATTR_TX_POWER_CONTROL: enable tx power control (u8) @@ -50,6 +51,7 @@ enum mt76_testmode_attr { MT76_TM_ATTR_TX_RATE_IDX, MT76_TM_ATTR_TX_RATE_SGI, MT76_TM_ATTR_TX_RATE_LDPC, + MT76_TM_ATTR_TX_RATE_STBC, MT76_TM_ATTR_TX_ANTENNA, MT76_TM_ATTR_TX_POWER_CONTROL, -- 2.17.1 _______________________________________________ Linux-mediatek mailing list Linux-mediatek@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-mediatek