From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-11.1 required=3.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_PATCH, MAILING_LIST_MULTI,MIME_BASE64_TEXT,SIGNED_OFF_BY,SPF_HELO_NONE,SPF_PASS, UNPARSEABLE_RELAY,URIBL_BLOCKED,USER_AGENT_GIT autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 3264DC388F9 for ; Fri, 23 Oct 2020 09:15:10 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by mail.kernel.org (Postfix) with ESMTP id D5A7024182 for ; Fri, 23 Oct 2020 09:15:09 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (1024-bit key) header.d=mediatek.com header.i=@mediatek.com header.b="Sscn+B7s" Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S461300AbgJWJPJ (ORCPT ); Fri, 23 Oct 2020 05:15:09 -0400 Received: from mailgw01.mediatek.com ([210.61.82.183]:37073 "EHLO mailgw01.mediatek.com" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S461210AbgJWJPI (ORCPT ); Fri, 23 Oct 2020 05:15:08 -0400 X-UUID: d16ee7a7583d4e8e8a0ad8202ba4e96a-20201023 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=Content-Transfer-Encoding:Content-Type:MIME-Version:References:In-Reply-To:Message-ID:Date:Subject:CC:To:From; bh=aYuyn9NjZBEM+oRnQ5ULA5ERNI6LEYnFPKeNFi8pApA=; b=Sscn+B7s+64ovJCgwrhPhO+dMYI673ksA/qUaCFVl17M4FZvxgxdoZDM/Pi265FBp4IFRC+57KCz5jt8itps9KfvfYRjaxo2yZ3tc3FrzlhvAtH9ZyiTevbChcWKFlPgfGWzIbm5FuuHT/TTPXbLATqsStCJM6IgrWWVWD9ZxVc=; X-UUID: d16ee7a7583d4e8e8a0ad8202ba4e96a-20201023 Received: from mtkcas08.mediatek.inc [(172.21.101.126)] by mailgw01.mediatek.com (envelope-from ) (Cellopoint E-mail Firewall v4.1.14 Build 0819 with TLSv1.2 ECDHE-RSA-AES256-SHA384 256/256) with ESMTP id 1152596583; Fri, 23 Oct 2020 17:14:56 +0800 Received: from MTKCAS06.mediatek.inc (172.21.101.30) by mtkmbs08n2.mediatek.inc (172.21.101.56) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Fri, 23 Oct 2020 17:14:54 +0800 Received: from mtksdccf07.mediatek.inc (172.21.84.99) by MTKCAS06.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1497.2 via Frontend Transport; Fri, 23 Oct 2020 17:14:54 +0800 From: Miles Chen To: Catalin Marinas , Russell King , Minchan Kim CC: , , , , Will Deacon , Steve Capper , Simon Horman , Suren Baghdasaryan , Miles Chen Subject: [PATCH v2 2/4] arm: mm: reordering memory type table Date: Fri, 23 Oct 2020 17:14:35 +0800 Message-ID: <20201023091437.8225-3-miles.chen@mediatek.com> X-Mailer: git-send-email 2.18.0 In-Reply-To: <20201023091437.8225-1-miles.chen@mediatek.com> References: <20201023091437.8225-1-miles.chen@mediatek.com> MIME-Version: 1.0 Content-Type: text/plain X-TM-SNTS-SMTP: 39A6E743CB437B5F42C75816813A91AAC33538F9F78B64AC671EE6541AB26FFA2000:8 X-MTK: N Content-Transfer-Encoding: base64 Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org RnJvbTogTWluY2hhbiBLaW0gPG1pbmNoYW5Aa2VybmVsLm9yZz4NCg0KVG8gdXNlIGJpdCA1IGlu IHBhZ2UgdGFibGUgYXMgTF9QVEVfU1BFQ0lBTCwgd2UgbmVlZCBhIHJvb20gZm9yIHRoYXQuDQpJ dCBzZWVtcyB3ZSBkb24ndCBuZWVkIDQgYml0cyBmb3IgdGhlIG1lbW9yeSB0eXBlIHdpdGggQVJN djYrLg0KSWYgaXQncyB0cnVlLCBsZXQncyByZW9yZGVyIGJpdHMgdG8gbWFrZSBiaXQgNSBmcmVl Lg0KDQpXZSB3aWxsIHVzZSB0aGUgYml0IGZvciBMX1BURV9TUEVDSUFMIGluIG5leHQgcGF0Y2gu DQoNCkEgbm90ZSBmcm9tIENhdGFsaW4gaW4gWzFdOg0KIg0KPiBBbnl3YXksIG9uIEFSTXY3IG9y IEFSTXY2K0xQQUUsIHRoZSBub24tc2hhcmVkIGRldmljZSBnZXRzIG1hcHBlZCB0bw0KPiBzaGFy ZWQgZGV2aWNlIGluIGhhcmR3YXJlLiBMb29raW5nIHRocm91Z2ggdGhlIGFybTMyIGNvZGUsIGl0 IHNlZW1zIHRoYXQNCj4gTVRfREVWSUNFX05PTlNIQVJFRCBpcyB1c2VkIGJ5IGFyY2gvYXJtL21h Y2gtc2htb2JpbGUvc2V0dXAtcjhhNzc3OS5jDQo+IGFuZCBJSVVDIHRoYXQncyBhIHY3IHBsYXRm b3JtIChSLUNhciBIMSwgQ29ydGV4LUE5KS4gSSB0aGluayB0aGUgYWJvdmUNCj4gc2hvdWxkIGJl IGRlZmluZWQgdG8gTF9QVEVfTVRfREVWX1NIQVJFRCwgdW5sZXNzIEkgbWlzcyBhbnkgcGxhY2Ug d2hlcmUNCj4gREVWX05PTlNIQVJFRCBpcyByZWxldmFudCBvbiBBUk12NiAoYWRkaW5nIFNpbW9u IHRvIGNvbmZpcm0gb24gc2htYmlsZSkuDQoiDQoNClsxXSBodHRwczovL2xvcmUua2VybmVsLm9y Zy9wYXRjaHdvcmsvcGF0Y2gvOTg2NTc0Lw0KDQpDYzogUnVzc2VsbCBLaW5nIDxsaW51eEBhcm1s aW51eC5vcmcudWs+DQpDYzogQ2F0YWxpbiBNYXJpbmFzIDxjYXRhbGluLm1hcmluYXNAYXJtLmNv bT4NCkNjOiBXaWxsIERlYWNvbiA8d2lsbC5kZWFjb25AYXJtLmNvbT4NCkNjOiBTdGV2ZSBDYXBw ZXIgPHN0ZXZlLmNhcHBlckBsaW5hcm8ub3JnPg0KQ2M6IFNpbW9uIEhvcm1hbiA8aG9ybXNAdmVy Z2UubmV0LmF1Pg0KQ2M6IE1pbmNoYW4gS2ltIDxtaW5jaGFuQGtlcm5lbC5vcmc+DQpDYzogU3Vy ZW4gQmFnaGRhc2FyeWFuIDxzdXJlbmJAZ29vZ2xlLmNvbT4NClNpZ25lZC1vZmYtYnk6IE1pbmNo YW4gS2ltIDxtaW5jaGFuQGtlcm5lbC5vcmc+DQpTaWduZWQtb2ZmLWJ5OiBNaWxlcyBDaGVuIDxt aWxlcy5jaGVuQG1lZGlhdGVrLmNvbT4NCi0tLQ0KIGFyY2gvYXJtL2luY2x1ZGUvYXNtL3BndGFi bGUtMmxldmVsLmggfCAyMSArKysrKysrKysrKysrKysrKy0tLS0NCiBhcmNoL2FybS9tbS9wcm9j LW1hY3Jvcy5TICAgICAgICAgICAgIHwgIDQgKystLQ0KIDIgZmlsZXMgY2hhbmdlZCwgMTkgaW5z ZXJ0aW9ucygrKSwgNiBkZWxldGlvbnMoLSkNCg0KZGlmZiAtLWdpdCBhL2FyY2gvYXJtL2luY2x1 ZGUvYXNtL3BndGFibGUtMmxldmVsLmggYi9hcmNoL2FybS9pbmNsdWRlL2FzbS9wZ3RhYmxlLTJs ZXZlbC5oDQppbmRleCAyN2E4NjM1YWJlYTAuLmNkY2Q1NWNjYTM3ZCAxMDA2NDQNCi0tLSBhL2Fy Y2gvYXJtL2luY2x1ZGUvYXNtL3BndGFibGUtMmxldmVsLmgNCisrKyBiL2FyY2gvYXJtL2luY2x1 ZGUvYXNtL3BndGFibGUtMmxldmVsLmgNCkBAIC0xNjEsMTQgKzE2MSwyNyBAQA0KICNkZWZpbmUg TF9QVEVfTVRfQlVGRkVSQUJMRQkoX0FUKHB0ZXZhbF90LCAweDAxKSA8PCAyKQkvKiAwMDAxICov DQogI2RlZmluZSBMX1BURV9NVF9XUklURVRIUk9VR0gJKF9BVChwdGV2YWxfdCwgMHgwMikgPDwg MikJLyogMDAxMCAqLw0KICNkZWZpbmUgTF9QVEVfTVRfV1JJVEVCQUNLCShfQVQocHRldmFsX3Qs IDB4MDMpIDw8IDIpCS8qIDAwMTEgKi8NCisjZGVmaW5lIExfUFRFX01UX0RFVl9TSEFSRUQJKF9B VChwdGV2YWxfdCwgMHgwNCkgPDwgMikJLyogMDEwMCAqLw0KKyNkZWZpbmUgTF9QVEVfTVRfVkVD VE9SUwkoX0FUKHB0ZXZhbF90LCAweDA1KSA8PCAyKQkvKiAwMTAxICovDQogI2RlZmluZSBMX1BU RV9NVF9NSU5JQ0FDSEUJKF9BVChwdGV2YWxfdCwgMHgwNikgPDwgMikJLyogMDExMCAoc2ExMTAw LCB4c2NhbGUpICovDQogI2RlZmluZSBMX1BURV9NVF9XUklURUFMTE9DCShfQVQocHRldmFsX3Qs IDB4MDcpIDw8IDIpCS8qIDAxMTEgKi8NCi0jZGVmaW5lIExfUFRFX01UX0RFVl9TSEFSRUQJKF9B VChwdGV2YWxfdCwgMHgwNCkgPDwgMikJLyogMDEwMCAqLw0KLSNkZWZpbmUgTF9QVEVfTVRfREVW X05PTlNIQVJFRAkoX0FUKHB0ZXZhbF90LCAweDBjKSA8PCAyKQkvKiAxMTAwICovDQorI2lmIGRl ZmluZWQoQ09ORklHX0NQVV9WNykgfHwgZGVmaW5lZChDT05GSUdfQ1BVX1Y2KSB8fCBkZWZpbmVk KENPTkZJR19DUFVfVjZLKQ0KKy8qDQorICogT24gQVJNdjcgb3IgQVJNdjcrTFBBRSwgdGhlIG5v bi1zaGFyZWQgYW5kIHNoYXJlZCBkZXZpY2UgdHlwZXMgZ2V0DQorICogbWFwcGVkIHRvIHRoZSBz YW1lIFRFWCByZW1hcHBpbmcgaW5kZXguIE9uIGNsYXNzaWMgQVJNdjcsIHRoZQ0KKyAqIHNoYXJl YWJpbGl0eSBpcyBjb250cm9sbGVkIGJ5IHRoZSBQUlJSWzE3OjE2XSBmaWVsZCwgaW5kZXhlZCBi eQ0KKyAqIExfUFRFX1NIQVJFRC4gT24gQVJNdjcrTFBBRSB0aGUgZGV2aWNlIG1hcHBpbmcgaXMg YWx3YXlzIHNoYXJlYWJsZS4NCisgKi8NCisjZGVmaW5lIExfUFRFX01UX0RFVl9OT05TSEFSRUQJ TF9QVEVfTVRfREVWX1NIQVJFRA0KKyNkZWZpbmUgTF9QVEVfTVRfREVWX1dDCQlMX1BURV9NVF9C VUZGRVJBQkxFDQorI2RlZmluZSBMX1BURV9NVF9ERVZfQ0FDSEVECUxfUFRFX01UX1dSSVRFQkFD Sw0KKyNkZWZpbmUgTF9QVEVfTVRfTUFTSwkJKF9BVChwdGV2YWxfdCwgMHgwNykgPDwgMikNCisj ZWxzZQ0KICNkZWZpbmUgTF9QVEVfTVRfREVWX1dDCQkoX0FUKHB0ZXZhbF90LCAweDA5KSA8PCAy KQkvKiAxMDAxICovDQogI2RlZmluZSBMX1BURV9NVF9ERVZfQ0FDSEVECShfQVQocHRldmFsX3Qs IDB4MGIpIDw8IDIpCS8qIDEwMTEgKi8NCi0jZGVmaW5lIExfUFRFX01UX1ZFQ1RPUlMJKF9BVChw dGV2YWxfdCwgMHgwZikgPDwgMikJLyogMTExMSAqLw0KLSNkZWZpbmUgTF9QVEVfTVRfTUFTSwkJ KF9BVChwdGV2YWxfdCwgMHgwZikgPDwgMikNCisjZGVmaW5lIExfUFRFX01UX0RFVl9OT05TSEFS RUQJKF9BVChwdGV2YWxfdCwgMHgwYykgPDwgMikJLyogMTEwMCAqLw0KKyNkZWZpbmUgTF9QVEVf TVRfTUFTSyAgICAgICAgICAgKF9BVChwdGV2YWxfdCwgMHgwZikgPDwgMikNCisjZW5kaWYNCiAN CiAjaWZuZGVmIF9fQVNTRU1CTFlfXw0KIA0KZGlmZiAtLWdpdCBhL2FyY2gvYXJtL21tL3Byb2Mt bWFjcm9zLlMgYi9hcmNoL2FybS9tbS9wcm9jLW1hY3Jvcy5TDQppbmRleCBlMmM3NDNhYTJlYjIu LmRkZTFkNjM3NDI1MCAxMDA2NDQNCi0tLSBhL2FyY2gvYXJtL21tL3Byb2MtbWFjcm9zLlMNCisr KyBiL2FyY2gvYXJtL21tL3Byb2MtbWFjcm9zLlMNCkBAIC0xMzcsNyArMTM3LDcgQEANCiAJLmxv bmcJUFRFX0NBQ0hFQUJMRQkJCQkJQCBMX1BURV9NVF9XUklURVRIUk9VR0gNCiAJLmxvbmcJUFRF X0NBQ0hFQUJMRSB8IFBURV9CVUZGRVJBQkxFCQkJQCBMX1BURV9NVF9XUklURUJBQ0sNCiAJLmxv bmcJUFRFX0JVRkZFUkFCTEUJCQkJCUAgTF9QVEVfTVRfREVWX1NIQVJFRA0KLQkubG9uZwkweDAw CQkJCQkJQCB1bnVzZWQNCisJLmxvbmcJUFRFX0NBQ0hFQUJMRSB8IFBURV9CVUZGRVJBQkxFIHwg UFRFX0VYVF9BUFgJQCBMX1BURV9NVF9WRUNUT1JTDQogCS5sb25nCTB4MDAJCQkJCQlAIExfUFRF X01UX01JTklDQUNIRSAobm90IHByZXNlbnQpDQogCS5sb25nCVBURV9FWFRfVEVYKDEpIHwgUFRF X0NBQ0hFQUJMRSB8IFBURV9CVUZGRVJBQkxFCUAgTF9QVEVfTVRfV1JJVEVBTExPQw0KIAkubG9u ZwkweDAwCQkJCQkJQCB1bnVzZWQNCkBAIC0xNDcsNyArMTQ3LDcgQEANCiAJLmxvbmcJUFRFX0VY VF9URVgoMikJCQkJCUAgTF9QVEVfTVRfREVWX05PTlNIQVJFRA0KIAkubG9uZwkweDAwCQkJCQkJ QCB1bnVzZWQNCiAJLmxvbmcJMHgwMAkJCQkJCUAgdW51c2VkDQotCS5sb25nCVBURV9DQUNIRUFC TEUgfCBQVEVfQlVGRkVSQUJMRSB8IFBURV9FWFRfQVBYCUAgTF9QVEVfTVRfVkVDVE9SUw0KKwku bG9uZwkweDAwCQkJCQkJQCB1bnVzZWQNCiAJLmVuZG0NCiANCiAJLm1hY3JvCWFybXY2X3NldF9w dGVfZXh0IHBmeA0KLS0gDQoyLjE4LjANCg== From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-12.7 required=3.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_PATCH, MAILING_LIST_MULTI,SIGNED_OFF_BY,SPF_HELO_NONE,SPF_PASS,UNPARSEABLE_RELAY, URIBL_BLOCKED,USER_AGENT_GIT autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id EA124C388F9 for ; Fri, 23 Oct 2020 09:28:19 +0000 (UTC) Received: from merlin.infradead.org (merlin.infradead.org [205.233.59.134]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 7017B2192A for ; Fri, 23 Oct 2020 09:28:19 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (2048-bit key) header.d=lists.infradead.org header.i=@lists.infradead.org header.b="FL7m2Otq"; dkim=fail reason="signature verification failed" (1024-bit key) header.d=mediatek.com header.i=@mediatek.com header.b="t68cxbSn" DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org 7017B2192A Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=mediatek.com Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-mediatek-bounces+linux-mediatek=archiver.kernel.org@lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=merlin.20170209; h=Sender:Content-Transfer-Encoding: Content-Type:Cc:List-Subscribe:List-Help:List-Post:List-Archive: List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To:Message-ID:Date: Subject:To:From:Reply-To:Content-ID:Content-Description:Resent-Date: Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Owner; bh=0IjUQ3fMQiMQwdo3xoEtVRiHKuT8RiGnYHVZG7iLYRg=; b=FL7m2OtqL0Ihyj67++TjcdhrE KYF2yE4lF34TwMFB1p/rs803EI5WeqfoLjEJluvrLnmEkM3BBCBWMS2RaHkiAgVyWfGksph3pISgm +iL9FtDEmRXD04nx2gkD3zqT/5COVuGT80H+YAopp3uD6x05k4U63o0P/FdOQo96Eyu4M/IKDrcfn ZollWy9mqGZ/xeUK4p2yxD3kOZNLxHcm4Z/1UvovwfveJJqJvP8aZIFL593eVXdX4JXSSr0oWbQWr ecyZPSK7sQ2bU3usIAJ1iCYxqHSf7lk9N6efGHMSeHfOyErC/eAu/tolN2FhJ9bi6C+QjTY0HjTVv ogceEV6JQ==; Received: from localhost ([::1] helo=merlin.infradead.org) by merlin.infradead.org with esmtp (Exim 4.92.3 #3 (Red Hat Linux)) id 1kVtMp-0001xU-8O; Fri, 23 Oct 2020 09:28:11 +0000 Received: from mailgw01.mediatek.com ([216.200.240.184]) by merlin.infradead.org with esmtps (Exim 4.92.3 #3 (Red Hat Linux)) id 1kVtMA-0001g2-E8; Fri, 23 Oct 2020 09:27:32 +0000 X-UUID: 01a91038ac3543aba470d7cde9358751-20201023 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=Content-Transfer-Encoding:Content-Type:MIME-Version:References:In-Reply-To:Message-ID:Date:Subject:CC:To:From; bh=aYuyn9NjZBEM+oRnQ5ULA5ERNI6LEYnFPKeNFi8pApA=; b=t68cxbSnlk2HoqECMOoGY/tZevDiss5sfGYnQlnmWAiYR/0iacDkeaZ5H1RXip6oAYroxHOuYqCCtdpSOeaTANlwER32SNOgnRI8QUu1tEWyfmWMVTjKquAo6zlQANFynx1R3TApFFk+DIiTCk0lNe5PYk9ocx3YuLEXSaeWu9Q=; X-UUID: 01a91038ac3543aba470d7cde9358751-20201023 Received: from mtkcas67.mediatek.inc [(172.29.193.45)] by mailgw01.mediatek.com (envelope-from ) (musrelay.mediatek.com ESMTP with TLSv1.2 ECDHE-RSA-AES256-SHA384 256/256) with ESMTP id 850186017; Fri, 23 Oct 2020 01:14:58 -0800 Received: from mtkmbs08n2.mediatek.inc (172.21.101.56) by MTKMBS62N1.mediatek.inc (172.29.193.41) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Fri, 23 Oct 2020 02:14:56 -0700 Received: from MTKCAS06.mediatek.inc (172.21.101.30) by mtkmbs08n2.mediatek.inc (172.21.101.56) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Fri, 23 Oct 2020 17:14:54 +0800 Received: from mtksdccf07.mediatek.inc (172.21.84.99) by MTKCAS06.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1497.2 via Frontend Transport; Fri, 23 Oct 2020 17:14:54 +0800 From: Miles Chen To: Catalin Marinas , Russell King , Minchan Kim Subject: [PATCH v2 2/4] arm: mm: reordering memory type table Date: Fri, 23 Oct 2020 17:14:35 +0800 Message-ID: <20201023091437.8225-3-miles.chen@mediatek.com> X-Mailer: git-send-email 2.18.0 In-Reply-To: <20201023091437.8225-1-miles.chen@mediatek.com> References: <20201023091437.8225-1-miles.chen@mediatek.com> MIME-Version: 1.0 X-TM-SNTS-SMTP: 39A6E743CB437B5F42C75816813A91AAC33538F9F78B64AC671EE6541AB26FFA2000:8 X-MTK: N X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20201023_052731_342641_50C90F73 X-CRM114-Status: GOOD ( 17.60 ) X-BeenThere: linux-mediatek@lists.infradead.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: Steve Capper , wsd_upstream@mediatek.com, Will Deacon , linux-kernel@vger.kernel.org, Miles Chen , Simon Horman , linux-mediatek@lists.infradead.org, Suren Baghdasaryan , linux-arm-kernel@lists.infradead.org Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: "Linux-mediatek" Errors-To: linux-mediatek-bounces+linux-mediatek=archiver.kernel.org@lists.infradead.org From: Minchan Kim To use bit 5 in page table as L_PTE_SPECIAL, we need a room for that. It seems we don't need 4 bits for the memory type with ARMv6+. If it's true, let's reorder bits to make bit 5 free. We will use the bit for L_PTE_SPECIAL in next patch. A note from Catalin in [1]: " > Anyway, on ARMv7 or ARMv6+LPAE, the non-shared device gets mapped to > shared device in hardware. Looking through the arm32 code, it seems that > MT_DEVICE_NONSHARED is used by arch/arm/mach-shmobile/setup-r8a7779.c > and IIUC that's a v7 platform (R-Car H1, Cortex-A9). I think the above > should be defined to L_PTE_MT_DEV_SHARED, unless I miss any place where > DEV_NONSHARED is relevant on ARMv6 (adding Simon to confirm on shmbile). " [1] https://lore.kernel.org/patchwork/patch/986574/ Cc: Russell King Cc: Catalin Marinas Cc: Will Deacon Cc: Steve Capper Cc: Simon Horman Cc: Minchan Kim Cc: Suren Baghdasaryan Signed-off-by: Minchan Kim Signed-off-by: Miles Chen --- arch/arm/include/asm/pgtable-2level.h | 21 +++++++++++++++++---- arch/arm/mm/proc-macros.S | 4 ++-- 2 files changed, 19 insertions(+), 6 deletions(-) diff --git a/arch/arm/include/asm/pgtable-2level.h b/arch/arm/include/asm/pgtable-2level.h index 27a8635abea0..cdcd55cca37d 100644 --- a/arch/arm/include/asm/pgtable-2level.h +++ b/arch/arm/include/asm/pgtable-2level.h @@ -161,14 +161,27 @@ #define L_PTE_MT_BUFFERABLE (_AT(pteval_t, 0x01) << 2) /* 0001 */ #define L_PTE_MT_WRITETHROUGH (_AT(pteval_t, 0x02) << 2) /* 0010 */ #define L_PTE_MT_WRITEBACK (_AT(pteval_t, 0x03) << 2) /* 0011 */ +#define L_PTE_MT_DEV_SHARED (_AT(pteval_t, 0x04) << 2) /* 0100 */ +#define L_PTE_MT_VECTORS (_AT(pteval_t, 0x05) << 2) /* 0101 */ #define L_PTE_MT_MINICACHE (_AT(pteval_t, 0x06) << 2) /* 0110 (sa1100, xscale) */ #define L_PTE_MT_WRITEALLOC (_AT(pteval_t, 0x07) << 2) /* 0111 */ -#define L_PTE_MT_DEV_SHARED (_AT(pteval_t, 0x04) << 2) /* 0100 */ -#define L_PTE_MT_DEV_NONSHARED (_AT(pteval_t, 0x0c) << 2) /* 1100 */ +#if defined(CONFIG_CPU_V7) || defined(CONFIG_CPU_V6) || defined(CONFIG_CPU_V6K) +/* + * On ARMv7 or ARMv7+LPAE, the non-shared and shared device types get + * mapped to the same TEX remapping index. On classic ARMv7, the + * shareability is controlled by the PRRR[17:16] field, indexed by + * L_PTE_SHARED. On ARMv7+LPAE the device mapping is always shareable. + */ +#define L_PTE_MT_DEV_NONSHARED L_PTE_MT_DEV_SHARED +#define L_PTE_MT_DEV_WC L_PTE_MT_BUFFERABLE +#define L_PTE_MT_DEV_CACHED L_PTE_MT_WRITEBACK +#define L_PTE_MT_MASK (_AT(pteval_t, 0x07) << 2) +#else #define L_PTE_MT_DEV_WC (_AT(pteval_t, 0x09) << 2) /* 1001 */ #define L_PTE_MT_DEV_CACHED (_AT(pteval_t, 0x0b) << 2) /* 1011 */ -#define L_PTE_MT_VECTORS (_AT(pteval_t, 0x0f) << 2) /* 1111 */ -#define L_PTE_MT_MASK (_AT(pteval_t, 0x0f) << 2) +#define L_PTE_MT_DEV_NONSHARED (_AT(pteval_t, 0x0c) << 2) /* 1100 */ +#define L_PTE_MT_MASK (_AT(pteval_t, 0x0f) << 2) +#endif #ifndef __ASSEMBLY__ diff --git a/arch/arm/mm/proc-macros.S b/arch/arm/mm/proc-macros.S index e2c743aa2eb2..dde1d6374250 100644 --- a/arch/arm/mm/proc-macros.S +++ b/arch/arm/mm/proc-macros.S @@ -137,7 +137,7 @@ .long PTE_CACHEABLE @ L_PTE_MT_WRITETHROUGH .long PTE_CACHEABLE | PTE_BUFFERABLE @ L_PTE_MT_WRITEBACK .long PTE_BUFFERABLE @ L_PTE_MT_DEV_SHARED - .long 0x00 @ unused + .long PTE_CACHEABLE | PTE_BUFFERABLE | PTE_EXT_APX @ L_PTE_MT_VECTORS .long 0x00 @ L_PTE_MT_MINICACHE (not present) .long PTE_EXT_TEX(1) | PTE_CACHEABLE | PTE_BUFFERABLE @ L_PTE_MT_WRITEALLOC .long 0x00 @ unused @@ -147,7 +147,7 @@ .long PTE_EXT_TEX(2) @ L_PTE_MT_DEV_NONSHARED .long 0x00 @ unused .long 0x00 @ unused - .long PTE_CACHEABLE | PTE_BUFFERABLE | PTE_EXT_APX @ L_PTE_MT_VECTORS + .long 0x00 @ unused .endm .macro armv6_set_pte_ext pfx -- 2.18.0 _______________________________________________ Linux-mediatek mailing list Linux-mediatek@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-mediatek From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-12.7 required=3.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_PATCH, MAILING_LIST_MULTI,SIGNED_OFF_BY,SPF_HELO_NONE,SPF_PASS,UNPARSEABLE_RELAY, URIBL_BLOCKED,USER_AGENT_GIT autolearn=unavailable autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 5594EC55179 for ; Fri, 23 Oct 2020 09:29:35 +0000 (UTC) Received: from merlin.infradead.org (merlin.infradead.org [205.233.59.134]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id D4BC42192A for ; Fri, 23 Oct 2020 09:29:34 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (2048-bit key) header.d=lists.infradead.org header.i=@lists.infradead.org header.b="fn0pYAqe"; dkim=fail reason="signature verification failed" (1024-bit key) header.d=mediatek.com header.i=@mediatek.com header.b="t68cxbSn" DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org D4BC42192A Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=mediatek.com Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=merlin.20170209; h=Sender:Content-Transfer-Encoding: Content-Type:Cc:List-Subscribe:List-Help:List-Post:List-Archive: List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To:Message-ID:Date: Subject:To:From:Reply-To:Content-ID:Content-Description:Resent-Date: Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Owner; bh=Qc9X/Bb5Rbn9zlGZTXVWQeP3FRbg3DO9snqPbQenzG8=; b=fn0pYAqeMcl2DpGiNQ/G9xs7s 5MHL9Z70wYj568UL2L/ixkEPkHw4fgiw+L93YxkA7S0+lk1WUZem/P48pahgBSHnJg2S+nuCciv92 yfxZO8KNHqfMf4w2wZyYf1oFvtkqEb437FBvJOVI89gb6ZNz5wW6NnXhaCj9d/5EmotM0o5wR1CKY 3T3D7VgS23o3v4s4T/k1ZMT/6NU3FRwk5KrQWnabtYZssweL1mh5ltXSr4EP9J2MGqsmUIKwvajB1 ciMC2vcn0Up/zyxfScKSDTuHaYz2VmeFm8X2jgkIYL22OZipz02IiVNa2TMX8kOZgo8ybHNDcl0GO JrGSxJDbw==; Received: from localhost ([::1] helo=merlin.infradead.org) by merlin.infradead.org with esmtp (Exim 4.92.3 #3 (Red Hat Linux)) id 1kVtMq-0001y1-TP; Fri, 23 Oct 2020 09:28:12 +0000 Received: from mailgw01.mediatek.com ([216.200.240.184]) by merlin.infradead.org with esmtps (Exim 4.92.3 #3 (Red Hat Linux)) id 1kVtMA-0001g2-E8; Fri, 23 Oct 2020 09:27:32 +0000 X-UUID: 01a91038ac3543aba470d7cde9358751-20201023 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=Content-Transfer-Encoding:Content-Type:MIME-Version:References:In-Reply-To:Message-ID:Date:Subject:CC:To:From; bh=aYuyn9NjZBEM+oRnQ5ULA5ERNI6LEYnFPKeNFi8pApA=; b=t68cxbSnlk2HoqECMOoGY/tZevDiss5sfGYnQlnmWAiYR/0iacDkeaZ5H1RXip6oAYroxHOuYqCCtdpSOeaTANlwER32SNOgnRI8QUu1tEWyfmWMVTjKquAo6zlQANFynx1R3TApFFk+DIiTCk0lNe5PYk9ocx3YuLEXSaeWu9Q=; X-UUID: 01a91038ac3543aba470d7cde9358751-20201023 Received: from mtkcas67.mediatek.inc [(172.29.193.45)] by mailgw01.mediatek.com (envelope-from ) (musrelay.mediatek.com ESMTP with TLSv1.2 ECDHE-RSA-AES256-SHA384 256/256) with ESMTP id 850186017; Fri, 23 Oct 2020 01:14:58 -0800 Received: from mtkmbs08n2.mediatek.inc (172.21.101.56) by MTKMBS62N1.mediatek.inc (172.29.193.41) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Fri, 23 Oct 2020 02:14:56 -0700 Received: from MTKCAS06.mediatek.inc (172.21.101.30) by mtkmbs08n2.mediatek.inc (172.21.101.56) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Fri, 23 Oct 2020 17:14:54 +0800 Received: from mtksdccf07.mediatek.inc (172.21.84.99) by MTKCAS06.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1497.2 via Frontend Transport; Fri, 23 Oct 2020 17:14:54 +0800 From: Miles Chen To: Catalin Marinas , Russell King , Minchan Kim Subject: [PATCH v2 2/4] arm: mm: reordering memory type table Date: Fri, 23 Oct 2020 17:14:35 +0800 Message-ID: <20201023091437.8225-3-miles.chen@mediatek.com> X-Mailer: git-send-email 2.18.0 In-Reply-To: <20201023091437.8225-1-miles.chen@mediatek.com> References: <20201023091437.8225-1-miles.chen@mediatek.com> MIME-Version: 1.0 X-TM-SNTS-SMTP: 39A6E743CB437B5F42C75816813A91AAC33538F9F78B64AC671EE6541AB26FFA2000:8 X-MTK: N X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20201023_052731_342641_50C90F73 X-CRM114-Status: GOOD ( 17.60 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: Steve Capper , wsd_upstream@mediatek.com, Will Deacon , linux-kernel@vger.kernel.org, Miles Chen , Simon Horman , linux-mediatek@lists.infradead.org, Suren Baghdasaryan , linux-arm-kernel@lists.infradead.org Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org From: Minchan Kim To use bit 5 in page table as L_PTE_SPECIAL, we need a room for that. It seems we don't need 4 bits for the memory type with ARMv6+. If it's true, let's reorder bits to make bit 5 free. We will use the bit for L_PTE_SPECIAL in next patch. A note from Catalin in [1]: " > Anyway, on ARMv7 or ARMv6+LPAE, the non-shared device gets mapped to > shared device in hardware. Looking through the arm32 code, it seems that > MT_DEVICE_NONSHARED is used by arch/arm/mach-shmobile/setup-r8a7779.c > and IIUC that's a v7 platform (R-Car H1, Cortex-A9). I think the above > should be defined to L_PTE_MT_DEV_SHARED, unless I miss any place where > DEV_NONSHARED is relevant on ARMv6 (adding Simon to confirm on shmbile). " [1] https://lore.kernel.org/patchwork/patch/986574/ Cc: Russell King Cc: Catalin Marinas Cc: Will Deacon Cc: Steve Capper Cc: Simon Horman Cc: Minchan Kim Cc: Suren Baghdasaryan Signed-off-by: Minchan Kim Signed-off-by: Miles Chen --- arch/arm/include/asm/pgtable-2level.h | 21 +++++++++++++++++---- arch/arm/mm/proc-macros.S | 4 ++-- 2 files changed, 19 insertions(+), 6 deletions(-) diff --git a/arch/arm/include/asm/pgtable-2level.h b/arch/arm/include/asm/pgtable-2level.h index 27a8635abea0..cdcd55cca37d 100644 --- a/arch/arm/include/asm/pgtable-2level.h +++ b/arch/arm/include/asm/pgtable-2level.h @@ -161,14 +161,27 @@ #define L_PTE_MT_BUFFERABLE (_AT(pteval_t, 0x01) << 2) /* 0001 */ #define L_PTE_MT_WRITETHROUGH (_AT(pteval_t, 0x02) << 2) /* 0010 */ #define L_PTE_MT_WRITEBACK (_AT(pteval_t, 0x03) << 2) /* 0011 */ +#define L_PTE_MT_DEV_SHARED (_AT(pteval_t, 0x04) << 2) /* 0100 */ +#define L_PTE_MT_VECTORS (_AT(pteval_t, 0x05) << 2) /* 0101 */ #define L_PTE_MT_MINICACHE (_AT(pteval_t, 0x06) << 2) /* 0110 (sa1100, xscale) */ #define L_PTE_MT_WRITEALLOC (_AT(pteval_t, 0x07) << 2) /* 0111 */ -#define L_PTE_MT_DEV_SHARED (_AT(pteval_t, 0x04) << 2) /* 0100 */ -#define L_PTE_MT_DEV_NONSHARED (_AT(pteval_t, 0x0c) << 2) /* 1100 */ +#if defined(CONFIG_CPU_V7) || defined(CONFIG_CPU_V6) || defined(CONFIG_CPU_V6K) +/* + * On ARMv7 or ARMv7+LPAE, the non-shared and shared device types get + * mapped to the same TEX remapping index. On classic ARMv7, the + * shareability is controlled by the PRRR[17:16] field, indexed by + * L_PTE_SHARED. On ARMv7+LPAE the device mapping is always shareable. + */ +#define L_PTE_MT_DEV_NONSHARED L_PTE_MT_DEV_SHARED +#define L_PTE_MT_DEV_WC L_PTE_MT_BUFFERABLE +#define L_PTE_MT_DEV_CACHED L_PTE_MT_WRITEBACK +#define L_PTE_MT_MASK (_AT(pteval_t, 0x07) << 2) +#else #define L_PTE_MT_DEV_WC (_AT(pteval_t, 0x09) << 2) /* 1001 */ #define L_PTE_MT_DEV_CACHED (_AT(pteval_t, 0x0b) << 2) /* 1011 */ -#define L_PTE_MT_VECTORS (_AT(pteval_t, 0x0f) << 2) /* 1111 */ -#define L_PTE_MT_MASK (_AT(pteval_t, 0x0f) << 2) +#define L_PTE_MT_DEV_NONSHARED (_AT(pteval_t, 0x0c) << 2) /* 1100 */ +#define L_PTE_MT_MASK (_AT(pteval_t, 0x0f) << 2) +#endif #ifndef __ASSEMBLY__ diff --git a/arch/arm/mm/proc-macros.S b/arch/arm/mm/proc-macros.S index e2c743aa2eb2..dde1d6374250 100644 --- a/arch/arm/mm/proc-macros.S +++ b/arch/arm/mm/proc-macros.S @@ -137,7 +137,7 @@ .long PTE_CACHEABLE @ L_PTE_MT_WRITETHROUGH .long PTE_CACHEABLE | PTE_BUFFERABLE @ L_PTE_MT_WRITEBACK .long PTE_BUFFERABLE @ L_PTE_MT_DEV_SHARED - .long 0x00 @ unused + .long PTE_CACHEABLE | PTE_BUFFERABLE | PTE_EXT_APX @ L_PTE_MT_VECTORS .long 0x00 @ L_PTE_MT_MINICACHE (not present) .long PTE_EXT_TEX(1) | PTE_CACHEABLE | PTE_BUFFERABLE @ L_PTE_MT_WRITEALLOC .long 0x00 @ unused @@ -147,7 +147,7 @@ .long PTE_EXT_TEX(2) @ L_PTE_MT_DEV_NONSHARED .long 0x00 @ unused .long 0x00 @ unused - .long PTE_CACHEABLE | PTE_BUFFERABLE | PTE_EXT_APX @ L_PTE_MT_VECTORS + .long 0x00 @ unused .endm .macro armv6_set_pte_ext pfx -- 2.18.0 _______________________________________________ linux-arm-kernel mailing list linux-arm-kernel@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-arm-kernel