From: Daniele Ceraolo Spurio <daniele.ceraolospurio@intel.com>
To: intel-gfx@lists.freedesktop.org
Cc: Chris Wilson <chris@chris-wilson.co.uk>
Subject: [Intel-gfx] [PATCH v2 0/4]
Date: Tue, 12 Jan 2021 18:12:32 -0800 [thread overview]
Message-ID: <20210113021236.8164-1-daniele.ceraolospurio@intel.com> (raw)
Now that we have a common set of function for general lrc management,
the only remaining dependency the guc submission code has towards the
execlists submission is the engine setup. This series gets rid of that
by copying the required execlists setup function in the GuC submission
file; the copied functions have been further simplified by removing all
the parts that are specific to the execlists submission back-end.
To make the work easier, a bunch of GuC code that is not applicable to
the latest GuC submission flow (which should be posted soon-ish) is
removed as part of the series.
v2: address comments from Chris. I've also removed the interrupt
patch from teh series; I'm playing with a couple of possible
alternatives and will send the patch on its own later. There is no issue
in not including the patch yet since GuC submission can't be turned on.
Cc: John Harrison <John.C.Harrison@Intel.com>
Cc: Matthew Brost <matthew.brost@intel.com>
Cc: Michal Wajdeczko <michal.wajdeczko@intel.com>
Cc: Chris Wilson <chris@chris-wilson.co.uk>
Daniele Ceraolo Spurio (3):
drm/i915/guc: do not dump execlists state with GuC submission
drm/i915/guc: init engine directly in GuC submission mode
drm/i915/guc: stop calling execlists_set_default_submission
Matthew Brost (1):
drm/i915/guc: Delete GuC code unused in future patches
drivers/gpu/drm/i915/gt/intel_engine_cs.c | 12 +-
.../drm/i915/gt/intel_execlists_submission.c | 9 +-
.../drm/i915/gt/intel_execlists_submission.h | 2 -
drivers/gpu/drm/i915/gt/uc/intel_guc.c | 16 +-
drivers/gpu/drm/i915/gt/uc/intel_guc.h | 7 -
.../gpu/drm/i915/gt/uc/intel_guc_submission.c | 442 ++++++++++--------
.../gpu/drm/i915/gt/uc/intel_guc_submission.h | 1 +
7 files changed, 267 insertions(+), 222 deletions(-)
--
2.29.2
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx
next reply other threads:[~2021-01-13 2:14 UTC|newest]
Thread overview: 6+ messages / expand[flat|nested] mbox.gz Atom feed top
2021-01-13 2:12 Daniele Ceraolo Spurio [this message]
2021-01-13 2:12 ` [Intel-gfx] [PATCH v2 1/4] drm/i915/guc: Delete GuC code unused in future patches Daniele Ceraolo Spurio
2021-01-13 2:12 ` [Intel-gfx] [PATCH v2 2/4] drm/i915/guc: do not dump execlists state with GuC submission Daniele Ceraolo Spurio
2021-01-13 2:12 ` [Intel-gfx] [PATCH v2 3/4] drm/i915/guc: init engine directly in GuC submission mode Daniele Ceraolo Spurio
2021-01-13 2:12 ` [Intel-gfx] [PATCH v2 4/4] drm/i915/guc: stop calling execlists_set_default_submission Daniele Ceraolo Spurio
2021-01-13 2:17 ` [Intel-gfx] ✗ Fi.CI.BUILD: failure for series starting with [v2,1/4] drm/i915/guc: Delete GuC code unused in future patches Patchwork
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20210113021236.8164-1-daniele.ceraolospurio@intel.com \
--to=daniele.ceraolospurio@intel.com \
--cc=chris@chris-wilson.co.uk \
--cc=intel-gfx@lists.freedesktop.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.