From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-16.8 required=3.0 tests=BAYES_00, HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_CR_TRAILER,INCLUDES_PATCH, MAILING_LIST_MULTI,SPF_HELO_NONE,SPF_PASS,URIBL_BLOCKED,USER_AGENT_GIT autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 903A3C433DB for ; Mon, 18 Jan 2021 15:47:02 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by mail.kernel.org (Postfix) with ESMTP id 65F2F221E7 for ; Mon, 18 Jan 2021 15:47:02 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2404094AbhARPqp (ORCPT ); Mon, 18 Jan 2021 10:46:45 -0500 Received: from mga07.intel.com ([134.134.136.100]:21117 "EHLO mga07.intel.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S2393495AbhARPpu (ORCPT ); Mon, 18 Jan 2021 10:45:50 -0500 IronPort-SDR: 9FfJV2Q27GwIkt79vYR1KlvhUkUiAmTGJ9oWOhxWRMx5v9hmf1wMUyRE169jdHOTtbOw7PfURJ RWKpGIluc3Ew== X-IronPort-AV: E=McAfee;i="6000,8403,9867"; a="242888244" X-IronPort-AV: E=Sophos;i="5.79,356,1602572400"; d="scan'208";a="242888244" Received: from orsmga006.jf.intel.com ([10.7.209.51]) by orsmga105.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 18 Jan 2021 07:43:59 -0800 IronPort-SDR: c/IqiMtQV1geVrg/G3k/4TNOmQnBH0DL2leEIL7kZV/NdStuIuMPTbamPKeGe6Uh6vS+R24Tcm 2eZbx3QHFNOA== X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="5.79,356,1602572400"; d="scan'208";a="353540554" Received: from stinkbox.fi.intel.com (HELO stinkbox) ([10.237.72.174]) by orsmga006.jf.intel.com with SMTP; 18 Jan 2021 07:43:56 -0800 Received: by stinkbox (sSMTP sendmail emulation); Mon, 18 Jan 2021 17:43:55 +0200 From: Ville Syrjala To: Jani Nikula Cc: intel-gfx@lists.freedesktop.org, stable@vger.kernel.org Subject: [PATCH -fixes] drm/i915: Only enable DFP 4:4:4->4:2:0 conversion when outputting YCbCr 4:4:4 Date: Mon, 18 Jan 2021 17:43:55 +0200 Message-Id: <20210118154355.24453-1-ville.syrjala@linux.intel.com> X-Mailer: git-send-email 2.26.2 In-Reply-To: <87lfcqobpl.fsf@intel.com> References: <87lfcqobpl.fsf@intel.com> MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit Precedence: bulk List-ID: X-Mailing-List: stable@vger.kernel.org From: Ville Syrjälä Let's not enable the 4:4:4->4:2:0 conversion bit in the DFP unless we're actually outputting YCbCr 4:4:4. It would appear some protocol converters blindy consult this bit even when the source is outputting RGB, resulting in a visual mess. Cc: stable@vger.kernel.org Closes: https://gitlab.freedesktop.org/drm/intel/-/issues/2914 Signed-off-by: Ville Syrjälä Link: https://patchwork.freedesktop.org/patch/msgid/20210111164111.13302-1-ville.syrjala@linux.intel.com Fixes: 181567aa9f0d ("drm/i915: Do YCbCr 444->420 conversion via DP protocol converters") Reviewed-by: Jani Nikula (cherry picked from commit 3170a21f7059c4660c469f59bf529f372a57da5f) --- Unfortunately the crtc_state plumbing to intel_dp_configure_protocol_converter() was part of the HDMI 2.1 PCON stuff, so couldn't just cherry-pick it alone. drivers/gpu/drm/i915/display/intel_ddi.c | 2 +- drivers/gpu/drm/i915/display/intel_dp.c | 9 +++++---- drivers/gpu/drm/i915/display/intel_dp.h | 3 ++- 3 files changed, 8 insertions(+), 6 deletions(-) diff --git a/drivers/gpu/drm/i915/display/intel_ddi.c b/drivers/gpu/drm/i915/display/intel_ddi.c index 92940a0c5ef8..d5ace48b1ace 100644 --- a/drivers/gpu/drm/i915/display/intel_ddi.c +++ b/drivers/gpu/drm/i915/display/intel_ddi.c @@ -3725,7 +3725,7 @@ static void hsw_ddi_pre_enable_dp(struct intel_atomic_state *state, intel_ddi_init_dp_buf_reg(encoder, crtc_state); if (!is_mst) intel_dp_set_power(intel_dp, DP_SET_POWER_D0); - intel_dp_configure_protocol_converter(intel_dp); + intel_dp_configure_protocol_converter(intel_dp, crtc_state); intel_dp_sink_set_decompression_state(intel_dp, crtc_state, true); intel_dp_sink_set_fec_ready(intel_dp, crtc_state); diff --git a/drivers/gpu/drm/i915/display/intel_dp.c b/drivers/gpu/drm/i915/display/intel_dp.c index 37f1a10fd021..09123e8625c4 100644 --- a/drivers/gpu/drm/i915/display/intel_dp.c +++ b/drivers/gpu/drm/i915/display/intel_dp.c @@ -4014,7 +4014,8 @@ static void intel_dp_enable_port(struct intel_dp *intel_dp, intel_de_posting_read(dev_priv, intel_dp->output_reg); } -void intel_dp_configure_protocol_converter(struct intel_dp *intel_dp) +void intel_dp_configure_protocol_converter(struct intel_dp *intel_dp, + const struct intel_crtc_state *crtc_state) { struct drm_i915_private *i915 = dp_to_i915(intel_dp); u8 tmp; @@ -4033,8 +4034,8 @@ void intel_dp_configure_protocol_converter(struct intel_dp *intel_dp) drm_dbg_kms(&i915->drm, "Failed to set protocol converter HDMI mode to %s\n", enableddisabled(intel_dp->has_hdmi_sink)); - tmp = intel_dp->dfp.ycbcr_444_to_420 ? - DP_CONVERSION_TO_YCBCR420_ENABLE : 0; + tmp = crtc_state->output_format == INTEL_OUTPUT_FORMAT_YCBCR444 && + intel_dp->dfp.ycbcr_444_to_420 ? DP_CONVERSION_TO_YCBCR420_ENABLE : 0; if (drm_dp_dpcd_writeb(&intel_dp->aux, DP_PROTOCOL_CONVERTER_CONTROL_1, tmp) != 1) @@ -4088,7 +4089,7 @@ static void intel_enable_dp(struct intel_atomic_state *state, } intel_dp_set_power(intel_dp, DP_SET_POWER_D0); - intel_dp_configure_protocol_converter(intel_dp); + intel_dp_configure_protocol_converter(intel_dp, pipe_config); intel_dp_start_link_train(intel_dp, pipe_config); intel_dp_stop_link_train(intel_dp, pipe_config); diff --git a/drivers/gpu/drm/i915/display/intel_dp.h b/drivers/gpu/drm/i915/display/intel_dp.h index b871a09b6901..05f7ddf7a795 100644 --- a/drivers/gpu/drm/i915/display/intel_dp.h +++ b/drivers/gpu/drm/i915/display/intel_dp.h @@ -51,7 +51,8 @@ int intel_dp_get_link_train_fallback_values(struct intel_dp *intel_dp, int intel_dp_retrain_link(struct intel_encoder *encoder, struct drm_modeset_acquire_ctx *ctx); void intel_dp_set_power(struct intel_dp *intel_dp, u8 mode); -void intel_dp_configure_protocol_converter(struct intel_dp *intel_dp); +void intel_dp_configure_protocol_converter(struct intel_dp *intel_dp, + const struct intel_crtc_state *crtc_state); void intel_dp_sink_set_decompression_state(struct intel_dp *intel_dp, const struct intel_crtc_state *crtc_state, bool enable); -- 2.26.2 From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-16.8 required=3.0 tests=BAYES_00, HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_CR_TRAILER,INCLUDES_PATCH, MAILING_LIST_MULTI,SPF_HELO_NONE,SPF_PASS,URIBL_BLOCKED,USER_AGENT_GIT autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 5754DC433E0 for ; Mon, 18 Jan 2021 15:44:07 +0000 (UTC) Received: from gabe.freedesktop.org (gabe.freedesktop.org [131.252.210.177]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 0E5C4206DC for ; Mon, 18 Jan 2021 15:44:07 +0000 (UTC) DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org 0E5C4206DC Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=linux.intel.com Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=intel-gfx-bounces@lists.freedesktop.org Received: from gabe.freedesktop.org (localhost [127.0.0.1]) by gabe.freedesktop.org (Postfix) with ESMTP id 94A0989B96; Mon, 18 Jan 2021 15:44:06 +0000 (UTC) Received: from mga17.intel.com (mga17.intel.com [192.55.52.151]) by gabe.freedesktop.org (Postfix) with ESMTPS id EC5B989B96 for ; Mon, 18 Jan 2021 15:44:04 +0000 (UTC) IronPort-SDR: PW8dGc5dGjmxMg6j1XKWRp3waoI1Va4ASpDQIDT9v7aKzC+HBvjg8b784Y164H2xEgdM8Bujka VafgR6x3IWQg== X-IronPort-AV: E=McAfee;i="6000,8403,9867"; a="158590931" X-IronPort-AV: E=Sophos;i="5.79,356,1602572400"; d="scan'208";a="158590931" Received: from orsmga006.jf.intel.com ([10.7.209.51]) by fmsmga107.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 18 Jan 2021 07:43:59 -0800 IronPort-SDR: c/IqiMtQV1geVrg/G3k/4TNOmQnBH0DL2leEIL7kZV/NdStuIuMPTbamPKeGe6Uh6vS+R24Tcm 2eZbx3QHFNOA== X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="5.79,356,1602572400"; d="scan'208";a="353540554" Received: from stinkbox.fi.intel.com (HELO stinkbox) ([10.237.72.174]) by orsmga006.jf.intel.com with SMTP; 18 Jan 2021 07:43:56 -0800 Received: by stinkbox (sSMTP sendmail emulation); Mon, 18 Jan 2021 17:43:55 +0200 From: Ville Syrjala To: Jani Nikula Date: Mon, 18 Jan 2021 17:43:55 +0200 Message-Id: <20210118154355.24453-1-ville.syrjala@linux.intel.com> X-Mailer: git-send-email 2.26.2 In-Reply-To: <87lfcqobpl.fsf@intel.com> References: <87lfcqobpl.fsf@intel.com> MIME-Version: 1.0 Subject: [Intel-gfx] [PATCH -fixes] drm/i915: Only enable DFP 4:4:4->4:2:0 conversion when outputting YCbCr 4:4:4 X-BeenThere: intel-gfx@lists.freedesktop.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: Intel graphics driver community testing & development List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: intel-gfx@lists.freedesktop.org, stable@vger.kernel.org Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: base64 Errors-To: intel-gfx-bounces@lists.freedesktop.org Sender: "Intel-gfx" RnJvbTogVmlsbGUgU3lyasOkbMOkIDx2aWxsZS5zeXJqYWxhQGxpbnV4LmludGVsLmNvbT4KCkxl dCdzIG5vdCBlbmFibGUgdGhlIDQ6NDo0LT40OjI6MCBjb252ZXJzaW9uIGJpdCBpbiB0aGUgREZQ IHVubGVzcyB3ZSdyZQphY3R1YWxseSBvdXRwdXR0aW5nIFlDYkNyIDQ6NDo0LiBJdCB3b3VsZCBh cHBlYXIgc29tZSBwcm90b2NvbApjb252ZXJ0ZXJzIGJsaW5keSBjb25zdWx0IHRoaXMgYml0IGV2 ZW4gd2hlbiB0aGUgc291cmNlIGlzIG91dHB1dHRpbmcKUkdCLCByZXN1bHRpbmcgaW4gYSB2aXN1 YWwgbWVzcy4KCkNjOiBzdGFibGVAdmdlci5rZXJuZWwub3JnCkNsb3NlczogaHR0cHM6Ly9naXRs YWIuZnJlZWRlc2t0b3Aub3JnL2RybS9pbnRlbC8tL2lzc3Vlcy8yOTE0ClNpZ25lZC1vZmYtYnk6 IFZpbGxlIFN5cmrDpGzDpCA8dmlsbGUuc3lyamFsYUBsaW51eC5pbnRlbC5jb20+Ckxpbms6IGh0 dHBzOi8vcGF0Y2h3b3JrLmZyZWVkZXNrdG9wLm9yZy9wYXRjaC9tc2dpZC8yMDIxMDExMTE2NDEx MS4xMzMwMi0xLXZpbGxlLnN5cmphbGFAbGludXguaW50ZWwuY29tCkZpeGVzOiAxODE1NjdhYTlm MGQgKCJkcm0vaTkxNTogRG8gWUNiQ3IgNDQ0LT40MjAgY29udmVyc2lvbiB2aWEgRFAgcHJvdG9j b2wgY29udmVydGVycyIpClJldmlld2VkLWJ5OiBKYW5pIE5pa3VsYSA8amFuaS5uaWt1bGFAaW50 ZWwuY29tPgooY2hlcnJ5IHBpY2tlZCBmcm9tIGNvbW1pdCAzMTcwYTIxZjcwNTljNDY2MGM0Njlm NTliZjUyOWYzNzJhNTdkYTVmKQotLS0KVW5mb3J0dW5hdGVseSB0aGUgY3J0Y19zdGF0ZSBwbHVt YmluZyB0bwppbnRlbF9kcF9jb25maWd1cmVfcHJvdG9jb2xfY29udmVydGVyKCkgd2FzIHBhcnQg b2YgdGhlIApIRE1JIDIuMSBQQ09OIHN0dWZmLCBzbyBjb3VsZG4ndCBqdXN0IGNoZXJyeS1waWNr IGl0IGFsb25lLgoKIGRyaXZlcnMvZ3B1L2RybS9pOTE1L2Rpc3BsYXkvaW50ZWxfZGRpLmMgfCAy ICstCiBkcml2ZXJzL2dwdS9kcm0vaTkxNS9kaXNwbGF5L2ludGVsX2RwLmMgIHwgOSArKysrKy0t LS0KIGRyaXZlcnMvZ3B1L2RybS9pOTE1L2Rpc3BsYXkvaW50ZWxfZHAuaCAgfCAzICsrLQogMyBm aWxlcyBjaGFuZ2VkLCA4IGluc2VydGlvbnMoKyksIDYgZGVsZXRpb25zKC0pCgpkaWZmIC0tZ2l0 IGEvZHJpdmVycy9ncHUvZHJtL2k5MTUvZGlzcGxheS9pbnRlbF9kZGkuYyBiL2RyaXZlcnMvZ3B1 L2RybS9pOTE1L2Rpc3BsYXkvaW50ZWxfZGRpLmMKaW5kZXggOTI5NDBhMGM1ZWY4Li5kNWFjZTQ4 YjFhY2UgMTAwNjQ0Ci0tLSBhL2RyaXZlcnMvZ3B1L2RybS9pOTE1L2Rpc3BsYXkvaW50ZWxfZGRp LmMKKysrIGIvZHJpdmVycy9ncHUvZHJtL2k5MTUvZGlzcGxheS9pbnRlbF9kZGkuYwpAQCAtMzcy NSw3ICszNzI1LDcgQEAgc3RhdGljIHZvaWQgaHN3X2RkaV9wcmVfZW5hYmxlX2RwKHN0cnVjdCBp bnRlbF9hdG9taWNfc3RhdGUgKnN0YXRlLAogCWludGVsX2RkaV9pbml0X2RwX2J1Zl9yZWcoZW5j b2RlciwgY3J0Y19zdGF0ZSk7CiAJaWYgKCFpc19tc3QpCiAJCWludGVsX2RwX3NldF9wb3dlcihp bnRlbF9kcCwgRFBfU0VUX1BPV0VSX0QwKTsKLQlpbnRlbF9kcF9jb25maWd1cmVfcHJvdG9jb2xf Y29udmVydGVyKGludGVsX2RwKTsKKwlpbnRlbF9kcF9jb25maWd1cmVfcHJvdG9jb2xfY29udmVy dGVyKGludGVsX2RwLCBjcnRjX3N0YXRlKTsKIAlpbnRlbF9kcF9zaW5rX3NldF9kZWNvbXByZXNz aW9uX3N0YXRlKGludGVsX2RwLCBjcnRjX3N0YXRlLAogCQkJCQkgICAgICB0cnVlKTsKIAlpbnRl bF9kcF9zaW5rX3NldF9mZWNfcmVhZHkoaW50ZWxfZHAsIGNydGNfc3RhdGUpOwpkaWZmIC0tZ2l0 IGEvZHJpdmVycy9ncHUvZHJtL2k5MTUvZGlzcGxheS9pbnRlbF9kcC5jIGIvZHJpdmVycy9ncHUv ZHJtL2k5MTUvZGlzcGxheS9pbnRlbF9kcC5jCmluZGV4IDM3ZjFhMTBmZDAyMS4uMDkxMjNlODYy NWM0IDEwMDY0NAotLS0gYS9kcml2ZXJzL2dwdS9kcm0vaTkxNS9kaXNwbGF5L2ludGVsX2RwLmMK KysrIGIvZHJpdmVycy9ncHUvZHJtL2k5MTUvZGlzcGxheS9pbnRlbF9kcC5jCkBAIC00MDE0LDcg KzQwMTQsOCBAQCBzdGF0aWMgdm9pZCBpbnRlbF9kcF9lbmFibGVfcG9ydChzdHJ1Y3QgaW50ZWxf ZHAgKmludGVsX2RwLAogCWludGVsX2RlX3Bvc3RpbmdfcmVhZChkZXZfcHJpdiwgaW50ZWxfZHAt Pm91dHB1dF9yZWcpOwogfQogCi12b2lkIGludGVsX2RwX2NvbmZpZ3VyZV9wcm90b2NvbF9jb252 ZXJ0ZXIoc3RydWN0IGludGVsX2RwICppbnRlbF9kcCkKK3ZvaWQgaW50ZWxfZHBfY29uZmlndXJl X3Byb3RvY29sX2NvbnZlcnRlcihzdHJ1Y3QgaW50ZWxfZHAgKmludGVsX2RwLAorCQkJCQkgICBj b25zdCBzdHJ1Y3QgaW50ZWxfY3J0Y19zdGF0ZSAqY3J0Y19zdGF0ZSkKIHsKIAlzdHJ1Y3QgZHJt X2k5MTVfcHJpdmF0ZSAqaTkxNSA9IGRwX3RvX2k5MTUoaW50ZWxfZHApOwogCXU4IHRtcDsKQEAg LTQwMzMsOCArNDAzNCw4IEBAIHZvaWQgaW50ZWxfZHBfY29uZmlndXJlX3Byb3RvY29sX2NvbnZl cnRlcihzdHJ1Y3QgaW50ZWxfZHAgKmludGVsX2RwKQogCQlkcm1fZGJnX2ttcygmaTkxNS0+ZHJt LCAiRmFpbGVkIHRvIHNldCBwcm90b2NvbCBjb252ZXJ0ZXIgSERNSSBtb2RlIHRvICVzXG4iLAog CQkJICAgIGVuYWJsZWRkaXNhYmxlZChpbnRlbF9kcC0+aGFzX2hkbWlfc2luaykpOwogCi0JdG1w ID0gaW50ZWxfZHAtPmRmcC55Y2Jjcl80NDRfdG9fNDIwID8KLQkJRFBfQ09OVkVSU0lPTl9UT19Z Q0JDUjQyMF9FTkFCTEUgOiAwOworCXRtcCA9IGNydGNfc3RhdGUtPm91dHB1dF9mb3JtYXQgPT0g SU5URUxfT1VUUFVUX0ZPUk1BVF9ZQ0JDUjQ0NCAmJgorCQlpbnRlbF9kcC0+ZGZwLnljYmNyXzQ0 NF90b180MjAgPyBEUF9DT05WRVJTSU9OX1RPX1lDQkNSNDIwX0VOQUJMRSA6IDA7CiAKIAlpZiAo ZHJtX2RwX2RwY2Rfd3JpdGViKCZpbnRlbF9kcC0+YXV4LAogCQkJICAgICAgIERQX1BST1RPQ09M X0NPTlZFUlRFUl9DT05UUk9MXzEsIHRtcCkgIT0gMSkKQEAgLTQwODgsNyArNDA4OSw3IEBAIHN0 YXRpYyB2b2lkIGludGVsX2VuYWJsZV9kcChzdHJ1Y3QgaW50ZWxfYXRvbWljX3N0YXRlICpzdGF0 ZSwKIAl9CiAKIAlpbnRlbF9kcF9zZXRfcG93ZXIoaW50ZWxfZHAsIERQX1NFVF9QT1dFUl9EMCk7 Ci0JaW50ZWxfZHBfY29uZmlndXJlX3Byb3RvY29sX2NvbnZlcnRlcihpbnRlbF9kcCk7CisJaW50 ZWxfZHBfY29uZmlndXJlX3Byb3RvY29sX2NvbnZlcnRlcihpbnRlbF9kcCwgcGlwZV9jb25maWcp OwogCWludGVsX2RwX3N0YXJ0X2xpbmtfdHJhaW4oaW50ZWxfZHAsIHBpcGVfY29uZmlnKTsKIAlp bnRlbF9kcF9zdG9wX2xpbmtfdHJhaW4oaW50ZWxfZHAsIHBpcGVfY29uZmlnKTsKIApkaWZmIC0t Z2l0IGEvZHJpdmVycy9ncHUvZHJtL2k5MTUvZGlzcGxheS9pbnRlbF9kcC5oIGIvZHJpdmVycy9n cHUvZHJtL2k5MTUvZGlzcGxheS9pbnRlbF9kcC5oCmluZGV4IGI4NzFhMDliNjkwMS4uMDVmN2Rk ZjdhNzk1IDEwMDY0NAotLS0gYS9kcml2ZXJzL2dwdS9kcm0vaTkxNS9kaXNwbGF5L2ludGVsX2Rw LmgKKysrIGIvZHJpdmVycy9ncHUvZHJtL2k5MTUvZGlzcGxheS9pbnRlbF9kcC5oCkBAIC01MSw3 ICs1MSw4IEBAIGludCBpbnRlbF9kcF9nZXRfbGlua190cmFpbl9mYWxsYmFja192YWx1ZXMoc3Ry dWN0IGludGVsX2RwICppbnRlbF9kcCwKIGludCBpbnRlbF9kcF9yZXRyYWluX2xpbmsoc3RydWN0 IGludGVsX2VuY29kZXIgKmVuY29kZXIsCiAJCQkgIHN0cnVjdCBkcm1fbW9kZXNldF9hY3F1aXJl X2N0eCAqY3R4KTsKIHZvaWQgaW50ZWxfZHBfc2V0X3Bvd2VyKHN0cnVjdCBpbnRlbF9kcCAqaW50 ZWxfZHAsIHU4IG1vZGUpOwotdm9pZCBpbnRlbF9kcF9jb25maWd1cmVfcHJvdG9jb2xfY29udmVy dGVyKHN0cnVjdCBpbnRlbF9kcCAqaW50ZWxfZHApOwordm9pZCBpbnRlbF9kcF9jb25maWd1cmVf cHJvdG9jb2xfY29udmVydGVyKHN0cnVjdCBpbnRlbF9kcCAqaW50ZWxfZHAsCisJCQkJCSAgIGNv bnN0IHN0cnVjdCBpbnRlbF9jcnRjX3N0YXRlICpjcnRjX3N0YXRlKTsKIHZvaWQgaW50ZWxfZHBf c2lua19zZXRfZGVjb21wcmVzc2lvbl9zdGF0ZShzdHJ1Y3QgaW50ZWxfZHAgKmludGVsX2RwLAog CQkJCQkgICBjb25zdCBzdHJ1Y3QgaW50ZWxfY3J0Y19zdGF0ZSAqY3J0Y19zdGF0ZSwKIAkJCQkJ ICAgYm9vbCBlbmFibGUpOwotLSAKMi4yNi4yCgpfX19fX19fX19fX19fX19fX19fX19fX19fX19f X19fX19fX19fX19fX19fX19fXwpJbnRlbC1nZnggbWFpbGluZyBsaXN0CkludGVsLWdmeEBsaXN0 cy5mcmVlZGVza3RvcC5vcmcKaHR0cHM6Ly9saXN0cy5mcmVlZGVza3RvcC5vcmcvbWFpbG1hbi9s aXN0aW5mby9pbnRlbC1nZngK