From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-18.8 required=3.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_CR_TRAILER, INCLUDES_PATCH,MAILING_LIST_MULTI,SPF_HELO_NONE,SPF_PASS,URIBL_BLOCKED, USER_AGENT_GIT autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 2F464C4361B for ; Wed, 20 Jan 2021 10:25:47 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by mail.kernel.org (Postfix) with ESMTP id F104C23332 for ; Wed, 20 Jan 2021 10:25:46 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1732165AbhATKRi (ORCPT ); Wed, 20 Jan 2021 05:17:38 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:45646 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1731465AbhATJeE (ORCPT ); Wed, 20 Jan 2021 04:34:04 -0500 Received: from mail-wr1-x429.google.com (mail-wr1-x429.google.com [IPv6:2a00:1450:4864:20::429]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 9C8CCC061387 for ; Wed, 20 Jan 2021 01:31:08 -0800 (PST) Received: by mail-wr1-x429.google.com with SMTP id 7so15118083wrz.0 for ; Wed, 20 Jan 2021 01:31:08 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=30zhW0o3snNlsU80MAuQCHF/yyUQuJN98MT9hG2uNLE=; b=GDnVmsL1Y/UF6IyBi1RZRwAiaruRNo916+Ywds3s+t3914DBSKdDUoK0fwtHd3ln7m CpJSPAQhcBa6O65j3BdZypOX7xMhsifEBZLp9wybgh8+22mhg3iIrmXLNDU50QAcna4P dwuf9Gf/NF5Kfw2zbo6yBO14UF1pNbu6rUDxBgAOcWnGBVj3uCtGhcN+1+MNf4SZmFYy rZgoPlssFmR1AWjdJAfHeZIz3CfNAlfIO5repl6TCiE+RjwYntlYcMx2hVHvirqR4fKi gqLgPHOZGjNaG76L1kumYAgPiBYTlDwVOS2aTfqDYzYMBQOs+R6bm1WOpktDBZxTBv3q Fr3Q== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=30zhW0o3snNlsU80MAuQCHF/yyUQuJN98MT9hG2uNLE=; b=F6mYIsY72SQ6knHoxJSwepFmG5NRrDUDDg6LISZ6Wijzc02yMx8ov73XS+N1RYLTfx R67loahYFxIrlD9QL8jv/8C4On3iY1DWnp2ZIjAWEw/x8qLpJJWsyEOxpdiP73IYmb3S CEcUh6txBRnzFy8Q0IDJynteAtQ+SaRtRjdcY6+FFgUkhwLNCEatd3y6RSDdX5m3IstG LlECOLTNNvzWSQ0EV32yXihKqd2NIBQCIdVUU4LZpEH83T0OrjMaZALcU/W+bXqYxAAk vHRfa3Pe/SkQEvwgfIYsLF22ZhIasnWtZOPzvtXl//JV++tMUwgEGIOyxWo1QIzHbxyQ llLw== X-Gm-Message-State: AOAM533o7vNTQN1Xz9BYx+4YqohXBCsGXpDiEEsiAZJgoCRQS6VEx6Uq dJWKL8KBtQz1u8rGSt0JGJd6DQ== X-Google-Smtp-Source: ABdhPJxEUayvz2eG5bIKF5fnpCWN+R+WuJ/i+WEMiP79FcBTYCv2kmHFklBGQ14t2rl3txn6CfCi7w== X-Received: by 2002:adf:a3c1:: with SMTP id m1mr8264522wrb.357.1611135067352; Wed, 20 Jan 2021 01:31:07 -0800 (PST) Received: from dell.default ([91.110.221.158]) by smtp.gmail.com with ESMTPSA id z130sm2889201wmb.33.2021.01.20.01.31.06 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 20 Jan 2021 01:31:06 -0800 (PST) From: Lee Jones To: lee.jones@linaro.org Cc: linux-kernel@vger.kernel.org, Michael Turquette , Stephen Boyd , Michal Simek , =?UTF-8?q?S=C3=B6ren=20Brinkmann?= , linux-clk@vger.kernel.org, linux-arm-kernel@lists.infradead.org Subject: [PATCH 20/20] clk: zynq: clkc: Remove various instances of an unused variable 'clk' Date: Wed, 20 Jan 2021 09:30:40 +0000 Message-Id: <20210120093040.1719407-21-lee.jones@linaro.org> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20210120093040.1719407-1-lee.jones@linaro.org> References: <20210120093040.1719407-1-lee.jones@linaro.org> MIME-Version: 1.0 Content-Type: text/plain; charset=utf-8 Content-Transfer-Encoding: 8bit Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Fixes the following W=1 kernel build warning(s): drivers/clk/zynq/clkc.c: In function ‘zynq_clk_register_fclk’: drivers/clk/zynq/clkc.c:106:14: warning: variable ‘clk’ set but not used [-Wunused-but-set-variable] drivers/clk/zynq/clkc.c: In function ‘zynq_clk_register_periph_clk’: drivers/clk/zynq/clkc.c:179:14: warning: variable ‘clk’ set but not used [-Wunused-but-set-variable] drivers/clk/zynq/clkc.c: In function ‘zynq_clk_setup’: drivers/clk/zynq/clkc.c:220:14: warning: variable ‘clk’ set but not used [-Wunused-but-set-variable] Cc: Michael Turquette Cc: Stephen Boyd Cc: Michal Simek Cc: "Sören Brinkmann" Cc: linux-clk@vger.kernel.org Cc: linux-arm-kernel@lists.infradead.org Signed-off-by: Lee Jones --- drivers/clk/zynq/clkc.c | 73 ++++++++++++++++++++--------------------- 1 file changed, 35 insertions(+), 38 deletions(-) diff --git a/drivers/clk/zynq/clkc.c b/drivers/clk/zynq/clkc.c index ffbb9008c1c99..204b83d911b90 100644 --- a/drivers/clk/zynq/clkc.c +++ b/drivers/clk/zynq/clkc.c @@ -103,7 +103,6 @@ static void __init zynq_clk_register_fclk(enum zynq_clk fclk, const char *clk_name, void __iomem *fclk_ctrl_reg, const char **parents, int enable) { - struct clk *clk; u32 enable_reg; char *mux_name; char *div0_name; @@ -131,15 +130,15 @@ static void __init zynq_clk_register_fclk(enum zynq_clk fclk, if (!div1_name) goto err_div1_name; - clk = clk_register_mux(NULL, mux_name, parents, 4, + clk_register_mux(NULL, mux_name, parents, 4, CLK_SET_RATE_NO_REPARENT, fclk_ctrl_reg, 4, 2, 0, fclk_lock); - clk = clk_register_divider(NULL, div0_name, mux_name, + clk_register_divider(NULL, div0_name, mux_name, 0, fclk_ctrl_reg, 8, 6, CLK_DIVIDER_ONE_BASED | CLK_DIVIDER_ALLOW_ZERO, fclk_lock); - clk = clk_register_divider(NULL, div1_name, div0_name, + clk_register_divider(NULL, div1_name, div0_name, CLK_SET_RATE_PARENT, fclk_ctrl_reg, 20, 6, CLK_DIVIDER_ONE_BASED | CLK_DIVIDER_ALLOW_ZERO, fclk_lock); @@ -176,7 +175,6 @@ static void __init zynq_clk_register_periph_clk(enum zynq_clk clk0, const char *clk_name1, void __iomem *clk_ctrl, const char **parents, unsigned int two_gates) { - struct clk *clk; char *mux_name; char *div_name; spinlock_t *lock; @@ -189,10 +187,10 @@ static void __init zynq_clk_register_periph_clk(enum zynq_clk clk0, mux_name = kasprintf(GFP_KERNEL, "%s_mux", clk_name0); div_name = kasprintf(GFP_KERNEL, "%s_div", clk_name0); - clk = clk_register_mux(NULL, mux_name, parents, 4, + clk_register_mux(NULL, mux_name, parents, 4, CLK_SET_RATE_NO_REPARENT, clk_ctrl, 4, 2, 0, lock); - clk = clk_register_divider(NULL, div_name, mux_name, 0, clk_ctrl, 8, 6, + clk_register_divider(NULL, div_name, mux_name, 0, clk_ctrl, 8, 6, CLK_DIVIDER_ONE_BASED | CLK_DIVIDER_ALLOW_ZERO, lock); clks[clk0] = clk_register_gate(NULL, clk_name0, div_name, @@ -217,7 +215,6 @@ static void __init zynq_clk_setup(struct device_node *np) int i; u32 tmp; int ret; - struct clk *clk; char *clk_name; unsigned int fclk_enable = 0; const char *clk_output_name[clk_max]; @@ -257,19 +254,19 @@ static void __init zynq_clk_setup(struct device_node *np) ps_clk = clk_register_fixed_rate(NULL, "ps_clk", NULL, 0, tmp); /* PLLs */ - clk = clk_register_zynq_pll("armpll_int", "ps_clk", SLCR_ARMPLL_CTRL, + clk_register_zynq_pll("armpll_int", "ps_clk", SLCR_ARMPLL_CTRL, SLCR_PLL_STATUS, 0, &armpll_lock); clks[armpll] = clk_register_mux(NULL, clk_output_name[armpll], armpll_parents, 2, CLK_SET_RATE_NO_REPARENT, SLCR_ARMPLL_CTRL, 4, 1, 0, &armpll_lock); - clk = clk_register_zynq_pll("ddrpll_int", "ps_clk", SLCR_DDRPLL_CTRL, + clk_register_zynq_pll("ddrpll_int", "ps_clk", SLCR_DDRPLL_CTRL, SLCR_PLL_STATUS, 1, &ddrpll_lock); clks[ddrpll] = clk_register_mux(NULL, clk_output_name[ddrpll], ddrpll_parents, 2, CLK_SET_RATE_NO_REPARENT, SLCR_DDRPLL_CTRL, 4, 1, 0, &ddrpll_lock); - clk = clk_register_zynq_pll("iopll_int", "ps_clk", SLCR_IOPLL_CTRL, + clk_register_zynq_pll("iopll_int", "ps_clk", SLCR_IOPLL_CTRL, SLCR_PLL_STATUS, 2, &iopll_lock); clks[iopll] = clk_register_mux(NULL, clk_output_name[iopll], iopll_parents, 2, CLK_SET_RATE_NO_REPARENT, @@ -277,10 +274,10 @@ static void __init zynq_clk_setup(struct device_node *np) /* CPU clocks */ tmp = readl(SLCR_621_TRUE) & 1; - clk = clk_register_mux(NULL, "cpu_mux", cpu_parents, 4, + clk_register_mux(NULL, "cpu_mux", cpu_parents, 4, CLK_SET_RATE_NO_REPARENT, SLCR_ARM_CLK_CTRL, 4, 2, 0, &armclk_lock); - clk = clk_register_divider(NULL, "cpu_div", "cpu_mux", 0, + clk_register_divider(NULL, "cpu_div", "cpu_mux", 0, SLCR_ARM_CLK_CTRL, 8, 6, CLK_DIVIDER_ONE_BASED | CLK_DIVIDER_ALLOW_ZERO, &armclk_lock); @@ -288,20 +285,20 @@ static void __init zynq_clk_setup(struct device_node *np) "cpu_div", CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED, SLCR_ARM_CLK_CTRL, 24, 0, &armclk_lock); - clk = clk_register_fixed_factor(NULL, "cpu_3or2x_div", "cpu_div", 0, + clk_register_fixed_factor(NULL, "cpu_3or2x_div", "cpu_div", 0, 1, 2); clks[cpu_3or2x] = clk_register_gate(NULL, clk_output_name[cpu_3or2x], "cpu_3or2x_div", CLK_IGNORE_UNUSED, SLCR_ARM_CLK_CTRL, 25, 0, &armclk_lock); - clk = clk_register_fixed_factor(NULL, "cpu_2x_div", "cpu_div", 0, 1, + clk_register_fixed_factor(NULL, "cpu_2x_div", "cpu_div", 0, 1, 2 + tmp); clks[cpu_2x] = clk_register_gate(NULL, clk_output_name[cpu_2x], "cpu_2x_div", CLK_IGNORE_UNUSED, SLCR_ARM_CLK_CTRL, 26, 0, &armclk_lock); clk_prepare_enable(clks[cpu_2x]); - clk = clk_register_fixed_factor(NULL, "cpu_1x_div", "cpu_div", 0, 1, + clk_register_fixed_factor(NULL, "cpu_1x_div", "cpu_div", 0, 1, 4 + 2 * tmp); clks[cpu_1x] = clk_register_gate(NULL, clk_output_name[cpu_1x], "cpu_1x_div", CLK_IGNORE_UNUSED, SLCR_ARM_CLK_CTRL, 27, @@ -324,23 +321,23 @@ static void __init zynq_clk_setup(struct device_node *np) &swdtclk_lock); /* DDR clocks */ - clk = clk_register_divider(NULL, "ddr2x_div", "ddrpll", 0, + clk_register_divider(NULL, "ddr2x_div", "ddrpll", 0, SLCR_DDR_CLK_CTRL, 26, 6, CLK_DIVIDER_ONE_BASED | CLK_DIVIDER_ALLOW_ZERO, &ddrclk_lock); clks[ddr2x] = clk_register_gate(NULL, clk_output_name[ddr2x], "ddr2x_div", 0, SLCR_DDR_CLK_CTRL, 1, 0, &ddrclk_lock); clk_prepare_enable(clks[ddr2x]); - clk = clk_register_divider(NULL, "ddr3x_div", "ddrpll", 0, + clk_register_divider(NULL, "ddr3x_div", "ddrpll", 0, SLCR_DDR_CLK_CTRL, 20, 6, CLK_DIVIDER_ONE_BASED | CLK_DIVIDER_ALLOW_ZERO, &ddrclk_lock); clks[ddr3x] = clk_register_gate(NULL, clk_output_name[ddr3x], "ddr3x_div", 0, SLCR_DDR_CLK_CTRL, 0, 0, &ddrclk_lock); clk_prepare_enable(clks[ddr3x]); - clk = clk_register_divider(NULL, "dci_div0", "ddrpll", 0, + clk_register_divider(NULL, "dci_div0", "ddrpll", 0, SLCR_DCI_CLK_CTRL, 8, 6, CLK_DIVIDER_ONE_BASED | CLK_DIVIDER_ALLOW_ZERO, &dciclk_lock); - clk = clk_register_divider(NULL, "dci_div1", "dci_div0", + clk_register_divider(NULL, "dci_div1", "dci_div0", CLK_SET_RATE_PARENT, SLCR_DCI_CLK_CTRL, 20, 6, CLK_DIVIDER_ONE_BASED | CLK_DIVIDER_ALLOW_ZERO, &dciclk_lock); @@ -385,17 +382,17 @@ static void __init zynq_clk_setup(struct device_node *np) gem0_mux_parents[i + 1] = of_clk_get_parent_name(np, idx); } - clk = clk_register_mux(NULL, "gem0_mux", periph_parents, 4, + clk_register_mux(NULL, "gem0_mux", periph_parents, 4, CLK_SET_RATE_NO_REPARENT, SLCR_GEM0_CLK_CTRL, 4, 2, 0, &gem0clk_lock); - clk = clk_register_divider(NULL, "gem0_div0", "gem0_mux", 0, + clk_register_divider(NULL, "gem0_div0", "gem0_mux", 0, SLCR_GEM0_CLK_CTRL, 8, 6, CLK_DIVIDER_ONE_BASED | CLK_DIVIDER_ALLOW_ZERO, &gem0clk_lock); - clk = clk_register_divider(NULL, "gem0_div1", "gem0_div0", + clk_register_divider(NULL, "gem0_div1", "gem0_div0", CLK_SET_RATE_PARENT, SLCR_GEM0_CLK_CTRL, 20, 6, CLK_DIVIDER_ONE_BASED | CLK_DIVIDER_ALLOW_ZERO, &gem0clk_lock); - clk = clk_register_mux(NULL, "gem0_emio_mux", gem0_mux_parents, 2, + clk_register_mux(NULL, "gem0_emio_mux", gem0_mux_parents, 2, CLK_SET_RATE_PARENT | CLK_SET_RATE_NO_REPARENT, SLCR_GEM0_CLK_CTRL, 6, 1, 0, &gem0clk_lock); @@ -410,17 +407,17 @@ static void __init zynq_clk_setup(struct device_node *np) gem1_mux_parents[i + 1] = of_clk_get_parent_name(np, idx); } - clk = clk_register_mux(NULL, "gem1_mux", periph_parents, 4, + clk_register_mux(NULL, "gem1_mux", periph_parents, 4, CLK_SET_RATE_NO_REPARENT, SLCR_GEM1_CLK_CTRL, 4, 2, 0, &gem1clk_lock); - clk = clk_register_divider(NULL, "gem1_div0", "gem1_mux", 0, + clk_register_divider(NULL, "gem1_div0", "gem1_mux", 0, SLCR_GEM1_CLK_CTRL, 8, 6, CLK_DIVIDER_ONE_BASED | CLK_DIVIDER_ALLOW_ZERO, &gem1clk_lock); - clk = clk_register_divider(NULL, "gem1_div1", "gem1_div0", + clk_register_divider(NULL, "gem1_div1", "gem1_div0", CLK_SET_RATE_PARENT, SLCR_GEM1_CLK_CTRL, 20, 6, CLK_DIVIDER_ONE_BASED | CLK_DIVIDER_ALLOW_ZERO, &gem1clk_lock); - clk = clk_register_mux(NULL, "gem1_emio_mux", gem1_mux_parents, 2, + clk_register_mux(NULL, "gem1_emio_mux", gem1_mux_parents, 2, CLK_SET_RATE_PARENT | CLK_SET_RATE_NO_REPARENT, SLCR_GEM1_CLK_CTRL, 6, 1, 0, &gem1clk_lock); @@ -442,27 +439,27 @@ static void __init zynq_clk_setup(struct device_node *np) can_mio_mux_parents[i] = dummy_nm; } kfree(clk_name); - clk = clk_register_mux(NULL, "can_mux", periph_parents, 4, + clk_register_mux(NULL, "can_mux", periph_parents, 4, CLK_SET_RATE_NO_REPARENT, SLCR_CAN_CLK_CTRL, 4, 2, 0, &canclk_lock); - clk = clk_register_divider(NULL, "can_div0", "can_mux", 0, + clk_register_divider(NULL, "can_div0", "can_mux", 0, SLCR_CAN_CLK_CTRL, 8, 6, CLK_DIVIDER_ONE_BASED | CLK_DIVIDER_ALLOW_ZERO, &canclk_lock); - clk = clk_register_divider(NULL, "can_div1", "can_div0", + clk_register_divider(NULL, "can_div1", "can_div0", CLK_SET_RATE_PARENT, SLCR_CAN_CLK_CTRL, 20, 6, CLK_DIVIDER_ONE_BASED | CLK_DIVIDER_ALLOW_ZERO, &canclk_lock); - clk = clk_register_gate(NULL, "can0_gate", "can_div1", + clk_register_gate(NULL, "can0_gate", "can_div1", CLK_SET_RATE_PARENT, SLCR_CAN_CLK_CTRL, 0, 0, &canclk_lock); - clk = clk_register_gate(NULL, "can1_gate", "can_div1", + clk_register_gate(NULL, "can1_gate", "can_div1", CLK_SET_RATE_PARENT, SLCR_CAN_CLK_CTRL, 1, 0, &canclk_lock); - clk = clk_register_mux(NULL, "can0_mio_mux", + clk_register_mux(NULL, "can0_mio_mux", can_mio_mux_parents, 54, CLK_SET_RATE_PARENT | CLK_SET_RATE_NO_REPARENT, SLCR_CAN_MIOCLK_CTRL, 0, 6, 0, &canmioclk_lock); - clk = clk_register_mux(NULL, "can1_mio_mux", + clk_register_mux(NULL, "can1_mio_mux", can_mio_mux_parents, 54, CLK_SET_RATE_PARENT | CLK_SET_RATE_NO_REPARENT, SLCR_CAN_MIOCLK_CTRL, 16, 6, 0, &canmioclk_lock); @@ -482,13 +479,13 @@ static void __init zynq_clk_setup(struct device_node *np) dbg_emio_mux_parents[i + 1] = of_clk_get_parent_name(np, idx); } - clk = clk_register_mux(NULL, "dbg_mux", periph_parents, 4, + clk_register_mux(NULL, "dbg_mux", periph_parents, 4, CLK_SET_RATE_NO_REPARENT, SLCR_DBG_CLK_CTRL, 4, 2, 0, &dbgclk_lock); - clk = clk_register_divider(NULL, "dbg_div", "dbg_mux", 0, + clk_register_divider(NULL, "dbg_div", "dbg_mux", 0, SLCR_DBG_CLK_CTRL, 8, 6, CLK_DIVIDER_ONE_BASED | CLK_DIVIDER_ALLOW_ZERO, &dbgclk_lock); - clk = clk_register_mux(NULL, "dbg_emio_mux", dbg_emio_mux_parents, 2, + clk_register_mux(NULL, "dbg_emio_mux", dbg_emio_mux_parents, 2, CLK_SET_RATE_NO_REPARENT, SLCR_DBG_CLK_CTRL, 6, 1, 0, &dbgclk_lock); clks[dbg_trc] = clk_register_gate(NULL, clk_output_name[dbg_trc], -- 2.25.1 From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-16.9 required=3.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_CR_TRAILER, INCLUDES_PATCH,MAILING_LIST_MULTI,SPF_HELO_NONE,SPF_PASS,URIBL_BLOCKED, USER_AGENT_GIT autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id B7366C433E0 for ; Wed, 20 Jan 2021 09:34:37 +0000 (UTC) Received: from merlin.infradead.org (merlin.infradead.org [205.233.59.134]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 6A2A721D79 for ; Wed, 20 Jan 2021 09:34:37 +0000 (UTC) DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org 6A2A721D79 Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=linaro.org Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=merlin.20170209; h=Sender:Content-Transfer-Encoding: Content-Type:Cc:List-Subscribe:List-Help:List-Post:List-Archive: List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To:Message-Id:Date: Subject:To:From:Reply-To:Content-ID:Content-Description:Resent-Date: Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Owner; bh=9jEL7UO9T9RzBathZ7BJitcOg+ZXyCSnpAJ4EXUa9Gg=; b=g6uDAmiW5blFpbtZH1cS0/Wfm rSzIbEM6HmKcNcvCj+IszhGvBbzwzycKp3IEmf7Bfa2s7m9cxHHE6bzYl/iJ2KfmsvYd7/RUy/704 3P3wEay5SLxLTlWnVKhlVdb4U5Ayn0CHtldVETqrehrSzUYy9fPnpbtFEQETvjMm5pm/gtmErMDno uBXI1XFi9MSRs1qYLiAI/mRk6FYCXVsYukGY6zaJwwB8zeWAc4ORd8HTEKxSnWAoqORUPuPIGLxrq gJD2Bl+DZn+qfiJGzkjJbyCYIpQ21Po/Jn8+6MBR/UJ/lJEP/Cy4HApPb1Jlk2Y9aAaqMr30k4/Xh DZhYpR1Cg==; Received: from localhost ([::1] helo=merlin.infradead.org) by merlin.infradead.org with esmtp (Exim 4.92.3 #3 (Red Hat Linux)) id 1l29r2-0001ff-2P; Wed, 20 Jan 2021 09:32:44 +0000 Received: from mail-wr1-x429.google.com ([2a00:1450:4864:20::429]) by merlin.infradead.org with esmtps (Exim 4.92.3 #3 (Red Hat Linux)) id 1l29pU-00012d-Cq for linux-arm-kernel@lists.infradead.org; Wed, 20 Jan 2021 09:31:11 +0000 Received: by mail-wr1-x429.google.com with SMTP id a12so22347971wrv.8 for ; Wed, 20 Jan 2021 01:31:08 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=30zhW0o3snNlsU80MAuQCHF/yyUQuJN98MT9hG2uNLE=; b=GDnVmsL1Y/UF6IyBi1RZRwAiaruRNo916+Ywds3s+t3914DBSKdDUoK0fwtHd3ln7m CpJSPAQhcBa6O65j3BdZypOX7xMhsifEBZLp9wybgh8+22mhg3iIrmXLNDU50QAcna4P dwuf9Gf/NF5Kfw2zbo6yBO14UF1pNbu6rUDxBgAOcWnGBVj3uCtGhcN+1+MNf4SZmFYy rZgoPlssFmR1AWjdJAfHeZIz3CfNAlfIO5repl6TCiE+RjwYntlYcMx2hVHvirqR4fKi gqLgPHOZGjNaG76L1kumYAgPiBYTlDwVOS2aTfqDYzYMBQOs+R6bm1WOpktDBZxTBv3q Fr3Q== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=30zhW0o3snNlsU80MAuQCHF/yyUQuJN98MT9hG2uNLE=; b=LNPYQprh/VdmMZEfAO9EwxUMQVOEWZM6QMjcHYSTdoBQaHYnAGFSbT5S6jDK9BaIjx iYaqswkB60mQvYYTl+9d0EBpCeMm0dMn7HV5PPY+zJcfTg9ZRh5FoSrp1PWyT++43FYG Vjpje1EJsqAbHABBb+AD8GESvLevOdkRsPzpRtJ/WsANyLyPRVRFuuLAeslb6ynAZqgr BztXHOWA8Mhr53cppZgFDDUBdgNho5ahazjToLpD9PzF1/vHbsW0lX6Ot4EydsqVlHoh nJMXI38ZN+c26pdcGfVPpw2Ag3iUxuzqqNjmZnHddwHt95C+vhiKEe7rxAcZH3/dH6qX 4mmA== X-Gm-Message-State: AOAM531FD807kGgUTHqaGx/OxTniDJ6e8PvNsWHCX4Z7Qgxb5lAjfFJB bhZ45CRjlMo0Utv2eFyJ+ZYR7nwla5so79oG X-Google-Smtp-Source: ABdhPJxEUayvz2eG5bIKF5fnpCWN+R+WuJ/i+WEMiP79FcBTYCv2kmHFklBGQ14t2rl3txn6CfCi7w== X-Received: by 2002:adf:a3c1:: with SMTP id m1mr8264522wrb.357.1611135067352; Wed, 20 Jan 2021 01:31:07 -0800 (PST) Received: from dell.default ([91.110.221.158]) by smtp.gmail.com with ESMTPSA id z130sm2889201wmb.33.2021.01.20.01.31.06 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 20 Jan 2021 01:31:06 -0800 (PST) From: Lee Jones To: lee.jones@linaro.org Subject: [PATCH 20/20] clk: zynq: clkc: Remove various instances of an unused variable 'clk' Date: Wed, 20 Jan 2021 09:30:40 +0000 Message-Id: <20210120093040.1719407-21-lee.jones@linaro.org> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20210120093040.1719407-1-lee.jones@linaro.org> References: <20210120093040.1719407-1-lee.jones@linaro.org> MIME-Version: 1.0 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20210120_043108_515309_4A34525B X-CRM114-Status: GOOD ( 14.65 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: Stephen Boyd , Michael Turquette , linux-kernel@vger.kernel.org, Michal Simek , linux-arm-kernel@lists.infradead.org, linux-clk@vger.kernel.org, =?UTF-8?q?S=C3=B6ren=20Brinkmann?= Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: base64 Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org Rml4ZXMgdGhlIGZvbGxvd2luZyBXPTEga2VybmVsIGJ1aWxkIHdhcm5pbmcocyk6CgogZHJpdmVy cy9jbGsvenlucS9jbGtjLmM6IEluIGZ1bmN0aW9uIOKAmHp5bnFfY2xrX3JlZ2lzdGVyX2ZjbGvi gJk6CiBkcml2ZXJzL2Nsay96eW5xL2Nsa2MuYzoxMDY6MTQ6IHdhcm5pbmc6IHZhcmlhYmxlIOKA mGNsa+KAmSBzZXQgYnV0IG5vdCB1c2VkIFstV3VudXNlZC1idXQtc2V0LXZhcmlhYmxlXQogZHJp dmVycy9jbGsvenlucS9jbGtjLmM6IEluIGZ1bmN0aW9uIOKAmHp5bnFfY2xrX3JlZ2lzdGVyX3Bl cmlwaF9jbGvigJk6CiBkcml2ZXJzL2Nsay96eW5xL2Nsa2MuYzoxNzk6MTQ6IHdhcm5pbmc6IHZh cmlhYmxlIOKAmGNsa+KAmSBzZXQgYnV0IG5vdCB1c2VkIFstV3VudXNlZC1idXQtc2V0LXZhcmlh YmxlXQogZHJpdmVycy9jbGsvenlucS9jbGtjLmM6IEluIGZ1bmN0aW9uIOKAmHp5bnFfY2xrX3Nl dHVw4oCZOgogZHJpdmVycy9jbGsvenlucS9jbGtjLmM6MjIwOjE0OiB3YXJuaW5nOiB2YXJpYWJs ZSDigJhjbGvigJkgc2V0IGJ1dCBub3QgdXNlZCBbLVd1bnVzZWQtYnV0LXNldC12YXJpYWJsZV0K CkNjOiBNaWNoYWVsIFR1cnF1ZXR0ZSA8bXR1cnF1ZXR0ZUBiYXlsaWJyZS5jb20+CkNjOiBTdGVw aGVuIEJveWQgPHNib3lkQGtlcm5lbC5vcmc+CkNjOiBNaWNoYWwgU2ltZWsgPG1pY2hhbC5zaW1l a0B4aWxpbnguY29tPgpDYzogIlPDtnJlbiBCcmlua21hbm4iIDxzb3Jlbi5icmlua21hbm5AeGls aW54LmNvbT4KQ2M6IGxpbnV4LWNsa0B2Z2VyLmtlcm5lbC5vcmcKQ2M6IGxpbnV4LWFybS1rZXJu ZWxAbGlzdHMuaW5mcmFkZWFkLm9yZwpTaWduZWQtb2ZmLWJ5OiBMZWUgSm9uZXMgPGxlZS5qb25l c0BsaW5hcm8ub3JnPgotLS0KIGRyaXZlcnMvY2xrL3p5bnEvY2xrYy5jIHwgNzMgKysrKysrKysr KysrKysrKysrKystLS0tLS0tLS0tLS0tLS0tLS0tLS0KIDEgZmlsZSBjaGFuZ2VkLCAzNSBpbnNl cnRpb25zKCspLCAzOCBkZWxldGlvbnMoLSkKCmRpZmYgLS1naXQgYS9kcml2ZXJzL2Nsay96eW5x L2Nsa2MuYyBiL2RyaXZlcnMvY2xrL3p5bnEvY2xrYy5jCmluZGV4IGZmYmI5MDA4YzFjOTkuLjIw NGI4M2Q5MTFiOTAgMTAwNjQ0Ci0tLSBhL2RyaXZlcnMvY2xrL3p5bnEvY2xrYy5jCisrKyBiL2Ry aXZlcnMvY2xrL3p5bnEvY2xrYy5jCkBAIC0xMDMsNyArMTAzLDYgQEAgc3RhdGljIHZvaWQgX19p bml0IHp5bnFfY2xrX3JlZ2lzdGVyX2ZjbGsoZW51bSB6eW5xX2NsayBmY2xrLAogCQljb25zdCBj aGFyICpjbGtfbmFtZSwgdm9pZCBfX2lvbWVtICpmY2xrX2N0cmxfcmVnLAogCQljb25zdCBjaGFy ICoqcGFyZW50cywgaW50IGVuYWJsZSkKIHsKLQlzdHJ1Y3QgY2xrICpjbGs7CiAJdTMyIGVuYWJs ZV9yZWc7CiAJY2hhciAqbXV4X25hbWU7CiAJY2hhciAqZGl2MF9uYW1lOwpAQCAtMTMxLDE1ICsx MzAsMTUgQEAgc3RhdGljIHZvaWQgX19pbml0IHp5bnFfY2xrX3JlZ2lzdGVyX2ZjbGsoZW51bSB6 eW5xX2NsayBmY2xrLAogCWlmICghZGl2MV9uYW1lKQogCQlnb3RvIGVycl9kaXYxX25hbWU7CiAK LQljbGsgPSBjbGtfcmVnaXN0ZXJfbXV4KE5VTEwsIG11eF9uYW1lLCBwYXJlbnRzLCA0LAorCWNs a19yZWdpc3Rlcl9tdXgoTlVMTCwgbXV4X25hbWUsIHBhcmVudHMsIDQsCiAJCQlDTEtfU0VUX1JB VEVfTk9fUkVQQVJFTlQsIGZjbGtfY3RybF9yZWcsIDQsIDIsIDAsCiAJCQlmY2xrX2xvY2spOwog Ci0JY2xrID0gY2xrX3JlZ2lzdGVyX2RpdmlkZXIoTlVMTCwgZGl2MF9uYW1lLCBtdXhfbmFtZSwK KwljbGtfcmVnaXN0ZXJfZGl2aWRlcihOVUxMLCBkaXYwX25hbWUsIG11eF9uYW1lLAogCQkJMCwg ZmNsa19jdHJsX3JlZywgOCwgNiwgQ0xLX0RJVklERVJfT05FX0JBU0VEIHwKIAkJCUNMS19ESVZJ REVSX0FMTE9XX1pFUk8sIGZjbGtfbG9jayk7CiAKLQljbGsgPSBjbGtfcmVnaXN0ZXJfZGl2aWRl cihOVUxMLCBkaXYxX25hbWUsIGRpdjBfbmFtZSwKKwljbGtfcmVnaXN0ZXJfZGl2aWRlcihOVUxM LCBkaXYxX25hbWUsIGRpdjBfbmFtZSwKIAkJCUNMS19TRVRfUkFURV9QQVJFTlQsIGZjbGtfY3Ry bF9yZWcsIDIwLCA2LAogCQkJQ0xLX0RJVklERVJfT05FX0JBU0VEIHwgQ0xLX0RJVklERVJfQUxM T1dfWkVSTywKIAkJCWZjbGtfbG9jayk7CkBAIC0xNzYsNyArMTc1LDYgQEAgc3RhdGljIHZvaWQg X19pbml0IHp5bnFfY2xrX3JlZ2lzdGVyX3BlcmlwaF9jbGsoZW51bSB6eW5xX2NsayBjbGswLAog CQljb25zdCBjaGFyICpjbGtfbmFtZTEsIHZvaWQgX19pb21lbSAqY2xrX2N0cmwsCiAJCWNvbnN0 IGNoYXIgKipwYXJlbnRzLCB1bnNpZ25lZCBpbnQgdHdvX2dhdGVzKQogewotCXN0cnVjdCBjbGsg KmNsazsKIAljaGFyICptdXhfbmFtZTsKIAljaGFyICpkaXZfbmFtZTsKIAlzcGlubG9ja190ICps b2NrOwpAQCAtMTg5LDEwICsxODcsMTAgQEAgc3RhdGljIHZvaWQgX19pbml0IHp5bnFfY2xrX3Jl Z2lzdGVyX3BlcmlwaF9jbGsoZW51bSB6eW5xX2NsayBjbGswLAogCW11eF9uYW1lID0ga2FzcHJp bnRmKEdGUF9LRVJORUwsICIlc19tdXgiLCBjbGtfbmFtZTApOwogCWRpdl9uYW1lID0ga2FzcHJp bnRmKEdGUF9LRVJORUwsICIlc19kaXYiLCBjbGtfbmFtZTApOwogCi0JY2xrID0gY2xrX3JlZ2lz dGVyX211eChOVUxMLCBtdXhfbmFtZSwgcGFyZW50cywgNCwKKwljbGtfcmVnaXN0ZXJfbXV4KE5V TEwsIG11eF9uYW1lLCBwYXJlbnRzLCA0LAogCQkJQ0xLX1NFVF9SQVRFX05PX1JFUEFSRU5ULCBj bGtfY3RybCwgNCwgMiwgMCwgbG9jayk7CiAKLQljbGsgPSBjbGtfcmVnaXN0ZXJfZGl2aWRlcihO VUxMLCBkaXZfbmFtZSwgbXV4X25hbWUsIDAsIGNsa19jdHJsLCA4LCA2LAorCWNsa19yZWdpc3Rl cl9kaXZpZGVyKE5VTEwsIGRpdl9uYW1lLCBtdXhfbmFtZSwgMCwgY2xrX2N0cmwsIDgsIDYsCiAJ CQlDTEtfRElWSURFUl9PTkVfQkFTRUQgfCBDTEtfRElWSURFUl9BTExPV19aRVJPLCBsb2NrKTsK IAogCWNsa3NbY2xrMF0gPSBjbGtfcmVnaXN0ZXJfZ2F0ZShOVUxMLCBjbGtfbmFtZTAsIGRpdl9u YW1lLApAQCAtMjE3LDcgKzIxNSw2IEBAIHN0YXRpYyB2b2lkIF9faW5pdCB6eW5xX2Nsa19zZXR1 cChzdHJ1Y3QgZGV2aWNlX25vZGUgKm5wKQogCWludCBpOwogCXUzMiB0bXA7CiAJaW50IHJldDsK LQlzdHJ1Y3QgY2xrICpjbGs7CiAJY2hhciAqY2xrX25hbWU7CiAJdW5zaWduZWQgaW50IGZjbGtf ZW5hYmxlID0gMDsKIAljb25zdCBjaGFyICpjbGtfb3V0cHV0X25hbWVbY2xrX21heF07CkBAIC0y NTcsMTkgKzI1NCwxOSBAQCBzdGF0aWMgdm9pZCBfX2luaXQgenlucV9jbGtfc2V0dXAoc3RydWN0 IGRldmljZV9ub2RlICpucCkKIAlwc19jbGsgPSBjbGtfcmVnaXN0ZXJfZml4ZWRfcmF0ZShOVUxM LCAicHNfY2xrIiwgTlVMTCwgMCwgdG1wKTsKIAogCS8qIFBMTHMgKi8KLQljbGsgPSBjbGtfcmVn aXN0ZXJfenlucV9wbGwoImFybXBsbF9pbnQiLCAicHNfY2xrIiwgU0xDUl9BUk1QTExfQ1RSTCwK KwljbGtfcmVnaXN0ZXJfenlucV9wbGwoImFybXBsbF9pbnQiLCAicHNfY2xrIiwgU0xDUl9BUk1Q TExfQ1RSTCwKIAkJCVNMQ1JfUExMX1NUQVRVUywgMCwgJmFybXBsbF9sb2NrKTsKIAljbGtzW2Fy bXBsbF0gPSBjbGtfcmVnaXN0ZXJfbXV4KE5VTEwsIGNsa19vdXRwdXRfbmFtZVthcm1wbGxdLAog CQkJYXJtcGxsX3BhcmVudHMsIDIsIENMS19TRVRfUkFURV9OT19SRVBBUkVOVCwKIAkJCVNMQ1Jf QVJNUExMX0NUUkwsIDQsIDEsIDAsICZhcm1wbGxfbG9jayk7CiAKLQljbGsgPSBjbGtfcmVnaXN0 ZXJfenlucV9wbGwoImRkcnBsbF9pbnQiLCAicHNfY2xrIiwgU0xDUl9ERFJQTExfQ1RSTCwKKwlj bGtfcmVnaXN0ZXJfenlucV9wbGwoImRkcnBsbF9pbnQiLCAicHNfY2xrIiwgU0xDUl9ERFJQTExf Q1RSTCwKIAkJCVNMQ1JfUExMX1NUQVRVUywgMSwgJmRkcnBsbF9sb2NrKTsKIAljbGtzW2RkcnBs bF0gPSBjbGtfcmVnaXN0ZXJfbXV4KE5VTEwsIGNsa19vdXRwdXRfbmFtZVtkZHJwbGxdLAogCQkJ ZGRycGxsX3BhcmVudHMsIDIsIENMS19TRVRfUkFURV9OT19SRVBBUkVOVCwKIAkJCVNMQ1JfRERS UExMX0NUUkwsIDQsIDEsIDAsICZkZHJwbGxfbG9jayk7CiAKLQljbGsgPSBjbGtfcmVnaXN0ZXJf enlucV9wbGwoImlvcGxsX2ludCIsICJwc19jbGsiLCBTTENSX0lPUExMX0NUUkwsCisJY2xrX3Jl Z2lzdGVyX3p5bnFfcGxsKCJpb3BsbF9pbnQiLCAicHNfY2xrIiwgU0xDUl9JT1BMTF9DVFJMLAog CQkJU0xDUl9QTExfU1RBVFVTLCAyLCAmaW9wbGxfbG9jayk7CiAJY2xrc1tpb3BsbF0gPSBjbGtf cmVnaXN0ZXJfbXV4KE5VTEwsIGNsa19vdXRwdXRfbmFtZVtpb3BsbF0sCiAJCQlpb3BsbF9wYXJl bnRzLCAyLCBDTEtfU0VUX1JBVEVfTk9fUkVQQVJFTlQsCkBAIC0yNzcsMTAgKzI3NCwxMCBAQCBz dGF0aWMgdm9pZCBfX2luaXQgenlucV9jbGtfc2V0dXAoc3RydWN0IGRldmljZV9ub2RlICpucCkK IAogCS8qIENQVSBjbG9ja3MgKi8KIAl0bXAgPSByZWFkbChTTENSXzYyMV9UUlVFKSAmIDE7Ci0J Y2xrID0gY2xrX3JlZ2lzdGVyX211eChOVUxMLCAiY3B1X211eCIsIGNwdV9wYXJlbnRzLCA0LAor CWNsa19yZWdpc3Rlcl9tdXgoTlVMTCwgImNwdV9tdXgiLCBjcHVfcGFyZW50cywgNCwKIAkJCUNM S19TRVRfUkFURV9OT19SRVBBUkVOVCwgU0xDUl9BUk1fQ0xLX0NUUkwsIDQsIDIsIDAsCiAJCQkm YXJtY2xrX2xvY2spOwotCWNsayA9IGNsa19yZWdpc3Rlcl9kaXZpZGVyKE5VTEwsICJjcHVfZGl2 IiwgImNwdV9tdXgiLCAwLAorCWNsa19yZWdpc3Rlcl9kaXZpZGVyKE5VTEwsICJjcHVfZGl2Iiwg ImNwdV9tdXgiLCAwLAogCQkJU0xDUl9BUk1fQ0xLX0NUUkwsIDgsIDYsIENMS19ESVZJREVSX09O RV9CQVNFRCB8CiAJCQlDTEtfRElWSURFUl9BTExPV19aRVJPLCAmYXJtY2xrX2xvY2spOwogCkBA IC0yODgsMjAgKzI4NSwyMCBAQCBzdGF0aWMgdm9pZCBfX2luaXQgenlucV9jbGtfc2V0dXAoc3Ry dWN0IGRldmljZV9ub2RlICpucCkKIAkJCSJjcHVfZGl2IiwgQ0xLX1NFVF9SQVRFX1BBUkVOVCB8 IENMS19JR05PUkVfVU5VU0VELAogCQkJU0xDUl9BUk1fQ0xLX0NUUkwsIDI0LCAwLCAmYXJtY2xr X2xvY2spOwogCi0JY2xrID0gY2xrX3JlZ2lzdGVyX2ZpeGVkX2ZhY3RvcihOVUxMLCAiY3B1XzNv cjJ4X2RpdiIsICJjcHVfZGl2IiwgMCwKKwljbGtfcmVnaXN0ZXJfZml4ZWRfZmFjdG9yKE5VTEws ICJjcHVfM29yMnhfZGl2IiwgImNwdV9kaXYiLCAwLAogCQkJMSwgMik7CiAJY2xrc1tjcHVfM29y MnhdID0gY2xrX3JlZ2lzdGVyX2dhdGUoTlVMTCwgY2xrX291dHB1dF9uYW1lW2NwdV8zb3IyeF0s CiAJCQkiY3B1XzNvcjJ4X2RpdiIsIENMS19JR05PUkVfVU5VU0VELAogCQkJU0xDUl9BUk1fQ0xL X0NUUkwsIDI1LCAwLCAmYXJtY2xrX2xvY2spOwogCi0JY2xrID0gY2xrX3JlZ2lzdGVyX2ZpeGVk X2ZhY3RvcihOVUxMLCAiY3B1XzJ4X2RpdiIsICJjcHVfZGl2IiwgMCwgMSwKKwljbGtfcmVnaXN0 ZXJfZml4ZWRfZmFjdG9yKE5VTEwsICJjcHVfMnhfZGl2IiwgImNwdV9kaXYiLCAwLCAxLAogCQkJ MiArIHRtcCk7CiAJY2xrc1tjcHVfMnhdID0gY2xrX3JlZ2lzdGVyX2dhdGUoTlVMTCwgY2xrX291 dHB1dF9uYW1lW2NwdV8yeF0sCiAJCQkiY3B1XzJ4X2RpdiIsIENMS19JR05PUkVfVU5VU0VELCBT TENSX0FSTV9DTEtfQ1RSTCwKIAkJCTI2LCAwLCAmYXJtY2xrX2xvY2spOwogCWNsa19wcmVwYXJl X2VuYWJsZShjbGtzW2NwdV8yeF0pOwogCi0JY2xrID0gY2xrX3JlZ2lzdGVyX2ZpeGVkX2ZhY3Rv cihOVUxMLCAiY3B1XzF4X2RpdiIsICJjcHVfZGl2IiwgMCwgMSwKKwljbGtfcmVnaXN0ZXJfZml4 ZWRfZmFjdG9yKE5VTEwsICJjcHVfMXhfZGl2IiwgImNwdV9kaXYiLCAwLCAxLAogCQkJNCArIDIg KiB0bXApOwogCWNsa3NbY3B1XzF4XSA9IGNsa19yZWdpc3Rlcl9nYXRlKE5VTEwsIGNsa19vdXRw dXRfbmFtZVtjcHVfMXhdLAogCQkJImNwdV8xeF9kaXYiLCBDTEtfSUdOT1JFX1VOVVNFRCwgU0xD Ul9BUk1fQ0xLX0NUUkwsIDI3LApAQCAtMzI0LDIzICszMjEsMjMgQEAgc3RhdGljIHZvaWQgX19p bml0IHp5bnFfY2xrX3NldHVwKHN0cnVjdCBkZXZpY2Vfbm9kZSAqbnApCiAJCQkmc3dkdGNsa19s b2NrKTsKIAogCS8qIEREUiBjbG9ja3MgKi8KLQljbGsgPSBjbGtfcmVnaXN0ZXJfZGl2aWRlcihO VUxMLCAiZGRyMnhfZGl2IiwgImRkcnBsbCIsIDAsCisJY2xrX3JlZ2lzdGVyX2RpdmlkZXIoTlVM TCwgImRkcjJ4X2RpdiIsICJkZHJwbGwiLCAwLAogCQkJU0xDUl9ERFJfQ0xLX0NUUkwsIDI2LCA2 LCBDTEtfRElWSURFUl9PTkVfQkFTRUQgfAogCQkJQ0xLX0RJVklERVJfQUxMT1dfWkVSTywgJmRk cmNsa19sb2NrKTsKIAljbGtzW2RkcjJ4XSA9IGNsa19yZWdpc3Rlcl9nYXRlKE5VTEwsIGNsa19v dXRwdXRfbmFtZVtkZHIyeF0sCiAJCQkiZGRyMnhfZGl2IiwgMCwgU0xDUl9ERFJfQ0xLX0NUUkws IDEsIDAsICZkZHJjbGtfbG9jayk7CiAJY2xrX3ByZXBhcmVfZW5hYmxlKGNsa3NbZGRyMnhdKTsK LQljbGsgPSBjbGtfcmVnaXN0ZXJfZGl2aWRlcihOVUxMLCAiZGRyM3hfZGl2IiwgImRkcnBsbCIs IDAsCisJY2xrX3JlZ2lzdGVyX2RpdmlkZXIoTlVMTCwgImRkcjN4X2RpdiIsICJkZHJwbGwiLCAw LAogCQkJU0xDUl9ERFJfQ0xLX0NUUkwsIDIwLCA2LCBDTEtfRElWSURFUl9PTkVfQkFTRUQgfAog CQkJQ0xLX0RJVklERVJfQUxMT1dfWkVSTywgJmRkcmNsa19sb2NrKTsKIAljbGtzW2RkcjN4XSA9 IGNsa19yZWdpc3Rlcl9nYXRlKE5VTEwsIGNsa19vdXRwdXRfbmFtZVtkZHIzeF0sCiAJCQkiZGRy M3hfZGl2IiwgMCwgU0xDUl9ERFJfQ0xLX0NUUkwsIDAsIDAsICZkZHJjbGtfbG9jayk7CiAJY2xr X3ByZXBhcmVfZW5hYmxlKGNsa3NbZGRyM3hdKTsKIAotCWNsayA9IGNsa19yZWdpc3Rlcl9kaXZp ZGVyKE5VTEwsICJkY2lfZGl2MCIsICJkZHJwbGwiLCAwLAorCWNsa19yZWdpc3Rlcl9kaXZpZGVy KE5VTEwsICJkY2lfZGl2MCIsICJkZHJwbGwiLCAwLAogCQkJU0xDUl9EQ0lfQ0xLX0NUUkwsIDgs IDYsIENMS19ESVZJREVSX09ORV9CQVNFRCB8CiAJCQlDTEtfRElWSURFUl9BTExPV19aRVJPLCAm ZGNpY2xrX2xvY2spOwotCWNsayA9IGNsa19yZWdpc3Rlcl9kaXZpZGVyKE5VTEwsICJkY2lfZGl2 MSIsICJkY2lfZGl2MCIsCisJY2xrX3JlZ2lzdGVyX2RpdmlkZXIoTlVMTCwgImRjaV9kaXYxIiwg ImRjaV9kaXYwIiwKIAkJCUNMS19TRVRfUkFURV9QQVJFTlQsIFNMQ1JfRENJX0NMS19DVFJMLCAy MCwgNiwKIAkJCUNMS19ESVZJREVSX09ORV9CQVNFRCB8IENMS19ESVZJREVSX0FMTE9XX1pFUk8s CiAJCQkmZGNpY2xrX2xvY2spOwpAQCAtMzg1LDE3ICszODIsMTcgQEAgc3RhdGljIHZvaWQgX19p bml0IHp5bnFfY2xrX3NldHVwKHN0cnVjdCBkZXZpY2Vfbm9kZSAqbnApCiAJCQlnZW0wX211eF9w YXJlbnRzW2kgKyAxXSA9IG9mX2Nsa19nZXRfcGFyZW50X25hbWUobnAsCiAJCQkJCWlkeCk7CiAJ fQotCWNsayA9IGNsa19yZWdpc3Rlcl9tdXgoTlVMTCwgImdlbTBfbXV4IiwgcGVyaXBoX3BhcmVu dHMsIDQsCisJY2xrX3JlZ2lzdGVyX211eChOVUxMLCAiZ2VtMF9tdXgiLCBwZXJpcGhfcGFyZW50 cywgNCwKIAkJCUNMS19TRVRfUkFURV9OT19SRVBBUkVOVCwgU0xDUl9HRU0wX0NMS19DVFJMLCA0 LCAyLCAwLAogCQkJJmdlbTBjbGtfbG9jayk7Ci0JY2xrID0gY2xrX3JlZ2lzdGVyX2RpdmlkZXIo TlVMTCwgImdlbTBfZGl2MCIsICJnZW0wX211eCIsIDAsCisJY2xrX3JlZ2lzdGVyX2RpdmlkZXIo TlVMTCwgImdlbTBfZGl2MCIsICJnZW0wX211eCIsIDAsCiAJCQlTTENSX0dFTTBfQ0xLX0NUUkws IDgsIDYsIENMS19ESVZJREVSX09ORV9CQVNFRCB8CiAJCQlDTEtfRElWSURFUl9BTExPV19aRVJP LCAmZ2VtMGNsa19sb2NrKTsKLQljbGsgPSBjbGtfcmVnaXN0ZXJfZGl2aWRlcihOVUxMLCAiZ2Vt MF9kaXYxIiwgImdlbTBfZGl2MCIsCisJY2xrX3JlZ2lzdGVyX2RpdmlkZXIoTlVMTCwgImdlbTBf ZGl2MSIsICJnZW0wX2RpdjAiLAogCQkJQ0xLX1NFVF9SQVRFX1BBUkVOVCwgU0xDUl9HRU0wX0NM S19DVFJMLCAyMCwgNiwKIAkJCUNMS19ESVZJREVSX09ORV9CQVNFRCB8IENMS19ESVZJREVSX0FM TE9XX1pFUk8sCiAJCQkmZ2VtMGNsa19sb2NrKTsKLQljbGsgPSBjbGtfcmVnaXN0ZXJfbXV4KE5V TEwsICJnZW0wX2VtaW9fbXV4IiwgZ2VtMF9tdXhfcGFyZW50cywgMiwKKwljbGtfcmVnaXN0ZXJf bXV4KE5VTEwsICJnZW0wX2VtaW9fbXV4IiwgZ2VtMF9tdXhfcGFyZW50cywgMiwKIAkJCUNMS19T RVRfUkFURV9QQVJFTlQgfCBDTEtfU0VUX1JBVEVfTk9fUkVQQVJFTlQsCiAJCQlTTENSX0dFTTBf Q0xLX0NUUkwsIDYsIDEsIDAsCiAJCQkmZ2VtMGNsa19sb2NrKTsKQEAgLTQxMCwxNyArNDA3LDE3 IEBAIHN0YXRpYyB2b2lkIF9faW5pdCB6eW5xX2Nsa19zZXR1cChzdHJ1Y3QgZGV2aWNlX25vZGUg Km5wKQogCQkJZ2VtMV9tdXhfcGFyZW50c1tpICsgMV0gPSBvZl9jbGtfZ2V0X3BhcmVudF9uYW1l KG5wLAogCQkJCQlpZHgpOwogCX0KLQljbGsgPSBjbGtfcmVnaXN0ZXJfbXV4KE5VTEwsICJnZW0x X211eCIsIHBlcmlwaF9wYXJlbnRzLCA0LAorCWNsa19yZWdpc3Rlcl9tdXgoTlVMTCwgImdlbTFf bXV4IiwgcGVyaXBoX3BhcmVudHMsIDQsCiAJCQlDTEtfU0VUX1JBVEVfTk9fUkVQQVJFTlQsIFNM Q1JfR0VNMV9DTEtfQ1RSTCwgNCwgMiwgMCwKIAkJCSZnZW0xY2xrX2xvY2spOwotCWNsayA9IGNs a19yZWdpc3Rlcl9kaXZpZGVyKE5VTEwsICJnZW0xX2RpdjAiLCAiZ2VtMV9tdXgiLCAwLAorCWNs a19yZWdpc3Rlcl9kaXZpZGVyKE5VTEwsICJnZW0xX2RpdjAiLCAiZ2VtMV9tdXgiLCAwLAogCQkJ U0xDUl9HRU0xX0NMS19DVFJMLCA4LCA2LCBDTEtfRElWSURFUl9PTkVfQkFTRUQgfAogCQkJQ0xL X0RJVklERVJfQUxMT1dfWkVSTywgJmdlbTFjbGtfbG9jayk7Ci0JY2xrID0gY2xrX3JlZ2lzdGVy X2RpdmlkZXIoTlVMTCwgImdlbTFfZGl2MSIsICJnZW0xX2RpdjAiLAorCWNsa19yZWdpc3Rlcl9k aXZpZGVyKE5VTEwsICJnZW0xX2RpdjEiLCAiZ2VtMV9kaXYwIiwKIAkJCUNMS19TRVRfUkFURV9Q QVJFTlQsIFNMQ1JfR0VNMV9DTEtfQ1RSTCwgMjAsIDYsCiAJCQlDTEtfRElWSURFUl9PTkVfQkFT RUQgfCBDTEtfRElWSURFUl9BTExPV19aRVJPLAogCQkJJmdlbTFjbGtfbG9jayk7Ci0JY2xrID0g Y2xrX3JlZ2lzdGVyX211eChOVUxMLCAiZ2VtMV9lbWlvX211eCIsIGdlbTFfbXV4X3BhcmVudHMs IDIsCisJY2xrX3JlZ2lzdGVyX211eChOVUxMLCAiZ2VtMV9lbWlvX211eCIsIGdlbTFfbXV4X3Bh cmVudHMsIDIsCiAJCQlDTEtfU0VUX1JBVEVfUEFSRU5UIHwgQ0xLX1NFVF9SQVRFX05PX1JFUEFS RU5ULAogCQkJU0xDUl9HRU0xX0NMS19DVFJMLCA2LCAxLCAwLAogCQkJJmdlbTFjbGtfbG9jayk7 CkBAIC00NDIsMjcgKzQzOSwyNyBAQCBzdGF0aWMgdm9pZCBfX2luaXQgenlucV9jbGtfc2V0dXAo c3RydWN0IGRldmljZV9ub2RlICpucCkKIAkJCWNhbl9taW9fbXV4X3BhcmVudHNbaV0gPSBkdW1t eV9ubTsKIAl9CiAJa2ZyZWUoY2xrX25hbWUpOwotCWNsayA9IGNsa19yZWdpc3Rlcl9tdXgoTlVM TCwgImNhbl9tdXgiLCBwZXJpcGhfcGFyZW50cywgNCwKKwljbGtfcmVnaXN0ZXJfbXV4KE5VTEws ICJjYW5fbXV4IiwgcGVyaXBoX3BhcmVudHMsIDQsCiAJCQlDTEtfU0VUX1JBVEVfTk9fUkVQQVJF TlQsIFNMQ1JfQ0FOX0NMS19DVFJMLCA0LCAyLCAwLAogCQkJJmNhbmNsa19sb2NrKTsKLQljbGsg PSBjbGtfcmVnaXN0ZXJfZGl2aWRlcihOVUxMLCAiY2FuX2RpdjAiLCAiY2FuX211eCIsIDAsCisJ Y2xrX3JlZ2lzdGVyX2RpdmlkZXIoTlVMTCwgImNhbl9kaXYwIiwgImNhbl9tdXgiLCAwLAogCQkJ U0xDUl9DQU5fQ0xLX0NUUkwsIDgsIDYsIENMS19ESVZJREVSX09ORV9CQVNFRCB8CiAJCQlDTEtf RElWSURFUl9BTExPV19aRVJPLCAmY2FuY2xrX2xvY2spOwotCWNsayA9IGNsa19yZWdpc3Rlcl9k aXZpZGVyKE5VTEwsICJjYW5fZGl2MSIsICJjYW5fZGl2MCIsCisJY2xrX3JlZ2lzdGVyX2Rpdmlk ZXIoTlVMTCwgImNhbl9kaXYxIiwgImNhbl9kaXYwIiwKIAkJCUNMS19TRVRfUkFURV9QQVJFTlQs IFNMQ1JfQ0FOX0NMS19DVFJMLCAyMCwgNiwKIAkJCUNMS19ESVZJREVSX09ORV9CQVNFRCB8IENM S19ESVZJREVSX0FMTE9XX1pFUk8sCiAJCQkmY2FuY2xrX2xvY2spOwotCWNsayA9IGNsa19yZWdp c3Rlcl9nYXRlKE5VTEwsICJjYW4wX2dhdGUiLCAiY2FuX2RpdjEiLAorCWNsa19yZWdpc3Rlcl9n YXRlKE5VTEwsICJjYW4wX2dhdGUiLCAiY2FuX2RpdjEiLAogCQkJQ0xLX1NFVF9SQVRFX1BBUkVO VCwgU0xDUl9DQU5fQ0xLX0NUUkwsIDAsIDAsCiAJCQkmY2FuY2xrX2xvY2spOwotCWNsayA9IGNs a19yZWdpc3Rlcl9nYXRlKE5VTEwsICJjYW4xX2dhdGUiLCAiY2FuX2RpdjEiLAorCWNsa19yZWdp c3Rlcl9nYXRlKE5VTEwsICJjYW4xX2dhdGUiLCAiY2FuX2RpdjEiLAogCQkJQ0xLX1NFVF9SQVRF X1BBUkVOVCwgU0xDUl9DQU5fQ0xLX0NUUkwsIDEsIDAsCiAJCQkmY2FuY2xrX2xvY2spOwotCWNs ayA9IGNsa19yZWdpc3Rlcl9tdXgoTlVMTCwgImNhbjBfbWlvX211eCIsCisJY2xrX3JlZ2lzdGVy X211eChOVUxMLCAiY2FuMF9taW9fbXV4IiwKIAkJCWNhbl9taW9fbXV4X3BhcmVudHMsIDU0LCBD TEtfU0VUX1JBVEVfUEFSRU5UIHwKIAkJCUNMS19TRVRfUkFURV9OT19SRVBBUkVOVCwgU0xDUl9D QU5fTUlPQ0xLX0NUUkwsIDAsIDYsIDAsCiAJCQkmY2FubWlvY2xrX2xvY2spOwotCWNsayA9IGNs a19yZWdpc3Rlcl9tdXgoTlVMTCwgImNhbjFfbWlvX211eCIsCisJY2xrX3JlZ2lzdGVyX211eChO VUxMLCAiY2FuMV9taW9fbXV4IiwKIAkJCWNhbl9taW9fbXV4X3BhcmVudHMsIDU0LCBDTEtfU0VU X1JBVEVfUEFSRU5UIHwKIAkJCUNMS19TRVRfUkFURV9OT19SRVBBUkVOVCwgU0xDUl9DQU5fTUlP Q0xLX0NUUkwsIDE2LCA2LAogCQkJMCwgJmNhbm1pb2Nsa19sb2NrKTsKQEAgLTQ4MiwxMyArNDc5 LDEzIEBAIHN0YXRpYyB2b2lkIF9faW5pdCB6eW5xX2Nsa19zZXR1cChzdHJ1Y3QgZGV2aWNlX25v ZGUgKm5wKQogCQkJZGJnX2VtaW9fbXV4X3BhcmVudHNbaSArIDFdID0gb2ZfY2xrX2dldF9wYXJl bnRfbmFtZShucCwKIAkJCQkJaWR4KTsKIAl9Ci0JY2xrID0gY2xrX3JlZ2lzdGVyX211eChOVUxM LCAiZGJnX211eCIsIHBlcmlwaF9wYXJlbnRzLCA0LAorCWNsa19yZWdpc3Rlcl9tdXgoTlVMTCwg ImRiZ19tdXgiLCBwZXJpcGhfcGFyZW50cywgNCwKIAkJCUNMS19TRVRfUkFURV9OT19SRVBBUkVO VCwgU0xDUl9EQkdfQ0xLX0NUUkwsIDQsIDIsIDAsCiAJCQkmZGJnY2xrX2xvY2spOwotCWNsayA9 IGNsa19yZWdpc3Rlcl9kaXZpZGVyKE5VTEwsICJkYmdfZGl2IiwgImRiZ19tdXgiLCAwLAorCWNs a19yZWdpc3Rlcl9kaXZpZGVyKE5VTEwsICJkYmdfZGl2IiwgImRiZ19tdXgiLCAwLAogCQkJU0xD Ul9EQkdfQ0xLX0NUUkwsIDgsIDYsIENMS19ESVZJREVSX09ORV9CQVNFRCB8CiAJCQlDTEtfRElW SURFUl9BTExPV19aRVJPLCAmZGJnY2xrX2xvY2spOwotCWNsayA9IGNsa19yZWdpc3Rlcl9tdXgo TlVMTCwgImRiZ19lbWlvX211eCIsIGRiZ19lbWlvX211eF9wYXJlbnRzLCAyLAorCWNsa19yZWdp c3Rlcl9tdXgoTlVMTCwgImRiZ19lbWlvX211eCIsIGRiZ19lbWlvX211eF9wYXJlbnRzLCAyLAog CQkJQ0xLX1NFVF9SQVRFX05PX1JFUEFSRU5ULCBTTENSX0RCR19DTEtfQ1RSTCwgNiwgMSwgMCwK IAkJCSZkYmdjbGtfbG9jayk7CiAJY2xrc1tkYmdfdHJjXSA9IGNsa19yZWdpc3Rlcl9nYXRlKE5V TEwsIGNsa19vdXRwdXRfbmFtZVtkYmdfdHJjXSwKLS0gCjIuMjUuMQoKCl9fX19fX19fX19fX19f X19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fCmxpbnV4LWFybS1rZXJuZWwgbWFpbGlu ZyBsaXN0CmxpbnV4LWFybS1rZXJuZWxAbGlzdHMuaW5mcmFkZWFkLm9yZwpodHRwOi8vbGlzdHMu aW5mcmFkZWFkLm9yZy9tYWlsbWFuL2xpc3RpbmZvL2xpbnV4LWFybS1rZXJuZWwK