* [PATCH] irqchip/gic-v3: Fix typos in PMR/RPR SCR_EL3.FIQ handling explanation
@ 2021-01-21 18:22 Lorenzo Pieralisi
2021-01-21 20:34 ` Marc Zyngier
0 siblings, 1 reply; 2+ messages in thread
From: Lorenzo Pieralisi @ 2021-01-21 18:22 UTC (permalink / raw)
To: linux-arm-kernel; +Cc: Marc Zyngier
The GICv3 driver explanation related to PMR/RPR and SCR_EL3.FIQ
secure/non-secure priority handling contains a couple of typos.
Fix them.
Signed-off-by: Lorenzo Pieralisi <lorenzo.pieralisi@arm.com>
Cc: Marc Zyngier <maz@kernel.org>
---
drivers/irqchip/irq-gic-v3.c | 4 ++--
1 file changed, 2 insertions(+), 2 deletions(-)
diff --git a/drivers/irqchip/irq-gic-v3.c b/drivers/irqchip/irq-gic-v3.c
index 3fc65375cbe0..eb0ee356a629 100644
--- a/drivers/irqchip/irq-gic-v3.c
+++ b/drivers/irqchip/irq-gic-v3.c
@@ -75,10 +75,10 @@ static DEFINE_STATIC_KEY_TRUE(supports_deactivate_key);
* are presented to the GIC CPUIF as follow:
* (GIC_(R)DIST_PRI[irq] >> 1) | 0x80;
*
- * If SCR_EL3.FIQ == 1, the values writen to/read from PMR and RPR at non-secure
+ * If SCR_EL3.FIQ == 1, the values written to/read from PMR and RPR at non-secure
* EL1 are subject to a similar operation thus matching the priorities presented
* from the (re)distributor when security is enabled. When SCR_EL3.FIQ == 0,
- * these values are unchanched by the GIC.
+ * these values are unchanged by the GIC.
*
* see GICv3/GICv4 Architecture Specification (IHI0069D):
* - section 4.8.1 Non-secure accesses to register fields for Secure interrupt
--
2.29.1
_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
^ permalink raw reply related [flat|nested] 2+ messages in thread
* Re: [PATCH] irqchip/gic-v3: Fix typos in PMR/RPR SCR_EL3.FIQ handling explanation
2021-01-21 18:22 [PATCH] irqchip/gic-v3: Fix typos in PMR/RPR SCR_EL3.FIQ handling explanation Lorenzo Pieralisi
@ 2021-01-21 20:34 ` Marc Zyngier
0 siblings, 0 replies; 2+ messages in thread
From: Marc Zyngier @ 2021-01-21 20:34 UTC (permalink / raw)
To: Lorenzo Pieralisi, linux-arm-kernel
On Thu, 21 Jan 2021 18:22:52 +0000, Lorenzo Pieralisi wrote:
> The GICv3 driver explanation related to PMR/RPR and SCR_EL3.FIQ
> secure/non-secure priority handling contains a couple of typos.
>
> Fix them.
Applied to irq/irqchip-5.12, thanks!
[1/1] irqchip/gic-v3: Fix typos in PMR/RPR SCR_EL3.FIQ handling explanation
commit: d40341145a2497cb7a18d72fda53cd2220fe10f3
Cheers,
M.
--
Without deviation from the norm, progress is not possible.
_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
^ permalink raw reply [flat|nested] 2+ messages in thread
end of thread, other threads:[~2021-01-21 20:36 UTC | newest]
Thread overview: 2+ messages (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2021-01-21 18:22 [PATCH] irqchip/gic-v3: Fix typos in PMR/RPR SCR_EL3.FIQ handling explanation Lorenzo Pieralisi
2021-01-21 20:34 ` Marc Zyngier
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.