From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-17.0 required=3.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_CR_TRAILER, INCLUDES_PATCH,MAILING_LIST_MULTI,MIME_BASE64_TEXT,SPF_HELO_NONE,SPF_PASS, UNPARSEABLE_RELAY,URIBL_BLOCKED,USER_AGENT_GIT autolearn=unavailable autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id CC721C43332 for ; Wed, 3 Feb 2021 10:28:23 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by mail.kernel.org (Postfix) with ESMTP id 93EBE64DF2 for ; Wed, 3 Feb 2021 10:28:23 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S233905AbhBCK2M (ORCPT ); Wed, 3 Feb 2021 05:28:12 -0500 Received: from Mailgw01.mediatek.com ([1.203.163.78]:54928 "EHLO mailgw01.mediatek.com" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S233773AbhBCK1h (ORCPT ); Wed, 3 Feb 2021 05:27:37 -0500 X-UUID: 95a42418049a4c368d6b7d0d801cb796-20210203 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=Content-Transfer-Encoding:Content-Type:MIME-Version:References:In-Reply-To:Message-ID:Date:Subject:CC:To:From; bh=P6HkMNngDEu0ovs7YYGRzlSjmF2Z+miarHYHEVeGcuA=; b=ErSpRwkk+90JI1AWve2UDGzcNiTEgSoRy2Y/nXKWSZOXx8qVBTdkqivOAAAOdTptYj1zqUQc6x7bEVHUdwIq7kMYB/Doqcuh1MBKFP/a0N7mmCZ+OGRGAL7ogkcCrSH/SDjcVTZ5HI6FDnW8s5VjsvmyLuD46Qb2lUikXu8zIlQ=; X-UUID: 95a42418049a4c368d6b7d0d801cb796-20210203 Received: from mtkcas35.mediatek.inc [(172.27.4.253)] by mailgw01.mediatek.com (envelope-from ) (mailgw01.mediatek.com ESMTP with TLSv1.2 ECDHE-RSA-AES256-SHA384 256/256) with ESMTP id 1134430158; Wed, 03 Feb 2021 18:26:51 +0800 Received: from mtkcas10.mediatek.inc (172.21.101.39) by MTKMBS31N2.mediatek.inc (172.27.4.87) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Wed, 3 Feb 2021 18:26:47 +0800 Received: from mtkslt301.mediatek.inc (10.21.14.114) by mtkcas10.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1497.2 via Frontend Transport; Wed, 3 Feb 2021 18:26:47 +0800 From: Chunfeng Yun To: Rob Herring , Matthias Brugger , Mathias Nyman CC: Greg Kroah-Hartman , , , , , , Ikjoon Jang , Nicolas Boichat , Chunfeng Yun Subject: [RFC PATCH v2 3/3] arm64: dts: mt8195: add USB related nodes Date: Wed, 3 Feb 2021 18:26:42 +0800 Message-ID: <20210203102642.7353-3-chunfeng.yun@mediatek.com> X-Mailer: git-send-email 2.18.0 In-Reply-To: <20210203102642.7353-1-chunfeng.yun@mediatek.com> References: <20210203102642.7353-1-chunfeng.yun@mediatek.com> MIME-Version: 1.0 Content-Type: text/plain X-TM-SNTS-SMTP: 4801882163939865DB0AE9CB9384AE084FE94C5432E8984B4432855FD9A416BB2000:8 X-MTK: N Content-Transfer-Encoding: base64 Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org QWRkIFVTQiBub2RlcywgUEhZIG5vZGVzIGFuZCBzb21lIGZpeGVkIHJlZ3VsYXRvciBub2Rlcy4N CldlIHByZWZlciB0byB1c2UgbXQ4MTkyJ3MgY29tcGF0aWJsZSBmb3IgdGhlIGZpcnN0IFVTQiBj b250cm9sbGVyDQoocG9ydDApLCB0aGVyZSBpcyBubyB3cm9uZyB3aXRoIHRoZSBTT0YvSVRQIGlu dGVydmFsOyBidXQgZm9yIG90aGVyDQpjb250cm9sbGVycyAocG9ydDF+cG9ydDMpIHNob3VsZCB1 c2UgbXQ4MTk1J3Mgb25lIGR1ZSB0byB0aGUgd3JvbmcNCmRlZmF1bHQgc2V0dGluZyBvZiBTT0Yv SVRQIGludGVydmFsIHdoaWNoIHNob3VsZCBiZSBjYWxjdWxhdGVkIGZyb20NCjQ4TSwgYnV0IG5v dCAyNE0gYnkgZGVmYXVsdC4NCg0KU2lnbmVkLW9mZi1ieTogQ2h1bmZlbmcgWXVuIDxjaHVuZmVu Zy55dW5AbWVkaWF0ZWsuY29tPg0KLS0tDQp2Mjogbm8gY2hhbmdlcw0KLS0tDQogYXJjaC9hcm02 NC9ib290L2R0cy9tZWRpYXRlay9tdDgxOTUtZXZiLmR0cyB8ICA3MCArKysrKysrKysNCiBhcmNo L2FybTY0L2Jvb3QvZHRzL21lZGlhdGVrL210ODE5NS5kdHNpICAgIHwgMTYzICsrKysrKysrKysr KysrKysrKysrDQogMiBmaWxlcyBjaGFuZ2VkLCAyMzMgaW5zZXJ0aW9ucygrKQ0KDQpkaWZmIC0t Z2l0IGEvYXJjaC9hcm02NC9ib290L2R0cy9tZWRpYXRlay9tdDgxOTUtZXZiLmR0cyBiL2FyY2gv YXJtNjQvYm9vdC9kdHMvbWVkaWF0ZWsvbXQ4MTk1LWV2Yi5kdHMNCmluZGV4IDcyNjQyMzJiYjdl OS4uYTYwNjgyNzUyZTE5IDEwMDY0NA0KLS0tIGEvYXJjaC9hcm02NC9ib290L2R0cy9tZWRpYXRl ay9tdDgxOTUtZXZiLmR0cw0KKysrIGIvYXJjaC9hcm02NC9ib290L2R0cy9tZWRpYXRlay9tdDgx OTUtZXZiLmR0cw0KQEAgLTYsNiArNiw3IEBADQogL2R0cy12MS87DQogI2luY2x1ZGUgIm10ODE5 NS5kdHNpIg0KICNpbmNsdWRlICJtdDYzNTkuZHRzaSINCisjaW5jbHVkZSA8ZHQtYmluZGluZ3Mv Z3Bpby9ncGlvLmg+DQogDQogLyB7DQogCW1vZGVsID0gIk1lZGlhVGVrIE1UODE5NSBldmFsdWF0 aW9uIGJvYXJkIjsNCkBAIC00OSw2ICs1MCwzNiBAQA0KIAkgICAgICAgIGVuYWJsZS1hY3RpdmUt aGlnaDsNCiAJICAgICAgICByZWd1bGF0b3ItYWx3YXlzLW9uOw0KIAl9Ow0KKw0KKwl1c2JfcDBf dmJ1czogcmVndWxhdG9yQDIgew0KKwkJY29tcGF0aWJsZSA9ICJyZWd1bGF0b3ItZml4ZWQiOw0K KwkJZ3BpbyA9IDwmcGlvIDEyOSBHUElPX0FDVElWRV9ISUdIPjsNCisJCXJlZ3VsYXRvci1uYW1l ID0gInZidXMwIjsNCisJCXJlZ3VsYXRvci1taW4tbWljcm92b2x0ID0gPDUwMDAwMDA+Ow0KKwkJ cmVndWxhdG9yLW1heC1taWNyb3ZvbHQgPSA8NTAwMDAwMD47DQorCQllbmFibGUtYWN0aXZlLWhp Z2g7DQorCQlyZWd1bGF0b3ItYWx3YXlzLW9uOw0KKwl9Ow0KKw0KKwl1c2JfcDJfdmJ1czogcmVn dWxhdG9yQDMgew0KKwkJY29tcGF0aWJsZSA9ICJyZWd1bGF0b3ItZml4ZWQiOw0KKwkJZ3BpbyA9 IDwmcGlvIDEzMSBHUElPX0FDVElWRV9ISUdIPjsNCisJCXJlZ3VsYXRvci1uYW1lID0gInZidXMy IjsNCisJCXJlZ3VsYXRvci1taW4tbWljcm92b2x0ID0gPDUwMDAwMDA+Ow0KKwkJcmVndWxhdG9y LW1heC1taWNyb3ZvbHQgPSA8NTAwMDAwMD47DQorCQllbmFibGUtYWN0aXZlLWhpZ2g7DQorCQly ZWd1bGF0b3ItYWx3YXlzLW9uOw0KKwl9Ow0KKw0KKwl1c2JfcDNfdmJ1czogcmVndWxhdG9yQDQg ew0KKwkJY29tcGF0aWJsZSA9ICJyZWd1bGF0b3ItZml4ZWQiOw0KKwkJZ3BpbyA9IDwmcGlvIDUg R1BJT19BQ1RJVkVfSElHSD47DQorCQlyZWd1bGF0b3ItbmFtZSA9ICJ2YnVzMyI7DQorCQlyZWd1 bGF0b3ItbWluLW1pY3Jvdm9sdCA9IDw1MDAwMDAwPjsNCisJCXJlZ3VsYXRvci1tYXgtbWljcm92 b2x0ID0gPDUwMDAwMDA+Ow0KKwkJZW5hYmxlLWFjdGl2ZS1oaWdoOw0KKwkJcmVndWxhdG9yLWFs d2F5cy1vbjsNCisJfTsNCiB9Ow0KIA0KICZwbWljIHsNCkBAIC0xNTYsNiArMTg3LDIyIEBADQog CXN0YXR1cyA9ICJva2F5IjsNCiB9Ow0KIA0KKyZ1M3BoeTAgew0KKwlzdGF0dXM9Im9rYXkiOw0K K307DQorDQorJnUzcGh5MSB7DQorCXN0YXR1cyA9ICJva2F5IjsNCit9Ow0KKw0KKyZ1M3BoeTIg ew0KKwlzdGF0dXM9Im9rYXkiOw0KK307DQorDQorJnUzcGh5MyB7DQorCXN0YXR1cz0ib2theSI7 DQorfTsNCisNCiAmcGlvIHsNCiAJbm9yX3BpbnNfZGVmYXVsdDogbm9yZGVmYXVsdCB7DQogCQlw aW5zMCB7DQpAQCAtMzExLDMgKzM1OCwyNiBAQA0KIAl9Ow0KIH07DQogDQorDQorJnhoY2kwIHsN CisJdnVzYjMzLXN1cHBseSA9IDwmbXQ2MzU5X3Z1c2JfbGRvX3JlZz47DQorCXZidXMtc3VwcGx5 ID0gPCZ1c2JfcDBfdmJ1cz47DQorCXN0YXR1cyA9ICJva2F5IjsNCit9Ow0KKw0KKyZ4aGNpMSB7 DQorCXZ1c2IzMy1zdXBwbHkgPSA8Jm10NjM1OV92dXNiX2xkb19yZWc+Ow0KKwlzdGF0dXMgPSAi b2theSI7DQorfTsNCisNCismeGhjaTIgew0KKwl2dXNiMzMtc3VwcGx5ID0gPCZtdDYzNTlfdnVz Yl9sZG9fcmVnPjsNCisJdmJ1cy1zdXBwbHkgPSA8JnVzYl9wMl92YnVzPjsNCisJc3RhdHVzID0g Im9rYXkiOw0KK307DQorDQorJnhoY2kzIHsNCisJdnVzYjMzLXN1cHBseSA9IDwmbXQ2MzU5X3Z1 c2JfbGRvX3JlZz47DQorCXZidXMtc3VwcGx5ID0gPCZ1c2JfcDNfdmJ1cz47DQorCXN0YXR1cyA9 ICJva2F5IjsNCit9Ow0KZGlmZiAtLWdpdCBhL2FyY2gvYXJtNjQvYm9vdC9kdHMvbWVkaWF0ZWsv bXQ4MTk1LmR0c2kgYi9hcmNoL2FybTY0L2Jvb3QvZHRzL21lZGlhdGVrL210ODE5NS5kdHNpDQpp bmRleCBjY2I5ZDI0YjFjMWUuLjYwYzc1YjIzY2YwMyAxMDA2NDQNCi0tLSBhL2FyY2gvYXJtNjQv Ym9vdC9kdHMvbWVkaWF0ZWsvbXQ4MTk1LmR0c2kNCisrKyBiL2FyY2gvYXJtNjQvYm9vdC9kdHMv bWVkaWF0ZWsvbXQ4MTk1LmR0c2kNCkBAIC05LDYgKzksNyBAQA0KICNpbmNsdWRlIDxkdC1iaW5k aW5ncy9pbnRlcnJ1cHQtY29udHJvbGxlci9hcm0tZ2ljLmg+DQogI2luY2x1ZGUgPGR0LWJpbmRp bmdzL2ludGVycnVwdC1jb250cm9sbGVyL2lycS5oPg0KICNpbmNsdWRlIDxkdC1iaW5kaW5ncy9t ZW1vcnkvbXQ4MTk1LW1lbW9yeS1wb3J0Lmg+DQorI2luY2x1ZGUgPGR0LWJpbmRpbmdzL3BoeS9w aHkuaD4NCiAjaW5jbHVkZSA8ZHQtYmluZGluZ3MvcGluY3RybC9tdDgxOTUtcGluZnVuYy5oPg0K ICNpbmNsdWRlIDxkdC1iaW5kaW5ncy9wb3dlci9tdDgxOTUtcG93ZXIuaD4NCiAjaW5jbHVkZSA8 ZHQtYmluZGluZ3MvcmVzZXQvdGktc3lzY29uLmg+DQpAQCAtOTE0LDYgKzkxNSw4MyBAQA0KIAkJ CXN0YXR1cyA9ICJkaXNhYmxlZCI7DQogCQl9Ow0KIA0KKwkJeGhjaTA6IHVzYkAxMTIwMDAwMCB7 DQorCQkJY29tcGF0aWJsZSA9ICJtZWRpYXRlayxtdDgxOTIteGhjaSIsDQorCQkJCSAgICAgIm1l ZGlhdGVrLG10ay14aGNpIjsNCisJCQlyZWcgPSA8MCAweDExMjAwMDAwIDAgMHgxMDAwPiwNCisJ CQkgICAgICA8MCAweDExMjAzZTAwIDAgMHgwMTAwPjsNCisJCQlyZWctbmFtZXMgPSAibWFjIiwg ImlwcGMiOw0KKwkJCWludGVycnVwdHMgPSA8R0lDX1NQSSAxMjkgSVJRX1RZUEVfTEVWRUxfSElH SCAwPjsNCisJCQlwaHlzID0gPCZ1MnBvcnQwIFBIWV9UWVBFX1VTQjI+LA0KKwkJCSAgICAgICA8 JnUzcG9ydDAgUEhZX1RZUEVfVVNCMz47DQorCQkJYXNzaWduZWQtY2xvY2tzID0gPCZ0b3Bja2dl biBDTEtfVE9QX1VTQl9TRUw+LA0KKwkJCQkJICA8JnRvcGNrZ2VuIENMS19UT1BfU1NVU0JfWEhD SV9TRUw+Ow0KKwkJCWFzc2lnbmVkLWNsb2NrLXBhcmVudHMgPSA8JnRvcGNrZ2VuIENMS19UT1Bf VU5JVlBMTF9ENV9END4sDQorCQkJCQkJIDwmdG9wY2tnZW4gQ0xLX1RPUF9VTklWUExMX0Q1X0Q0 PjsNCisJCQljbG9ja3MgPSA8JmluZnJhY2ZnX2FvIENMS19JTkZSQV9BT19TU1VTQj4sDQorCQkJ CSA8JmluZnJhY2ZnX2FvIENMS19JTkZSQV9BT19TU1VTQl9YSENJPiwNCisJCQkJIDwmdG9wY2tn ZW4gQ0xLX1RPUF9TU1VTQl9SRUY+Ow0KKwkJCWNsb2NrLW5hbWVzID0gInN5c19jayIsICJ4aGNp X2NrIiwgInJlZl9jayI7DQorCQkJc3RhdHVzID0gImRpc2FibGVkIjsNCisJCX07DQorDQorCQl4 aGNpMTogdXNiQDExMjkwMDAwIHsNCisJCQljb21wYXRpYmxlID0gIm1lZGlhdGVrLG10ODE5NS14 aGNpIiwNCisJCQkJICAgICAibWVkaWF0ZWssbXRrLXhoY2kiOw0KKwkJCXJlZyA9IDwwIDB4MTEy OTAwMDAgMCAweDEwMDA+LA0KKwkJCSAgICAgIDwwIDB4MTEyOTNlMDAgMCAweDAxMDA+Ow0KKwkJ CXJlZy1uYW1lcyA9ICJtYWMiLCAiaXBwYyI7DQorCQkJaW50ZXJydXB0cyA9IDxHSUNfU1BJIDUz MCBJUlFfVFlQRV9MRVZFTF9ISUdIIDA+Ow0KKwkJCXBoeXMgPSA8JnUycG9ydDEgUEhZX1RZUEVf VVNCMj47DQorCQkJYXNzaWduZWQtY2xvY2tzID0gPCZ0b3Bja2dlbiBDTEtfVE9QX1VTQl8xUF9T RUw+LA0KKwkJCQkJICA8JnRvcGNrZ2VuIENMS19UT1BfU1NVU0JfWEhDSV8xUF9TRUw+Ow0KKwkJ CWFzc2lnbmVkLWNsb2NrLXBhcmVudHMgPSA8JnRvcGNrZ2VuIENMS19UT1BfVU5JVlBMTF9ENV9E ND4sDQorCQkJCQkJIDwmdG9wY2tnZW4gQ0xLX1RPUF9VTklWUExMX0Q1X0Q0PjsNCisJCQljbG9j a3MgPSA8JnBlcmljZmdfYW8gQ0xLX1BFUklfQU9fU1NVU0JfMVBfQlVTPiwNCisJCQkJIDwmcGVy aWNmZ19hbyBDTEtfUEVSSV9BT19TU1VTQl8xUF9YSENJPiwNCisJCQkJIDwmdG9wY2tnZW4gQ0xL X1RPUF9TU1VTQl9QMV9SRUY+Ow0KKwkJCWNsb2NrLW5hbWVzID0gInN5c19jayIsICJ4aGNpX2Nr IiwgInJlZl9jayI7DQorCQkJc3RhdHVzID0gImRpc2FibGVkIjsNCisJCX07DQorDQorCQl4aGNp MjogdXNiQDExMmEwMDAwIHsNCisJCQljb21wYXRpYmxlID0gIm1lZGlhdGVrLG10ODE5NS14aGNp IiwNCisJCQkJICAgICAibWVkaWF0ZWssbXRrLXhoY2kiOw0KKwkJCXJlZyA9IDwwIDB4MTEyYTAw MDAgMCAweDEwMDA+LA0KKwkJCSAgICAgIDwwIDB4MTEyYTNlMDAgMCAweDAxMDA+Ow0KKwkJCXJl Zy1uYW1lcyA9ICJtYWMiLCAiaXBwYyI7DQorCQkJaW50ZXJydXB0cyA9IDxHSUNfU1BJIDUzMyBJ UlFfVFlQRV9MRVZFTF9ISUdIIDA+Ow0KKwkJCXBoeXMgPSA8JnUycG9ydDIgUEhZX1RZUEVfVVNC Mj47DQorCQkJYXNzaWduZWQtY2xvY2tzID0gPCZ0b3Bja2dlbiBDTEtfVE9QX1VTQl8yUF9TRUw+ LA0KKwkJCQkJICA8JnRvcGNrZ2VuIENMS19UT1BfU1NVU0JfWEhDSV8yUF9TRUw+Ow0KKwkJCWFz c2lnbmVkLWNsb2NrLXBhcmVudHMgPSA8JnRvcGNrZ2VuIENMS19UT1BfVU5JVlBMTF9ENV9END4s DQorCQkJCQkJIDwmdG9wY2tnZW4gQ0xLX1RPUF9VTklWUExMX0Q1X0Q0PjsNCisJCQljbG9ja3Mg PSA8JnBlcmljZmdfYW8gQ0xLX1BFUklfQU9fU1NVU0JfMlBfQlVTPiwNCisJCQkJIDwmcGVyaWNm Z19hbyBDTEtfUEVSSV9BT19TU1VTQl8yUF9YSENJPiwNCisJCQkJIDwmdG9wY2tnZW4gQ0xLX1RP UF9TU1VTQl9QMl9SRUY+Ow0KKwkJCWNsb2NrLW5hbWVzID0gInN5c19jayIsICJ4aGNpX2NrIiwg InJlZl9jayI7DQorCQkJc3RhdHVzID0gImRpc2FibGVkIjsNCisJCX07DQorDQorCQl4aGNpMzog dXNiQDExMmIwMDAwIHsNCisJCQljb21wYXRpYmxlID0gIm1lZGlhdGVrLG10ODE5NS14aGNpIiwN CisJCQkJICAgICAibWVkaWF0ZWssbXRrLXhoY2kiOw0KKwkJCXJlZyA9IDwwIDB4MTEyYjAwMDAg MCAweDEwMDA+LA0KKwkJCSAgICAgIDwwIDB4MTEyYjNlMDAgMCAweDAxMDA+Ow0KKwkJCXJlZy1u YW1lcyA9ICJtYWMiLCAiaXBwYyI7DQorCQkJaW50ZXJydXB0cyA9IDxHSUNfU1BJIDUzNiBJUlFf VFlQRV9MRVZFTF9ISUdIIDA+Ow0KKwkJCXBoeXMgPSA8JnUycG9ydDMgUEhZX1RZUEVfVVNCMj47 DQorCQkJYXNzaWduZWQtY2xvY2tzID0gPCZ0b3Bja2dlbiBDTEtfVE9QX1VTQl8zUF9TRUw+LA0K KwkJCQkJICA8JnRvcGNrZ2VuIENMS19UT1BfU1NVU0JfWEhDSV8zUF9TRUw+Ow0KKwkJCWFzc2ln bmVkLWNsb2NrLXBhcmVudHMgPSA8JnRvcGNrZ2VuIENMS19UT1BfVU5JVlBMTF9ENV9END4sDQor CQkJCQkJIDwmdG9wY2tnZW4gQ0xLX1RPUF9VTklWUExMX0Q1X0Q0PjsNCisJCQljbG9ja3MgPSA8 JnBlcmljZmdfYW8gQ0xLX1BFUklfQU9fU1NVU0JfM1BfQlVTPiwNCisJCQkJIDwmcGVyaWNmZ19h byBDTEtfUEVSSV9BT19TU1VTQl8zUF9YSENJPiwNCisJCQkJIDwmdG9wY2tnZW4gQ0xLX1RPUF9T U1VTQl9QM19SRUY+Ow0KKwkJCWNsb2NrLW5hbWVzID0gInN5c19jayIsICJ4aGNpX2NrIiwgInJl Zl9jayI7DQorCQkJc3RhdHVzID0gImRpc2FibGVkIjsNCisJCX07DQorDQogCQlwY2llMDogcGNp ZUAxMTJmMDAwMCB7DQogCQkJZGV2aWNlX3R5cGUgPSAicGNpIjsNCiAJCQljb21wYXRpYmxlID0g Im1lZGlhdGVrLG10ODE5NS1wY2llIjsNCkBAIC05OTgsNiArMTA3Niw0MCBAQA0KIAkJCXN0YXR1 cyA9ICJkaXNhYmxlZCI7DQogCQl9Ow0KIA0KKwkJdTNwaHkyOiB1c2ItcGh5MkAxMWM0MDAwMCB7 DQorCQkJY29tcGF0aWJsZSA9ICJtZWRpYXRlayxtdDgxOTUtdHBoeSIsDQorCQkJCSAgICAgIm1l ZGlhdGVrLGdlbmVyaWMtdHBoeS12MiI7DQorCQkJI2FkZHJlc3MtY2VsbHMgPSA8MT47DQorCQkJ I3NpemUtY2VsbHMgPSA8MT47DQorCQkJcmFuZ2VzID0gPDAgMCAweDExYzQwMDAwIDB4NzAwPjsN CisJCQlzdGF0dXMgPSAiZGlzYWJsZWQiOw0KKw0KKwkJCXUycG9ydDI6IHVzYjItcGh5MkAwIHsN CisJCQkJcmVnID0gPDAgMHg3MDA+Ow0KKwkJCQljbG9ja3MgPSA8JnRvcGNrZ2VuIENMS19UT1Bf U1NVU0JfUEhZX1AyX1JFRj47DQorCQkJCWNsb2NrLW5hbWVzID0gInJlZiI7DQorCQkJCSNwaHkt Y2VsbHMgPSA8MT47DQorCQkJCXN0YXR1cyA9ICJkaXNhYmxlZCI7DQorCQkJfTsNCisJCX07DQor DQorCQl1M3BoeTM6IHVzYi1waHkzQDExYzUwMDAwIHsNCisJCQljb21wYXRpYmxlID0gIm1lZGlh dGVrLG10ODE5NS10cGh5IiwNCisJCQkJICAgICAibWVkaWF0ZWssZ2VuZXJpYy10cGh5LXYyIjsN CisJCQkjYWRkcmVzcy1jZWxscyA9IDwxPjsNCisJCQkjc2l6ZS1jZWxscyA9IDwxPjsNCisJCQly YW5nZXMgPSA8MCAwIDB4MTFjNTAwMDAgMHg3MDA+Ow0KKwkJCXN0YXR1cyA9ICJkaXNhYmxlZCI7 DQorDQorCQkJdTJwb3J0MzogdXNiMi1waHkzQDAgew0KKwkJCQlyZWcgPSA8MCAweDcwMD47DQor CQkJCWNsb2NrcyA9IDwmdG9wY2tnZW4gQ0xLX1RPUF9TU1VTQl9QSFlfUDNfUkVGPjsNCisJCQkJ Y2xvY2stbmFtZXMgPSAicmVmIjsNCisJCQkJI3BoeS1jZWxscyA9IDwxPjsNCisJCQkJc3RhdHVz ID0gIm9rYXkiOw0KKwkJCX07DQorCQl9Ow0KKw0KIAkJaTJjNTogaTJjNUAxMWQwMDAwMCB7DQog CQkJY29tcGF0aWJsZSA9ICJtZWRpYXRlayxtdDgxOTUtaTJjIiwNCiAJCQkJIm1lZGlhdGVrLG10 ODE5Mi1pMmMiOw0KQEAgLTExMzgsNiArMTI1MCw1NyBAQA0KIAkJCSNjbG9jay1jZWxscyA9IDwx PjsNCiAJCX07DQogDQorCQl1M3BoeTE6IHVzYi1waHkxQDExZTMwMDAwIHsNCisJCQljb21wYXRp YmxlID0gIm1lZGlhdGVrLG10ODE5NS10cGh5IiwNCisJCQkJICAgICAibWVkaWF0ZWssZ2VuZXJp Yy10cGh5LXYyIjsNCisJCQlwb3dlci1kb21haW5zID0gPCZzcG0gTVQ4MTk1X1BPV0VSX0RPTUFJ Tl9TU1VTQl9QQ0lFX1BIWT47DQorCQkJI2FkZHJlc3MtY2VsbHMgPSA8MT47DQorCQkJI3NpemUt Y2VsbHMgPSA8MT47DQorCQkJcmFuZ2VzID0gPDAgMCAweDExZTMwMDAwIDB4MTAwMD47DQorCQkJ c3RhdHVzID0gImRpc2FibGVkIjsNCisNCisJCQl1MnBvcnQxOiB1c2IyLXBoeTFAMCB7DQorCQkJ CXJlZyA9IDwwIDB4NzAwPjsNCisJCQkJY2xvY2tzID0gPCZ0b3Bja2dlbiBDTEtfVE9QX1NTVVNC X1BIWV9QMV9SRUY+Ow0KKwkJCQljbG9jay1uYW1lcyA9ICJyZWYiOw0KKwkJCQkjcGh5LWNlbGxz ID0gPDE+Ow0KKwkJCQlzdGF0dXMgPSAib2theSI7DQorCQkJfTsNCisNCisJCQl1M3BvcnQxOiB1 c2IzLXBoeTFANzAwIHsNCisJCQkJcmVnID0gPDB4NzAwIDB4OTAwPjsNCisJCQkJY2xvY2tzID0g PCZhcG1peGVkc3lzIENMS19BUE1JWEVEX1BMTF9TU1VTQjI2TT47DQorCQkJCWNsb2NrLW5hbWVz ID0gInJlZiI7DQorCQkJCSNwaHktY2VsbHMgPSA8MT47DQorCQkJCXN0YXR1cyA9ICJva2F5IjsN CisJCQl9Ow0KKwkJfTsNCisNCisJCXUzcGh5MDogdXNiLXBoeTBAMTFlNDAwMDAgew0KKwkJCWNv bXBhdGlibGUgPSAibWVkaWF0ZWssbXQ4MTk1LXRwaHkiLA0KKwkJCQkgICAgICJtZWRpYXRlayxn ZW5lcmljLXRwaHktdjIiOw0KKwkJCSNhZGRyZXNzLWNlbGxzID0gPDE+Ow0KKwkJCSNzaXplLWNl bGxzID0gPDE+Ow0KKwkJCXJhbmdlcyA9IDwwIDAgMHgxMWU0MDAwMCAweDEwMDA+Ow0KKwkJCXN0 YXR1cyA9ICJkaXNhYmxlZCI7DQorDQorCQkJdTJwb3J0MDogdXNiMi1waHkwQDAgew0KKwkJCQly ZWcgPSA8MHgwIDB4NzAwPjsNCisJCQkJY2xvY2tzID0gPCZ0b3Bja2dlbiBDTEtfVE9QX1NTVVNC X1BIWV9SRUY+Ow0KKwkJCQljbG9jay1uYW1lcyA9ICJyZWYiOw0KKwkJCQkjcGh5LWNlbGxzID0g PDE+Ow0KKwkJCQlzdGF0dXMgPSAib2theSI7DQorCQkJfTsNCisNCisJCQl1M3BvcnQwOiB1c2Iz LXBoeTBANzAwIHsNCisJCQkJcmVnID0gPDB4NzAwIDAgMHg5MDA+Ow0KKwkJCQljbG9ja3MgPSA8 JmFwbWl4ZWRzeXMgQ0xLX0FQTUlYRURfUExMX1NTVVNCMjZNPjsNCisJCQkJY2xvY2stbmFtZXMg PSAicmVmIjsNCisJCQkJI3BoeS1jZWxscyA9IDwxPjsNCisJCQkJc3RhdHVzID0gIm9rYXkiOw0K KwkJCX07DQorCQl9Ow0KKw0KIAkJcGNpZXBoeTogcGh5QDExZTgwMDAwIHsNCiAJCQljb21wYXRp YmxlID0gIm1lZGlhdGVrLG10ODE5NS1wY2llLXBoeSI7DQogCQkJI2FkZHJlc3MtY2VsbHMgPSA8 Mj47DQotLSANCjIuMTguMA0K From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-17.3 required=3.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_CR_TRAILER, INCLUDES_PATCH,MAILING_LIST_MULTI,SPF_HELO_NONE,SPF_PASS,UNPARSEABLE_RELAY, URIBL_BLOCKED,USER_AGENT_GIT autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 85AFFC433E6 for ; Wed, 3 Feb 2021 10:27:19 +0000 (UTC) Received: from merlin.infradead.org (merlin.infradead.org [205.233.59.134]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 1D68A64E38 for ; Wed, 3 Feb 2021 10:27:19 +0000 (UTC) DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org 1D68A64E38 Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=mediatek.com Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-mediatek-bounces+linux-mediatek=archiver.kernel.org@lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=merlin.20170209; h=Sender:Content-Transfer-Encoding: Content-Type:Cc:List-Subscribe:List-Help:List-Post:List-Archive: List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To:Message-ID:Date: Subject:To:From:Reply-To:Content-ID:Content-Description:Resent-Date: Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Owner; bh=egf1fTIW7K/MiChBhQO5ihW0M6GMdd0DQgqk2X4PwIg=; b=sn6BxLU703Q6TB/Tmi3D7sr9J Iy51U/yY7oSLqdvUR0WRC50pLs9OcWwenHWQ2QEaikURKOXMsezjtkePUT8JlQ0Rah+fJf7npoIqL uoWZirzBD19CRjr+GCK+N6NvpkVxAGsoLQYy1VmTemz+rbCvMvWap1HNxQfZLU2czAR4bKohu6I/a A9z60BOs0bZJH2wMcT9mJbgXxWiTCnWtsSzgqsrfRF/WF2DEdMX2/SmND2zsAeYtlSw/G7TL3lE/X KbH8WMP538YjV+BrAVYi3ye0SU20rl9sNlkHkGHxLaJwoEYf5gF2yo2yxn6M3IYRA22Eul4hoYd1i YTA0HQWgA==; Received: from localhost ([::1] helo=merlin.infradead.org) by merlin.infradead.org with esmtp (Exim 4.92.3 #3 (Red Hat Linux)) id 1l7FNN-00034r-OT; Wed, 03 Feb 2021 10:27:09 +0000 Received: from mailgw02.mediatek.com ([216.200.240.185]) by merlin.infradead.org with esmtps (Exim 4.92.3 #3 (Red Hat Linux)) id 1l7FNG-00031U-NM; Wed, 03 Feb 2021 10:27:04 +0000 X-UUID: d8ff6d7ad42a489bafc41bdd0002ec66-20210203 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=Content-Transfer-Encoding:Content-Type:MIME-Version:References:In-Reply-To:Message-ID:Date:Subject:CC:To:From; bh=P6HkMNngDEu0ovs7YYGRzlSjmF2Z+miarHYHEVeGcuA=; b=Brsab88AvSQBNLRK7ImQzZDzRXH7/H0dRUD49bWgdrZCXuUZBNc/Nnh8SLzlqCszb7L+Anwq0ba1sUrDP4BfJuxN8hmucW6mldATVxFrcS2UBXLlU+tS2L7OXZjDlGBJccTmL8HBtJdsDNbCJ+VoKfznLYbyiPyV9VJLA+EFj5g=; X-UUID: d8ff6d7ad42a489bafc41bdd0002ec66-20210203 Received: from mtkcas66.mediatek.inc [(172.29.193.44)] by mailgw02.mediatek.com (envelope-from ) (musrelay.mediatek.com ESMTP with TLSv1.2 ECDHE-RSA-AES256-SHA384 256/256) with ESMTP id 1967388259; Wed, 03 Feb 2021 02:26:53 -0800 Received: from MTKMBS31N2.mediatek.inc (172.27.4.87) by MTKMBS62DR.mediatek.inc (172.29.94.18) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Wed, 3 Feb 2021 02:26:52 -0800 Received: from mtkcas10.mediatek.inc (172.21.101.39) by MTKMBS31N2.mediatek.inc (172.27.4.87) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Wed, 3 Feb 2021 18:26:47 +0800 Received: from mtkslt301.mediatek.inc (10.21.14.114) by mtkcas10.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1497.2 via Frontend Transport; Wed, 3 Feb 2021 18:26:47 +0800 From: Chunfeng Yun To: Rob Herring , Matthias Brugger , Mathias Nyman Subject: [RFC PATCH v2 3/3] arm64: dts: mt8195: add USB related nodes Date: Wed, 3 Feb 2021 18:26:42 +0800 Message-ID: <20210203102642.7353-3-chunfeng.yun@mediatek.com> X-Mailer: git-send-email 2.18.0 In-Reply-To: <20210203102642.7353-1-chunfeng.yun@mediatek.com> References: <20210203102642.7353-1-chunfeng.yun@mediatek.com> MIME-Version: 1.0 X-TM-SNTS-SMTP: 4801882163939865DB0AE9CB9384AE084FE94C5432E8984B4432855FD9A416BB2000:8 X-MTK: N X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20210203_052703_039738_9477F927 X-CRM114-Status: GOOD ( 14.84 ) X-BeenThere: linux-mediatek@lists.infradead.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: devicetree@vger.kernel.org, Nicolas Boichat , Greg Kroah-Hartman , linux-usb@vger.kernel.org, linux-kernel@vger.kernel.org, linux-mediatek@lists.infradead.org, Chunfeng Yun , Ikjoon Jang , linux-arm-kernel@lists.infradead.org Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: "Linux-mediatek" Errors-To: linux-mediatek-bounces+linux-mediatek=archiver.kernel.org@lists.infradead.org Add USB nodes, PHY nodes and some fixed regulator nodes. We prefer to use mt8192's compatible for the first USB controller (port0), there is no wrong with the SOF/ITP interval; but for other controllers (port1~port3) should use mt8195's one due to the wrong default setting of SOF/ITP interval which should be calculated from 48M, but not 24M by default. Signed-off-by: Chunfeng Yun --- v2: no changes --- arch/arm64/boot/dts/mediatek/mt8195-evb.dts | 70 +++++++++ arch/arm64/boot/dts/mediatek/mt8195.dtsi | 163 ++++++++++++++++++++ 2 files changed, 233 insertions(+) diff --git a/arch/arm64/boot/dts/mediatek/mt8195-evb.dts b/arch/arm64/boot/dts/mediatek/mt8195-evb.dts index 7264232bb7e9..a60682752e19 100644 --- a/arch/arm64/boot/dts/mediatek/mt8195-evb.dts +++ b/arch/arm64/boot/dts/mediatek/mt8195-evb.dts @@ -6,6 +6,7 @@ /dts-v1/; #include "mt8195.dtsi" #include "mt6359.dtsi" +#include / { model = "MediaTek MT8195 evaluation board"; @@ -49,6 +50,36 @@ enable-active-high; regulator-always-on; }; + + usb_p0_vbus: regulator@2 { + compatible = "regulator-fixed"; + gpio = <&pio 129 GPIO_ACTIVE_HIGH>; + regulator-name = "vbus0"; + regulator-min-microvolt = <5000000>; + regulator-max-microvolt = <5000000>; + enable-active-high; + regulator-always-on; + }; + + usb_p2_vbus: regulator@3 { + compatible = "regulator-fixed"; + gpio = <&pio 131 GPIO_ACTIVE_HIGH>; + regulator-name = "vbus2"; + regulator-min-microvolt = <5000000>; + regulator-max-microvolt = <5000000>; + enable-active-high; + regulator-always-on; + }; + + usb_p3_vbus: regulator@4 { + compatible = "regulator-fixed"; + gpio = <&pio 5 GPIO_ACTIVE_HIGH>; + regulator-name = "vbus3"; + regulator-min-microvolt = <5000000>; + regulator-max-microvolt = <5000000>; + enable-active-high; + regulator-always-on; + }; }; &pmic { @@ -156,6 +187,22 @@ status = "okay"; }; +&u3phy0 { + status="okay"; +}; + +&u3phy1 { + status = "okay"; +}; + +&u3phy2 { + status="okay"; +}; + +&u3phy3 { + status="okay"; +}; + &pio { nor_pins_default: nordefault { pins0 { @@ -311,3 +358,26 @@ }; }; + +&xhci0 { + vusb33-supply = <&mt6359_vusb_ldo_reg>; + vbus-supply = <&usb_p0_vbus>; + status = "okay"; +}; + +&xhci1 { + vusb33-supply = <&mt6359_vusb_ldo_reg>; + status = "okay"; +}; + +&xhci2 { + vusb33-supply = <&mt6359_vusb_ldo_reg>; + vbus-supply = <&usb_p2_vbus>; + status = "okay"; +}; + +&xhci3 { + vusb33-supply = <&mt6359_vusb_ldo_reg>; + vbus-supply = <&usb_p3_vbus>; + status = "okay"; +}; diff --git a/arch/arm64/boot/dts/mediatek/mt8195.dtsi b/arch/arm64/boot/dts/mediatek/mt8195.dtsi index ccb9d24b1c1e..60c75b23cf03 100644 --- a/arch/arm64/boot/dts/mediatek/mt8195.dtsi +++ b/arch/arm64/boot/dts/mediatek/mt8195.dtsi @@ -9,6 +9,7 @@ #include #include #include +#include #include #include #include @@ -914,6 +915,83 @@ status = "disabled"; }; + xhci0: usb@11200000 { + compatible = "mediatek,mt8192-xhci", + "mediatek,mtk-xhci"; + reg = <0 0x11200000 0 0x1000>, + <0 0x11203e00 0 0x0100>; + reg-names = "mac", "ippc"; + interrupts = ; + phys = <&u2port0 PHY_TYPE_USB2>, + <&u3port0 PHY_TYPE_USB3>; + assigned-clocks = <&topckgen CLK_TOP_USB_SEL>, + <&topckgen CLK_TOP_SSUSB_XHCI_SEL>; + assigned-clock-parents = <&topckgen CLK_TOP_UNIVPLL_D5_D4>, + <&topckgen CLK_TOP_UNIVPLL_D5_D4>; + clocks = <&infracfg_ao CLK_INFRA_AO_SSUSB>, + <&infracfg_ao CLK_INFRA_AO_SSUSB_XHCI>, + <&topckgen CLK_TOP_SSUSB_REF>; + clock-names = "sys_ck", "xhci_ck", "ref_ck"; + status = "disabled"; + }; + + xhci1: usb@11290000 { + compatible = "mediatek,mt8195-xhci", + "mediatek,mtk-xhci"; + reg = <0 0x11290000 0 0x1000>, + <0 0x11293e00 0 0x0100>; + reg-names = "mac", "ippc"; + interrupts = ; + phys = <&u2port1 PHY_TYPE_USB2>; + assigned-clocks = <&topckgen CLK_TOP_USB_1P_SEL>, + <&topckgen CLK_TOP_SSUSB_XHCI_1P_SEL>; + assigned-clock-parents = <&topckgen CLK_TOP_UNIVPLL_D5_D4>, + <&topckgen CLK_TOP_UNIVPLL_D5_D4>; + clocks = <&pericfg_ao CLK_PERI_AO_SSUSB_1P_BUS>, + <&pericfg_ao CLK_PERI_AO_SSUSB_1P_XHCI>, + <&topckgen CLK_TOP_SSUSB_P1_REF>; + clock-names = "sys_ck", "xhci_ck", "ref_ck"; + status = "disabled"; + }; + + xhci2: usb@112a0000 { + compatible = "mediatek,mt8195-xhci", + "mediatek,mtk-xhci"; + reg = <0 0x112a0000 0 0x1000>, + <0 0x112a3e00 0 0x0100>; + reg-names = "mac", "ippc"; + interrupts = ; + phys = <&u2port2 PHY_TYPE_USB2>; + assigned-clocks = <&topckgen CLK_TOP_USB_2P_SEL>, + <&topckgen CLK_TOP_SSUSB_XHCI_2P_SEL>; + assigned-clock-parents = <&topckgen CLK_TOP_UNIVPLL_D5_D4>, + <&topckgen CLK_TOP_UNIVPLL_D5_D4>; + clocks = <&pericfg_ao CLK_PERI_AO_SSUSB_2P_BUS>, + <&pericfg_ao CLK_PERI_AO_SSUSB_2P_XHCI>, + <&topckgen CLK_TOP_SSUSB_P2_REF>; + clock-names = "sys_ck", "xhci_ck", "ref_ck"; + status = "disabled"; + }; + + xhci3: usb@112b0000 { + compatible = "mediatek,mt8195-xhci", + "mediatek,mtk-xhci"; + reg = <0 0x112b0000 0 0x1000>, + <0 0x112b3e00 0 0x0100>; + reg-names = "mac", "ippc"; + interrupts = ; + phys = <&u2port3 PHY_TYPE_USB2>; + assigned-clocks = <&topckgen CLK_TOP_USB_3P_SEL>, + <&topckgen CLK_TOP_SSUSB_XHCI_3P_SEL>; + assigned-clock-parents = <&topckgen CLK_TOP_UNIVPLL_D5_D4>, + <&topckgen CLK_TOP_UNIVPLL_D5_D4>; + clocks = <&pericfg_ao CLK_PERI_AO_SSUSB_3P_BUS>, + <&pericfg_ao CLK_PERI_AO_SSUSB_3P_XHCI>, + <&topckgen CLK_TOP_SSUSB_P3_REF>; + clock-names = "sys_ck", "xhci_ck", "ref_ck"; + status = "disabled"; + }; + pcie0: pcie@112f0000 { device_type = "pci"; compatible = "mediatek,mt8195-pcie"; @@ -998,6 +1076,40 @@ status = "disabled"; }; + u3phy2: usb-phy2@11c40000 { + compatible = "mediatek,mt8195-tphy", + "mediatek,generic-tphy-v2"; + #address-cells = <1>; + #size-cells = <1>; + ranges = <0 0 0x11c40000 0x700>; + status = "disabled"; + + u2port2: usb2-phy2@0 { + reg = <0 0x700>; + clocks = <&topckgen CLK_TOP_SSUSB_PHY_P2_REF>; + clock-names = "ref"; + #phy-cells = <1>; + status = "disabled"; + }; + }; + + u3phy3: usb-phy3@11c50000 { + compatible = "mediatek,mt8195-tphy", + "mediatek,generic-tphy-v2"; + #address-cells = <1>; + #size-cells = <1>; + ranges = <0 0 0x11c50000 0x700>; + status = "disabled"; + + u2port3: usb2-phy3@0 { + reg = <0 0x700>; + clocks = <&topckgen CLK_TOP_SSUSB_PHY_P3_REF>; + clock-names = "ref"; + #phy-cells = <1>; + status = "okay"; + }; + }; + i2c5: i2c5@11d00000 { compatible = "mediatek,mt8195-i2c", "mediatek,mt8192-i2c"; @@ -1138,6 +1250,57 @@ #clock-cells = <1>; }; + u3phy1: usb-phy1@11e30000 { + compatible = "mediatek,mt8195-tphy", + "mediatek,generic-tphy-v2"; + power-domains = <&spm MT8195_POWER_DOMAIN_SSUSB_PCIE_PHY>; + #address-cells = <1>; + #size-cells = <1>; + ranges = <0 0 0x11e30000 0x1000>; + status = "disabled"; + + u2port1: usb2-phy1@0 { + reg = <0 0x700>; + clocks = <&topckgen CLK_TOP_SSUSB_PHY_P1_REF>; + clock-names = "ref"; + #phy-cells = <1>; + status = "okay"; + }; + + u3port1: usb3-phy1@700 { + reg = <0x700 0x900>; + clocks = <&apmixedsys CLK_APMIXED_PLL_SSUSB26M>; + clock-names = "ref"; + #phy-cells = <1>; + status = "okay"; + }; + }; + + u3phy0: usb-phy0@11e40000 { + compatible = "mediatek,mt8195-tphy", + "mediatek,generic-tphy-v2"; + #address-cells = <1>; + #size-cells = <1>; + ranges = <0 0 0x11e40000 0x1000>; + status = "disabled"; + + u2port0: usb2-phy0@0 { + reg = <0x0 0x700>; + clocks = <&topckgen CLK_TOP_SSUSB_PHY_REF>; + clock-names = "ref"; + #phy-cells = <1>; + status = "okay"; + }; + + u3port0: usb3-phy0@700 { + reg = <0x700 0 0x900>; + clocks = <&apmixedsys CLK_APMIXED_PLL_SSUSB26M>; + clock-names = "ref"; + #phy-cells = <1>; + status = "okay"; + }; + }; + pciephy: phy@11e80000 { compatible = "mediatek,mt8195-pcie-phy"; #address-cells = <2>; -- 2.18.0 _______________________________________________ Linux-mediatek mailing list Linux-mediatek@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-mediatek From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-17.3 required=3.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_CR_TRAILER, INCLUDES_PATCH,MAILING_LIST_MULTI,SPF_HELO_NONE,SPF_PASS,UNPARSEABLE_RELAY, URIBL_BLOCKED,USER_AGENT_GIT autolearn=unavailable autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id ACCE5C433E0 for ; Wed, 3 Feb 2021 10:28:22 +0000 (UTC) Received: from merlin.infradead.org (merlin.infradead.org [205.233.59.134]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 201F764DF2 for ; Wed, 3 Feb 2021 10:28:22 +0000 (UTC) DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org 201F764DF2 Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=mediatek.com Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=merlin.20170209; h=Sender:Content-Transfer-Encoding: Content-Type:Cc:List-Subscribe:List-Help:List-Post:List-Archive: List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To:Message-ID:Date: Subject:To:From:Reply-To:Content-ID:Content-Description:Resent-Date: Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Owner; bh=GgzfatGpfWezfwJKJujLLcrpkCBXjGW8iDr+od4oCRY=; b=c4EXCqFI/BLzsrbGEo8QpO3lW q7cTFLjgLq1vK7diKeavuAnallX1wXyk/pHnVKijjFSxMtqZM7pFLpLU3Qn94nlayYBLASB3D0Ft0 jFz6s9Lo+VEXD7/v0n62wdAFyBGUDNl1sasdma4/0xd6LJ3Nq49E+Eaee/uaGuGhfBuUMMeNE8dtc aP8P26e6QWFVn7ccb2IXuz7dJRR8FXaF0UrNviBvQZ05G9/af2Vt3C7gqnAAF18cDsJlO4VJPcEbI cN8yIerIGF+mUBzqPdDIPPx5s/tnWL1yXgQ0EE+m/3UevpyVsqWWkaxsHO4UiNlDZ4UKU4riNNczw ks5fE97FA==; Received: from localhost ([::1] helo=merlin.infradead.org) by merlin.infradead.org with esmtp (Exim 4.92.3 #3 (Red Hat Linux)) id 1l7FNO-000357-KN; Wed, 03 Feb 2021 10:27:10 +0000 Received: from mailgw02.mediatek.com ([216.200.240.185]) by merlin.infradead.org with esmtps (Exim 4.92.3 #3 (Red Hat Linux)) id 1l7FNG-00031U-NM; Wed, 03 Feb 2021 10:27:04 +0000 X-UUID: d8ff6d7ad42a489bafc41bdd0002ec66-20210203 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=Content-Transfer-Encoding:Content-Type:MIME-Version:References:In-Reply-To:Message-ID:Date:Subject:CC:To:From; bh=P6HkMNngDEu0ovs7YYGRzlSjmF2Z+miarHYHEVeGcuA=; b=Brsab88AvSQBNLRK7ImQzZDzRXH7/H0dRUD49bWgdrZCXuUZBNc/Nnh8SLzlqCszb7L+Anwq0ba1sUrDP4BfJuxN8hmucW6mldATVxFrcS2UBXLlU+tS2L7OXZjDlGBJccTmL8HBtJdsDNbCJ+VoKfznLYbyiPyV9VJLA+EFj5g=; X-UUID: d8ff6d7ad42a489bafc41bdd0002ec66-20210203 Received: from mtkcas66.mediatek.inc [(172.29.193.44)] by mailgw02.mediatek.com (envelope-from ) (musrelay.mediatek.com ESMTP with TLSv1.2 ECDHE-RSA-AES256-SHA384 256/256) with ESMTP id 1967388259; Wed, 03 Feb 2021 02:26:53 -0800 Received: from MTKMBS31N2.mediatek.inc (172.27.4.87) by MTKMBS62DR.mediatek.inc (172.29.94.18) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Wed, 3 Feb 2021 02:26:52 -0800 Received: from mtkcas10.mediatek.inc (172.21.101.39) by MTKMBS31N2.mediatek.inc (172.27.4.87) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Wed, 3 Feb 2021 18:26:47 +0800 Received: from mtkslt301.mediatek.inc (10.21.14.114) by mtkcas10.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1497.2 via Frontend Transport; Wed, 3 Feb 2021 18:26:47 +0800 From: Chunfeng Yun To: Rob Herring , Matthias Brugger , Mathias Nyman Subject: [RFC PATCH v2 3/3] arm64: dts: mt8195: add USB related nodes Date: Wed, 3 Feb 2021 18:26:42 +0800 Message-ID: <20210203102642.7353-3-chunfeng.yun@mediatek.com> X-Mailer: git-send-email 2.18.0 In-Reply-To: <20210203102642.7353-1-chunfeng.yun@mediatek.com> References: <20210203102642.7353-1-chunfeng.yun@mediatek.com> MIME-Version: 1.0 X-TM-SNTS-SMTP: 4801882163939865DB0AE9CB9384AE084FE94C5432E8984B4432855FD9A416BB2000:8 X-MTK: N X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20210203_052703_039738_9477F927 X-CRM114-Status: GOOD ( 14.84 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: devicetree@vger.kernel.org, Nicolas Boichat , Greg Kroah-Hartman , linux-usb@vger.kernel.org, linux-kernel@vger.kernel.org, linux-mediatek@lists.infradead.org, Chunfeng Yun , Ikjoon Jang , linux-arm-kernel@lists.infradead.org Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org Add USB nodes, PHY nodes and some fixed regulator nodes. We prefer to use mt8192's compatible for the first USB controller (port0), there is no wrong with the SOF/ITP interval; but for other controllers (port1~port3) should use mt8195's one due to the wrong default setting of SOF/ITP interval which should be calculated from 48M, but not 24M by default. Signed-off-by: Chunfeng Yun --- v2: no changes --- arch/arm64/boot/dts/mediatek/mt8195-evb.dts | 70 +++++++++ arch/arm64/boot/dts/mediatek/mt8195.dtsi | 163 ++++++++++++++++++++ 2 files changed, 233 insertions(+) diff --git a/arch/arm64/boot/dts/mediatek/mt8195-evb.dts b/arch/arm64/boot/dts/mediatek/mt8195-evb.dts index 7264232bb7e9..a60682752e19 100644 --- a/arch/arm64/boot/dts/mediatek/mt8195-evb.dts +++ b/arch/arm64/boot/dts/mediatek/mt8195-evb.dts @@ -6,6 +6,7 @@ /dts-v1/; #include "mt8195.dtsi" #include "mt6359.dtsi" +#include / { model = "MediaTek MT8195 evaluation board"; @@ -49,6 +50,36 @@ enable-active-high; regulator-always-on; }; + + usb_p0_vbus: regulator@2 { + compatible = "regulator-fixed"; + gpio = <&pio 129 GPIO_ACTIVE_HIGH>; + regulator-name = "vbus0"; + regulator-min-microvolt = <5000000>; + regulator-max-microvolt = <5000000>; + enable-active-high; + regulator-always-on; + }; + + usb_p2_vbus: regulator@3 { + compatible = "regulator-fixed"; + gpio = <&pio 131 GPIO_ACTIVE_HIGH>; + regulator-name = "vbus2"; + regulator-min-microvolt = <5000000>; + regulator-max-microvolt = <5000000>; + enable-active-high; + regulator-always-on; + }; + + usb_p3_vbus: regulator@4 { + compatible = "regulator-fixed"; + gpio = <&pio 5 GPIO_ACTIVE_HIGH>; + regulator-name = "vbus3"; + regulator-min-microvolt = <5000000>; + regulator-max-microvolt = <5000000>; + enable-active-high; + regulator-always-on; + }; }; &pmic { @@ -156,6 +187,22 @@ status = "okay"; }; +&u3phy0 { + status="okay"; +}; + +&u3phy1 { + status = "okay"; +}; + +&u3phy2 { + status="okay"; +}; + +&u3phy3 { + status="okay"; +}; + &pio { nor_pins_default: nordefault { pins0 { @@ -311,3 +358,26 @@ }; }; + +&xhci0 { + vusb33-supply = <&mt6359_vusb_ldo_reg>; + vbus-supply = <&usb_p0_vbus>; + status = "okay"; +}; + +&xhci1 { + vusb33-supply = <&mt6359_vusb_ldo_reg>; + status = "okay"; +}; + +&xhci2 { + vusb33-supply = <&mt6359_vusb_ldo_reg>; + vbus-supply = <&usb_p2_vbus>; + status = "okay"; +}; + +&xhci3 { + vusb33-supply = <&mt6359_vusb_ldo_reg>; + vbus-supply = <&usb_p3_vbus>; + status = "okay"; +}; diff --git a/arch/arm64/boot/dts/mediatek/mt8195.dtsi b/arch/arm64/boot/dts/mediatek/mt8195.dtsi index ccb9d24b1c1e..60c75b23cf03 100644 --- a/arch/arm64/boot/dts/mediatek/mt8195.dtsi +++ b/arch/arm64/boot/dts/mediatek/mt8195.dtsi @@ -9,6 +9,7 @@ #include #include #include +#include #include #include #include @@ -914,6 +915,83 @@ status = "disabled"; }; + xhci0: usb@11200000 { + compatible = "mediatek,mt8192-xhci", + "mediatek,mtk-xhci"; + reg = <0 0x11200000 0 0x1000>, + <0 0x11203e00 0 0x0100>; + reg-names = "mac", "ippc"; + interrupts = ; + phys = <&u2port0 PHY_TYPE_USB2>, + <&u3port0 PHY_TYPE_USB3>; + assigned-clocks = <&topckgen CLK_TOP_USB_SEL>, + <&topckgen CLK_TOP_SSUSB_XHCI_SEL>; + assigned-clock-parents = <&topckgen CLK_TOP_UNIVPLL_D5_D4>, + <&topckgen CLK_TOP_UNIVPLL_D5_D4>; + clocks = <&infracfg_ao CLK_INFRA_AO_SSUSB>, + <&infracfg_ao CLK_INFRA_AO_SSUSB_XHCI>, + <&topckgen CLK_TOP_SSUSB_REF>; + clock-names = "sys_ck", "xhci_ck", "ref_ck"; + status = "disabled"; + }; + + xhci1: usb@11290000 { + compatible = "mediatek,mt8195-xhci", + "mediatek,mtk-xhci"; + reg = <0 0x11290000 0 0x1000>, + <0 0x11293e00 0 0x0100>; + reg-names = "mac", "ippc"; + interrupts = ; + phys = <&u2port1 PHY_TYPE_USB2>; + assigned-clocks = <&topckgen CLK_TOP_USB_1P_SEL>, + <&topckgen CLK_TOP_SSUSB_XHCI_1P_SEL>; + assigned-clock-parents = <&topckgen CLK_TOP_UNIVPLL_D5_D4>, + <&topckgen CLK_TOP_UNIVPLL_D5_D4>; + clocks = <&pericfg_ao CLK_PERI_AO_SSUSB_1P_BUS>, + <&pericfg_ao CLK_PERI_AO_SSUSB_1P_XHCI>, + <&topckgen CLK_TOP_SSUSB_P1_REF>; + clock-names = "sys_ck", "xhci_ck", "ref_ck"; + status = "disabled"; + }; + + xhci2: usb@112a0000 { + compatible = "mediatek,mt8195-xhci", + "mediatek,mtk-xhci"; + reg = <0 0x112a0000 0 0x1000>, + <0 0x112a3e00 0 0x0100>; + reg-names = "mac", "ippc"; + interrupts = ; + phys = <&u2port2 PHY_TYPE_USB2>; + assigned-clocks = <&topckgen CLK_TOP_USB_2P_SEL>, + <&topckgen CLK_TOP_SSUSB_XHCI_2P_SEL>; + assigned-clock-parents = <&topckgen CLK_TOP_UNIVPLL_D5_D4>, + <&topckgen CLK_TOP_UNIVPLL_D5_D4>; + clocks = <&pericfg_ao CLK_PERI_AO_SSUSB_2P_BUS>, + <&pericfg_ao CLK_PERI_AO_SSUSB_2P_XHCI>, + <&topckgen CLK_TOP_SSUSB_P2_REF>; + clock-names = "sys_ck", "xhci_ck", "ref_ck"; + status = "disabled"; + }; + + xhci3: usb@112b0000 { + compatible = "mediatek,mt8195-xhci", + "mediatek,mtk-xhci"; + reg = <0 0x112b0000 0 0x1000>, + <0 0x112b3e00 0 0x0100>; + reg-names = "mac", "ippc"; + interrupts = ; + phys = <&u2port3 PHY_TYPE_USB2>; + assigned-clocks = <&topckgen CLK_TOP_USB_3P_SEL>, + <&topckgen CLK_TOP_SSUSB_XHCI_3P_SEL>; + assigned-clock-parents = <&topckgen CLK_TOP_UNIVPLL_D5_D4>, + <&topckgen CLK_TOP_UNIVPLL_D5_D4>; + clocks = <&pericfg_ao CLK_PERI_AO_SSUSB_3P_BUS>, + <&pericfg_ao CLK_PERI_AO_SSUSB_3P_XHCI>, + <&topckgen CLK_TOP_SSUSB_P3_REF>; + clock-names = "sys_ck", "xhci_ck", "ref_ck"; + status = "disabled"; + }; + pcie0: pcie@112f0000 { device_type = "pci"; compatible = "mediatek,mt8195-pcie"; @@ -998,6 +1076,40 @@ status = "disabled"; }; + u3phy2: usb-phy2@11c40000 { + compatible = "mediatek,mt8195-tphy", + "mediatek,generic-tphy-v2"; + #address-cells = <1>; + #size-cells = <1>; + ranges = <0 0 0x11c40000 0x700>; + status = "disabled"; + + u2port2: usb2-phy2@0 { + reg = <0 0x700>; + clocks = <&topckgen CLK_TOP_SSUSB_PHY_P2_REF>; + clock-names = "ref"; + #phy-cells = <1>; + status = "disabled"; + }; + }; + + u3phy3: usb-phy3@11c50000 { + compatible = "mediatek,mt8195-tphy", + "mediatek,generic-tphy-v2"; + #address-cells = <1>; + #size-cells = <1>; + ranges = <0 0 0x11c50000 0x700>; + status = "disabled"; + + u2port3: usb2-phy3@0 { + reg = <0 0x700>; + clocks = <&topckgen CLK_TOP_SSUSB_PHY_P3_REF>; + clock-names = "ref"; + #phy-cells = <1>; + status = "okay"; + }; + }; + i2c5: i2c5@11d00000 { compatible = "mediatek,mt8195-i2c", "mediatek,mt8192-i2c"; @@ -1138,6 +1250,57 @@ #clock-cells = <1>; }; + u3phy1: usb-phy1@11e30000 { + compatible = "mediatek,mt8195-tphy", + "mediatek,generic-tphy-v2"; + power-domains = <&spm MT8195_POWER_DOMAIN_SSUSB_PCIE_PHY>; + #address-cells = <1>; + #size-cells = <1>; + ranges = <0 0 0x11e30000 0x1000>; + status = "disabled"; + + u2port1: usb2-phy1@0 { + reg = <0 0x700>; + clocks = <&topckgen CLK_TOP_SSUSB_PHY_P1_REF>; + clock-names = "ref"; + #phy-cells = <1>; + status = "okay"; + }; + + u3port1: usb3-phy1@700 { + reg = <0x700 0x900>; + clocks = <&apmixedsys CLK_APMIXED_PLL_SSUSB26M>; + clock-names = "ref"; + #phy-cells = <1>; + status = "okay"; + }; + }; + + u3phy0: usb-phy0@11e40000 { + compatible = "mediatek,mt8195-tphy", + "mediatek,generic-tphy-v2"; + #address-cells = <1>; + #size-cells = <1>; + ranges = <0 0 0x11e40000 0x1000>; + status = "disabled"; + + u2port0: usb2-phy0@0 { + reg = <0x0 0x700>; + clocks = <&topckgen CLK_TOP_SSUSB_PHY_REF>; + clock-names = "ref"; + #phy-cells = <1>; + status = "okay"; + }; + + u3port0: usb3-phy0@700 { + reg = <0x700 0 0x900>; + clocks = <&apmixedsys CLK_APMIXED_PLL_SSUSB26M>; + clock-names = "ref"; + #phy-cells = <1>; + status = "okay"; + }; + }; + pciephy: phy@11e80000 { compatible = "mediatek,mt8195-pcie-phy"; #address-cells = <2>; -- 2.18.0 _______________________________________________ linux-arm-kernel mailing list linux-arm-kernel@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-arm-kernel