From: Peter Maydell <peter.maydell@linaro.org>
To: qemu-devel@nongnu.org
Subject: [PULL v3 00/49] target-arm queue
Date: Mon, 8 Mar 2021 11:57:09 +0000 [thread overview]
Message-ID: <20210308115709.8226-1-peter.maydell@linaro.org> (raw)
v3: fix test failure on 32-bit hosts due to new board defaulting to 2GB RAM.
-- PMM
The following changes since commit 9a7beaad3dbba982f7a461d676b55a5c3851d312:
Merge remote-tracking branch 'remotes/alistair/tags/pull-riscv-to-apply-20210304' into staging (2021-03-05 10:47:46 +0000)
are available in the Git repository at:
https://git.linaro.org/people/pmaydell/qemu-arm.git tags/pull-target-arm-20210308
for you to fetch changes up to 50b52b18cdb9294ce83dd49bb60b8e55a6526ea0:
hw/arm/mps2: Update old infocenter.arm.com URLs (2021-03-08 11:54:16 +0000)
----------------------------------------------------------------
target-arm queue:
* sbsa-ref: remove cortex-a53 from list of supported cpus
* sbsa-ref: add 'max' to list of allowed cpus
* target/arm: Add support for FEAT_SSBS, Speculative Store Bypass Safe
* npcm7xx: add EMC model
* xlnx-zynqmp: Remove obsolete 'has_rpu' property
* target/arm: Speed up aarch64 TBL/TBX
* virtio-mmio: improve virtio-mmio get_dev_path alog
* target/arm: Use TCF0 and TFSRE0 for unprivileged tag checks
* target/arm: Restrict v8M IDAU to TCG
* target/arm/cpu: Update coding style to make checkpatch.pl happy
* musicpal, tc6393xb, omap_lcdc, tcx: drop dead code for non-32-bit-RGB surfaces
* Add new board: mps3-an524
----------------------------------------------------------------
Doug Evans (3):
hw/net: Add npcm7xx emc model
hw/arm: Add npcm7xx emc model
tests/qtests: Add npcm7xx emc model test
Marcin Juszkiewicz (2):
sbsa-ref: remove cortex-a53 from list of supported cpus
sbsa-ref: add 'max' to list of allowed cpus
Peter Collingbourne (1):
target/arm: Use TCF0 and TFSRE0 for unprivileged tag checks
Peter Maydell (34):
hw/arm/musicpal: Remove dead code for non-32-bit-RGB surfaces
hw/display/tc6393xb: Remove dead code for handling non-32bpp surfaces
hw/display/tc6393xb: Expand out macros in template header
hw/display/tc6393xb: Inline tc6393xb_draw_graphic32() at its callsite
hw/display/omap_lcdc: Expand out macros in template header
hw/display/omap_lcdc: Drop broken bigendian ifdef
hw/display/omap_lcdc: Fix coding style issues in template header
hw/display/omap_lcdc: Inline template header into C file
hw/display/omap_lcdc: Delete unnecessary macro
hw/display/tcx: Drop unnecessary code for handling BGR format outputs
hw/arm/mps2-tz: Make SYSCLK frequency board-specific
hw/misc/mps2-scc: Support configurable number of OSCCLK values
hw/arm/mps2-tz: Correct the OSCCLK settings for mps2-an505 and mps2-an511
hw/arm/mps2-tz: Make the OSCCLK settings be configurable per-board
hw/misc/mps2-fpgaio: Make number of LEDs configurable by board
hw/misc/mps2-fpgaio: Support SWITCH register
hw/arm/mps2-tz: Make FPGAIO switch and LED config per-board
hw/arm/mps2-tz: Condition IRQ splitting on number of CPUs, not board type
hw/arm/mps2-tz: Make number of IRQs board-specific
hw/misc/mps2-scc: Implement CFG_REG5 and CFG_REG6 for MPS3 AN524
hw/arm/mps2-tz: Correct wrong interrupt numbers for DMA and SPI
hw/arm/mps2-tz: Allow PPCPortInfo structures to specify device interrupts
hw/arm/mps2-tz: Move device IRQ info to data structures
hw/arm/mps2-tz: Size the uart-irq-orgate based on the number of UARTs
hw/arm/mps2-tz: Allow boards to have different PPCInfo data
hw/arm/mps2-tz: Make RAM arrangement board-specific
hw/arm/mps2-tz: Set MachineClass default_ram info from RAMInfo data
hw/arm/mps2-tz: Support ROMs as well as RAMs
hw/arm/mps2-tz: Get armv7m_load_kernel() size argument from RAMInfo
hw/arm/mps2-tz: Add new mps3-an524 board
hw/arm/mps2-tz: Stub out USB controller for mps3-an524
hw/arm/mps2-tz: Provide PL031 RTC on mps3-an524
docs/system/arm/mps2.rst: Document the new mps3-an524 board
hw/arm/mps2: Update old infocenter.arm.com URLs
Philippe Mathieu-Daudé (4):
hw/arm/xlnx-zynqmp: Remove obsolete 'has_rpu' property
hw/i2c/npcm7xx_smbus: Simplify npcm7xx_smbus_init()
target/arm: Restrict v8M IDAU to TCG
target/arm/cpu: Update coding style to make checkpatch.pl happy
Rebecca Cran (3):
target/arm: Add support for FEAT_SSBS, Speculative Store Bypass Safe
target/arm: Enable FEAT_SSBS for "max" AARCH64 CPU
target/arm: Set ID_PFR2.SSBS to 1 for "max" 32-bit CPU
Richard Henderson (1):
target/arm: Speed up aarch64 TBL/TBX
schspa (1):
virtio-mmio: improve virtio-mmio get_dev_path alog
docs/system/arm/mps2.rst | 24 +-
docs/system/arm/nuvoton.rst | 3 +-
hw/display/omap_lcd_template.h | 169 --------
hw/display/tc6393xb_template.h | 72 ----
include/hw/arm/armsse.h | 4 +-
include/hw/arm/npcm7xx.h | 2 +
include/hw/arm/xlnx-zynqmp.h | 2 -
include/hw/misc/armsse-cpuid.h | 2 +-
include/hw/misc/armsse-mhu.h | 2 +-
include/hw/misc/iotkit-secctl.h | 2 +-
include/hw/misc/iotkit-sysctl.h | 2 +-
include/hw/misc/iotkit-sysinfo.h | 2 +-
include/hw/misc/mps2-fpgaio.h | 8 +-
include/hw/misc/mps2-scc.h | 10 +-
include/hw/net/npcm7xx_emc.h | 286 +++++++++++++
target/arm/cpu.h | 15 +-
target/arm/helper-a64.h | 2 +-
target/arm/internals.h | 6 +
hw/arm/mps2-tz.c | 642 ++++++++++++++++++++++++-----
hw/arm/mps2.c | 5 +
hw/arm/musicpal.c | 64 ++-
hw/arm/npcm7xx.c | 50 ++-
hw/arm/sbsa-ref.c | 2 +-
hw/arm/xlnx-zynqmp.c | 6 -
hw/display/omap_lcdc.c | 129 +++++-
hw/display/tc6393xb.c | 48 +--
hw/display/tcx.c | 31 +-
hw/i2c/npcm7xx_smbus.c | 1 -
hw/misc/armsse-cpuid.c | 2 +-
hw/misc/armsse-mhu.c | 2 +-
hw/misc/iotkit-sysctl.c | 2 +-
hw/misc/iotkit-sysinfo.c | 2 +-
hw/misc/mps2-fpgaio.c | 43 +-
hw/misc/mps2-scc.c | 93 ++++-
hw/net/npcm7xx_emc.c | 857 ++++++++++++++++++++++++++++++++++++++
hw/virtio/virtio-mmio.c | 13 +-
target/arm/cpu.c | 23 +-
target/arm/cpu64.c | 5 +
target/arm/cpu_tcg.c | 8 +
target/arm/helper-a64.c | 32 --
target/arm/helper.c | 39 +-
target/arm/mte_helper.c | 13 +-
target/arm/translate-a64.c | 70 +---
target/arm/vec_helper.c | 48 +++
tests/qtest/npcm7xx_emc-test.c | 862 +++++++++++++++++++++++++++++++++++++++
hw/net/meson.build | 1 +
hw/net/trace-events | 17 +
tests/qtest/meson.build | 3 +-
48 files changed, 3108 insertions(+), 618 deletions(-)
delete mode 100644 hw/display/omap_lcd_template.h
delete mode 100644 hw/display/tc6393xb_template.h
create mode 100644 include/hw/net/npcm7xx_emc.h
create mode 100644 hw/net/npcm7xx_emc.c
create mode 100644 tests/qtest/npcm7xx_emc-test.c
next reply other threads:[~2021-03-08 11:58 UTC|newest]
Thread overview: 2+ messages / expand[flat|nested] mbox.gz Atom feed top
2021-03-08 11:57 Peter Maydell [this message]
2021-03-08 13:47 ` [PULL v3 00/49] target-arm queue Peter Maydell
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20210308115709.8226-1-peter.maydell@linaro.org \
--to=peter.maydell@linaro.org \
--cc=qemu-devel@nongnu.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.