All of lore.kernel.org
 help / color / mirror / Atom feed
From: Siew Chin Lim <elly.siew.chin.lim@intel.com>
To: u-boot@lists.denx.de
Subject: [v2 0/2] Store QSPI reference clock in kHz for SOCFPGA SOC64
Date: Wed, 24 Mar 2021 14:19:33 +0800	[thread overview]
Message-ID: <20210324061935.7306-1-elly.siew.chin.lim@intel.com> (raw)

This is the 2cd version of patchset to clean up clock manager code
and store QSPI reference clock in kHz for SOCFPGA SOC64.

This patchset is extracted from "Add Intel Diamond Mesa SoC support" series.
We are in preparation to support new Intel N5X (Diamond Mesa) SOC64 device
and we would like to clean up some code before enable N5X device.

Patch status:
Have changes: Patch 2
Other patches unchanged.

Detail changelog can find in commit message.

v1->v2:
--------
Patch 2:
- Rename mbox_qspi_set_controller_clk_hz function to
  cm_set_qspi_controller_clk_hz function and move to clock_manager.c.
- Remove CLOCK_1K macro from socfpga_soc64_common.h
- Sort include file list by alphabetical order in mailbox_s10.c

History:
--------
  [v1] https://patchwork.ozlabs.org/project/uboot/cover/20210315143643.33102-1-elly.siew.chin.lim at intel.com/

  The first version of this patchset is extracted from "Add Intel Diamond Mesa SoC support" series.
  https://patchwork.ozlabs.org/project/uboot/cover/20201110064439.9683-1-elly.siew.chin.lim at intel.com/

This patchset has dependency on:
--------
  1. arm: socfpga: Move Stratix10 and Agilex SPL common code
     https://patchwork.ozlabs.org/project/uboot/patch/20210315075916.26336-1-elly.siew.chin.lim at intel.com/

  2. Restructure Stratix10 and Agilex handoff code
     https://patchwork.ozlabs.org/project/uboot/cover/20210315094329.30282-1-elly.siew.chin.lim at intel.com/

Siew Chin Lim (2):
  arm: socfpga: Move Stratix10 and Agilex clock manager common code
  arm: socfpga: Changed to store QSPI reference clock in kHz

 arch/arm/mach-socfpga/clock_manager.c              | 43 ++++++++++++++++++++--
 arch/arm/mach-socfpga/clock_manager_agilex.c       |  6 ---
 arch/arm/mach-socfpga/clock_manager_s10.c          |  6 ---
 arch/arm/mach-socfpga/include/mach/clock_manager.h |  5 +++
 .../mach-socfpga/include/mach/clock_manager_s10.h  |  1 -
 .../include/mach/system_manager_soc64.h            | 16 +++++++-
 arch/arm/mach-socfpga/mailbox_s10.c                | 17 +++++----
 7 files changed, 69 insertions(+), 25 deletions(-)

-- 
2.13.0

             reply	other threads:[~2021-03-24  6:19 UTC|newest]

Thread overview: 4+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2021-03-24  6:19 Siew Chin Lim [this message]
2021-03-24  6:19 ` [v2 1/2] arm: socfpga: Move Stratix10 and Agilex clock manager common code Siew Chin Lim
2021-03-24  6:19 ` [v2 2/2] arm: socfpga: Changed to store QSPI reference clock in kHz Siew Chin Lim
2021-03-24  8:23   ` Tan, Ley Foon

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=20210324061935.7306-1-elly.siew.chin.lim@intel.com \
    --to=elly.siew.chin.lim@intel.com \
    --cc=u-boot@lists.denx.de \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.