From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-8.8 required=3.0 tests=BAYES_00, HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_PATCH,MAILING_LIST_MULTI,SPF_HELO_NONE, SPF_PASS,URIBL_BLOCKED autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id E7E44C433DB for ; Fri, 26 Mar 2021 12:19:50 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by mail.kernel.org (Postfix) with ESMTP id A8C6361948 for ; Fri, 26 Mar 2021 12:19:50 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229904AbhCZMTS (ORCPT ); Fri, 26 Mar 2021 08:19:18 -0400 Received: from foss.arm.com ([217.140.110.172]:58358 "EHLO foss.arm.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229882AbhCZMTJ (ORCPT ); Fri, 26 Mar 2021 08:19:09 -0400 Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.121.207.14]) by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id 22468143D; Fri, 26 Mar 2021 05:19:09 -0700 (PDT) Received: from C02TD0UTHF1T.local (unknown [172.31.20.19]) by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPSA id 8E9043F7D7; Fri, 26 Mar 2021 05:19:05 -0700 (PDT) Date: Fri, 26 Mar 2021 12:18:50 +0000 From: Mark Rutland To: Sudeep Holla Cc: linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, Trilok Soni , arve@android.com, Andrew Walbran , David Hartley , Achin Gupta , Jens Wiklander , Arunachalam Ganapathy , Marc Bonnici , Catalin Marinas , Will Deacon , Michael Kelley Subject: Re: [PATCH v5 2/7] arm64: smccc: Add support for SMCCCv1.2 input/output registers Message-ID: <20210326121833.GA56294@C02TD0UTHF1T.local> References: <20210325143255.1532452-1-sudeep.holla@arm.com> <20210325143255.1532452-3-sudeep.holla@arm.com> <20210325144113.GB41100@C02TD0UTHF1T.local> MIME-Version: 1.0 Content-Type: text/plain; charset=utf-8 Content-Disposition: inline Content-Transfer-Encoding: 8bit In-Reply-To: <20210325144113.GB41100@C02TD0UTHF1T.local> Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org On Thu, Mar 25, 2021 at 02:41:13PM +0000, Mark Rutland wrote: > Hi Sudeep, > > On Thu, Mar 25, 2021 at 02:32:50PM +0000, Sudeep Holla wrote: > > SMCCC v1.2 allows x8-x17 to be used as parameter registers and x4—x17 > > to be used as result registers in SMC64/HVC64. Arm Firmware Framework > > for Armv8-A specification makes use of x0-x7 as parameter and result > > registers. > > > > Current SMCCC interface in the kernel just use x0-x7 as parameter and > > x0-x3 as result registers. Let us add new interface to support x0-x7 > > as parameter and result registers. This can be extended to include > > x8-x17 when there are users for the same. > > Michael Kelley is also looking at using SMCCCv1.2, and on his HyperV > thread I'd suggested we should deal with the whole set of SMCCCv1.2 > registers now to avoid future churn in this area (using struct both for > the arguments and return values). > > How painful would it be to extend this patch to do that? I *think* the major change with this would be making the interfaces: void arm_smccc_1_2_{hvc,smc}(struct arm_smccc_1_2_args *args, struct arm_smccc_1_2_res *res); ... and callers manipulating the structs directly, with arm64 having more fields, e.g. // arm64 struct arm_smccc_1_2_args { unsigned long a1; ... unsigned long a17; } struct arm_smccc_1_2_res { unsigned long a0; ... unsigned long a17; } // arm struct arm_smccc_1_2_args { unsigned long a1; ... unsigned long a7; } struct arm_smccc_1_2_res { unsigned long a0; ... unsigned long a7; } I think that can be hidden in the FF-A wrappers, so that doesn't need to be what FF-A drivers see. Does that sound plausible, or is that painful? > > + DEFINE(ARM_SMCCC_V1_2_RES_X0_OFFS, offsetof(struct arm_smccc_v1_2_res, a0)); As a general nit, for consistency with the existing arm_smccc_1_1 code, could we please drop the 'V' in these names, and use `ARM_SMCCC_1_2` or `arm_smccc_1_2` ? FWIW, other than the above comments, this all looks good to me Thanks, Mark. > > diff --git a/arch/arm64/kernel/smccc-call.S b/arch/arm64/kernel/smccc-call.S > > index d62447964ed9..0ea15c1742f3 100644 > > --- a/arch/arm64/kernel/smccc-call.S > > +++ b/arch/arm64/kernel/smccc-call.S > > @@ -43,3 +43,25 @@ SYM_FUNC_START(__arm_smccc_hvc) > > SMCCC hvc > > SYM_FUNC_END(__arm_smccc_hvc) > > EXPORT_SYMBOL(__arm_smccc_hvc) > > + > > + .macro SMCCC_v1_2 instr > > + .cfi_startproc > > + \instr #0 > > + ldr x8, [sp] > > + stp x0, x1, [x8, #ARM_SMCCC_V1_2_RES_X0_OFFS] > > + stp x2, x3, [x8, #ARM_SMCCC_V1_2_RES_X2_OFFS] > > + stp x4, x5, [x8, #ARM_SMCCC_V1_2_RES_X4_OFFS] > > + stp x6, x7, [x8, #ARM_SMCCC_V1_2_RES_X6_OFFS] > > + ret > > + .cfi_endproc > > +.endm > > + > > +SYM_FUNC_START(arm_smccc_v1_2_hvc) > > + SMCCC_v1_2 hvc > > +SYM_FUNC_END(arm_smccc_v1_2_hvc) > > +EXPORT_SYMBOL(arm_smccc_v1_2_hvc) > > + > > +SYM_FUNC_START(arm_smccc_v1_2_smc) > > + SMCCC_v1_2 smc > > +SYM_FUNC_END(arm_smccc_v1_2_smc) > > +EXPORT_SYMBOL(arm_smccc_v1_2_smc) > > diff --git a/include/linux/arm-smccc.h b/include/linux/arm-smccc.h > > index 62c54234576c..0b8fa285a054 100644 > > --- a/include/linux/arm-smccc.h > > +++ b/include/linux/arm-smccc.h > > @@ -186,6 +186,56 @@ struct arm_smccc_res { > > unsigned long a3; > > }; > > > > +#ifdef CONFIG_ARM64 > > +/* TODO Need to implement for ARM too */ > > +/** > > + * struct arm_smccc_v1_2_res - Result from SMC/HVC call > > + * @a0-a7 result values from registers 0 to 7 > > + */ > > +struct arm_smccc_v1_2_res { > > + unsigned long a0; > > + unsigned long a1; > > + unsigned long a2; > > + unsigned long a3; > > + unsigned long a4; > > + unsigned long a5; > > + unsigned long a6; > > + unsigned long a7; > > +}; > > + > > +/** > > + * arm_smccc_v1_2_hvc() - make HVC calls > > + * @a0-a7: arguments passed in registers 0 to 7 > > + * @res: result values from registers 0 to 7 > > + * > > + * This function is used to make HVC calls following SMC Calling Convention > > + * v1.2 or above. The content of the supplied param are copied to registers > > + * 0 to 7 prior to the HVC instruction. The return values are updated with > > + * the content from register 0 to 7 on return from the HVC instruction. > > + */ > > +asmlinkage > > +void arm_smccc_v1_2_hvc(unsigned long a0, unsigned long a1, unsigned long a2, > > + unsigned long a3, unsigned long a4, unsigned long a5, > > + unsigned long a6, unsigned long a7, > > + struct arm_smccc_v1_2_res *res); > > + > > +/** > > + * arm_smccc_v1_2_smc() - make SMC calls > > + * @a0-a7: arguments passed in registers 0 to 7 > > + * @res: result values from registers 0 to 7 > > + * > > + * This function is used to make SMC calls following SMC Calling Convention > > + * v1.2 or above. The content of the supplied param are copied to registers > > + * 0 to 7 prior to the SMC instruction. The return values are updated with > > + * the content from register 0 to 7 on return from the SMC instruction. > > + */ > > +asmlinkage > > +void arm_smccc_v1_2_smc(unsigned long a0, unsigned long a1, unsigned long a2, > > + unsigned long a3, unsigned long a4, unsigned long a5, > > + unsigned long a6, unsigned long a7, > > + struct arm_smccc_v1_2_res *res); > > +#endif > > + > > /** > > * struct arm_smccc_quirk - Contains quirk information > > * @id: quirk identification > > -- > > 2.25.1 > > > > > > _______________________________________________ > > linux-arm-kernel mailing list > > linux-arm-kernel@lists.infradead.org > > http://lists.infradead.org/mailman/listinfo/linux-arm-kernel > > _______________________________________________ > linux-arm-kernel mailing list > linux-arm-kernel@lists.infradead.org > http://lists.infradead.org/mailman/listinfo/linux-arm-kernel From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-9.0 required=3.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_PATCH, MAILING_LIST_MULTI,SPF_HELO_NONE,SPF_PASS,URIBL_BLOCKED autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id DD698C433DB for ; Fri, 26 Mar 2021 12:20:40 +0000 (UTC) Received: from desiato.infradead.org (desiato.infradead.org [90.155.92.199]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 691146191F for ; Fri, 26 Mar 2021 12:20:40 +0000 (UTC) DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org 691146191F Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=arm.com Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=desiato.20200630; h=Sender:Content-Transfer-Encoding :Content-Type:List-Subscribe:List-Help:List-Post:List-Archive: List-Unsubscribe:List-Id:In-Reply-To:MIME-Version:References:Message-ID: Subject:Cc:To:From:Date:Reply-To:Content-ID:Content-Description:Resent-Date: Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Owner; bh=fD/3JfGZhdKawluO0OBsA4D4u2pxj7pv1ygydUnJF5U=; b=TYBcuFrn28yyIXqhjspBrSYZy QZdbpRJ9/yzpMbjE/84DXCZcNtm90wE0LFr8ezbygRJbzLUnfMs3NPFqRWjQU66IzZ9oBBb5O4myl wQLxf7CYcrvxCjXnwHFESTh4d4zX5axqMGNkKyrqLhDjLy9uEt2oiW8hIlr0mOAnHmkXIW/L7mGpy bP3uURkC8EmiG6qMLrE2cRjTV+0KBn9/MXXyiGGWT5TO82a3jtdhIGtxzqvwsSuN11+qRhaSFu9ZO 6whT2shWnWR2gLUi6ZYSQVedcSndrwfsiIcdO0qbzkcDmDljoJMIwR26h7JVhxCw67IEzMEC7fgRl gsR4dKw/g==; Received: from localhost ([::1] helo=desiato.infradead.org) by desiato.infradead.org with esmtp (Exim 4.94 #2 (Red Hat Linux)) id 1lPlQp-003V4D-RF; Fri, 26 Mar 2021 12:19:15 +0000 Received: from foss.arm.com ([217.140.110.172]) by desiato.infradead.org with esmtp (Exim 4.94 #2 (Red Hat Linux)) id 1lPlQl-003V3Y-1D for linux-arm-kernel@lists.infradead.org; Fri, 26 Mar 2021 12:19:13 +0000 Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.121.207.14]) by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id 22468143D; Fri, 26 Mar 2021 05:19:09 -0700 (PDT) Received: from C02TD0UTHF1T.local (unknown [172.31.20.19]) by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPSA id 8E9043F7D7; Fri, 26 Mar 2021 05:19:05 -0700 (PDT) Date: Fri, 26 Mar 2021 12:18:50 +0000 From: Mark Rutland To: Sudeep Holla Cc: linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, Trilok Soni , arve@android.com, Andrew Walbran , David Hartley , Achin Gupta , Jens Wiklander , Arunachalam Ganapathy , Marc Bonnici , Catalin Marinas , Will Deacon , Michael Kelley Subject: Re: [PATCH v5 2/7] arm64: smccc: Add support for SMCCCv1.2 input/output registers Message-ID: <20210326121833.GA56294@C02TD0UTHF1T.local> References: <20210325143255.1532452-1-sudeep.holla@arm.com> <20210325143255.1532452-3-sudeep.holla@arm.com> <20210325144113.GB41100@C02TD0UTHF1T.local> MIME-Version: 1.0 Content-Disposition: inline In-Reply-To: <20210325144113.GB41100@C02TD0UTHF1T.local> X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20210326_121911_426598_9B615CA4 X-CRM114-Status: GOOD ( 32.81 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: base64 Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org T24gVGh1LCBNYXIgMjUsIDIwMjEgYXQgMDI6NDE6MTNQTSArMDAwMCwgTWFyayBSdXRsYW5kIHdy b3RlOgo+IEhpIFN1ZGVlcCwKPiAKPiBPbiBUaHUsIE1hciAyNSwgMjAyMSBhdCAwMjozMjo1MFBN ICswMDAwLCBTdWRlZXAgSG9sbGEgd3JvdGU6Cj4gPiBTTUNDQyB2MS4yIGFsbG93cyB4OC14MTcg dG8gYmUgdXNlZCBhcyBwYXJhbWV0ZXIgcmVnaXN0ZXJzIGFuZCB4NOKAlHgxNwo+ID4gdG8gYmUg dXNlZCBhcyByZXN1bHQgcmVnaXN0ZXJzIGluIFNNQzY0L0hWQzY0LiBBcm0gRmlybXdhcmUgRnJh bWV3b3JrCj4gPiBmb3IgQXJtdjgtQSBzcGVjaWZpY2F0aW9uIG1ha2VzIHVzZSBvZiB4MC14NyBh cyBwYXJhbWV0ZXIgYW5kIHJlc3VsdAo+ID4gcmVnaXN0ZXJzLgo+ID4gCj4gPiBDdXJyZW50IFNN Q0NDIGludGVyZmFjZSBpbiB0aGUga2VybmVsIGp1c3QgdXNlIHgwLXg3IGFzIHBhcmFtZXRlciBh bmQKPiA+IHgwLXgzIGFzIHJlc3VsdCByZWdpc3RlcnMuIExldCB1cyBhZGQgbmV3IGludGVyZmFj ZSB0byBzdXBwb3J0IHgwLXg3Cj4gPiBhcyBwYXJhbWV0ZXIgYW5kIHJlc3VsdCByZWdpc3RlcnMu IFRoaXMgY2FuIGJlIGV4dGVuZGVkIHRvIGluY2x1ZGUKPiA+IHg4LXgxNyB3aGVuIHRoZXJlIGFy ZSB1c2VycyBmb3IgdGhlIHNhbWUuCj4gCj4gTWljaGFlbCBLZWxsZXkgaXMgYWxzbyBsb29raW5n IGF0IHVzaW5nIFNNQ0NDdjEuMiwgYW5kIG9uIGhpcyBIeXBlclYKPiB0aHJlYWQgSSdkIHN1Z2dl c3RlZCB3ZSBzaG91bGQgZGVhbCB3aXRoIHRoZSB3aG9sZSBzZXQgb2YgU01DQ0N2MS4yCj4gcmVn aXN0ZXJzIG5vdyB0byBhdm9pZCBmdXR1cmUgY2h1cm4gaW4gdGhpcyBhcmVhICh1c2luZyBzdHJ1 Y3QgYm90aCBmb3IKPiB0aGUgYXJndW1lbnRzIGFuZCByZXR1cm4gdmFsdWVzKS4KPiAKPiBIb3cg cGFpbmZ1bCB3b3VsZCBpdCBiZSB0byBleHRlbmQgdGhpcyBwYXRjaCB0byBkbyB0aGF0PwoKSSAq dGhpbmsqIHRoZSBtYWpvciBjaGFuZ2Ugd2l0aCB0aGlzIHdvdWxkIGJlIG1ha2luZyB0aGUgaW50 ZXJmYWNlczoKCnZvaWQgYXJtX3NtY2NjXzFfMl97aHZjLHNtY30oc3RydWN0IGFybV9zbWNjY18x XzJfYXJncyAqYXJncywKCQkJICAgICBzdHJ1Y3QgYXJtX3NtY2NjXzFfMl9yZXMgKnJlcyk7Cgou Li4gYW5kIGNhbGxlcnMgbWFuaXB1bGF0aW5nIHRoZSBzdHJ1Y3RzIGRpcmVjdGx5LCB3aXRoIGFy bTY0IGhhdmluZwptb3JlIGZpZWxkcywgZS5nLgoKLy8gYXJtNjQKc3RydWN0IGFybV9zbWNjY18x XzJfYXJncyB7Cgl1bnNpZ25lZCBsb25nIGExOwoJLi4uCgl1bnNpZ25lZCBsb25nIGExNzsKfQoK c3RydWN0IGFybV9zbWNjY18xXzJfcmVzIHsKCXVuc2lnbmVkIGxvbmcgYTA7CgkuLi4KCXVuc2ln bmVkIGxvbmcgYTE3Owp9CgovLyBhcm0Kc3RydWN0IGFybV9zbWNjY18xXzJfYXJncyB7Cgl1bnNp Z25lZCBsb25nIGExOwoJLi4uCgl1bnNpZ25lZCBsb25nIGE3Owp9CgpzdHJ1Y3QgYXJtX3NtY2Nj XzFfMl9yZXMgewoJdW5zaWduZWQgbG9uZyBhMDsKCS4uLgoJdW5zaWduZWQgbG9uZyBhNzsKfQoK SSB0aGluayB0aGF0IGNhbiBiZSBoaWRkZW4gaW4gdGhlIEZGLUEgd3JhcHBlcnMsIHNvIHRoYXQg ZG9lc24ndCBuZWVkIHRvCmJlIHdoYXQgRkYtQSBkcml2ZXJzIHNlZS4gRG9lcyB0aGF0IHNvdW5k IHBsYXVzaWJsZSwgb3IgaXMgdGhhdCBwYWluZnVsPwogCj4gPiArICBERUZJTkUoQVJNX1NNQ0ND X1YxXzJfUkVTX1gwX09GRlMsCW9mZnNldG9mKHN0cnVjdCBhcm1fc21jY2NfdjFfMl9yZXMsIGEw KSk7CgpBcyBhIGdlbmVyYWwgbml0LCBmb3IgY29uc2lzdGVuY3kgd2l0aCB0aGUgZXhpc3Rpbmcg YXJtX3NtY2NjXzFfMSBjb2RlLApjb3VsZCB3ZSBwbGVhc2UgZHJvcCB0aGUgJ1YnIGluIHRoZXNl IG5hbWVzLCBhbmQgdXNlIGBBUk1fU01DQ0NfMV8yYCBvcgpgYXJtX3NtY2NjXzFfMmAgPwoKRldJ Vywgb3RoZXIgdGhhbiB0aGUgYWJvdmUgY29tbWVudHMsIHRoaXMgYWxsIGxvb2tzIGdvb2QgdG8g bWUKClRoYW5rcywKTWFyay4KCj4gPiBkaWZmIC0tZ2l0IGEvYXJjaC9hcm02NC9rZXJuZWwvc21j Y2MtY2FsbC5TIGIvYXJjaC9hcm02NC9rZXJuZWwvc21jY2MtY2FsbC5TCj4gPiBpbmRleCBkNjI0 NDc5NjRlZDkuLjBlYTE1YzE3NDJmMyAxMDA2NDQKPiA+IC0tLSBhL2FyY2gvYXJtNjQva2VybmVs L3NtY2NjLWNhbGwuUwo+ID4gKysrIGIvYXJjaC9hcm02NC9rZXJuZWwvc21jY2MtY2FsbC5TCj4g PiBAQCAtNDMsMyArNDMsMjUgQEAgU1lNX0ZVTkNfU1RBUlQoX19hcm1fc21jY2NfaHZjKQo+ID4g IAlTTUNDQwlodmMKPiA+ICBTWU1fRlVOQ19FTkQoX19hcm1fc21jY2NfaHZjKQo+ID4gIEVYUE9S VF9TWU1CT0woX19hcm1fc21jY2NfaHZjKQo+ID4gKwo+ID4gKwkubWFjcm8gU01DQ0NfdjFfMiBp bnN0cgo+ID4gKwkuY2ZpX3N0YXJ0cHJvYwo+ID4gKwlcaW5zdHIgIzAKPiA+ICsJbGRyIHg4LCBb c3BdCj4gPiArCXN0cCB4MCwgeDEsIFt4OCwgI0FSTV9TTUNDQ19WMV8yX1JFU19YMF9PRkZTXQo+ ID4gKwlzdHAgeDIsIHgzLCBbeDgsICNBUk1fU01DQ0NfVjFfMl9SRVNfWDJfT0ZGU10KPiA+ICsJ c3RwIHg0LCB4NSwgW3g4LCAjQVJNX1NNQ0NDX1YxXzJfUkVTX1g0X09GRlNdCj4gPiArCXN0cCB4 NiwgeDcsIFt4OCwgI0FSTV9TTUNDQ19WMV8yX1JFU19YNl9PRkZTXQo+ID4gKwlyZXQKPiA+ICsJ LmNmaV9lbmRwcm9jCj4gPiArLmVuZG0KPiA+ICsKPiA+ICtTWU1fRlVOQ19TVEFSVChhcm1fc21j Y2NfdjFfMl9odmMpCj4gPiArCVNNQ0NDX3YxXzIgaHZjCj4gPiArU1lNX0ZVTkNfRU5EKGFybV9z bWNjY192MV8yX2h2YykKPiA+ICtFWFBPUlRfU1lNQk9MKGFybV9zbWNjY192MV8yX2h2YykKPiA+ ICsKPiA+ICtTWU1fRlVOQ19TVEFSVChhcm1fc21jY2NfdjFfMl9zbWMpCj4gPiArCVNNQ0NDX3Yx XzIgc21jCj4gPiArU1lNX0ZVTkNfRU5EKGFybV9zbWNjY192MV8yX3NtYykKPiA+ICtFWFBPUlRf U1lNQk9MKGFybV9zbWNjY192MV8yX3NtYykKPiA+IGRpZmYgLS1naXQgYS9pbmNsdWRlL2xpbnV4 L2FybS1zbWNjYy5oIGIvaW5jbHVkZS9saW51eC9hcm0tc21jY2MuaAo+ID4gaW5kZXggNjJjNTQy MzQ1NzZjLi4wYjhmYTI4NWEwNTQgMTAwNjQ0Cj4gPiAtLS0gYS9pbmNsdWRlL2xpbnV4L2FybS1z bWNjYy5oCj4gPiArKysgYi9pbmNsdWRlL2xpbnV4L2FybS1zbWNjYy5oCj4gPiBAQCAtMTg2LDYg KzE4Niw1NiBAQCBzdHJ1Y3QgYXJtX3NtY2NjX3JlcyB7Cj4gPiAgCXVuc2lnbmVkIGxvbmcgYTM7 Cj4gPiAgfTsKPiA+ICAKPiA+ICsjaWZkZWYgQ09ORklHX0FSTTY0Cj4gPiArLyogVE9ETyBOZWVk IHRvIGltcGxlbWVudCBmb3IgQVJNIHRvbyAqLwo+ID4gKy8qKgo+ID4gKyAqIHN0cnVjdCBhcm1f c21jY2NfdjFfMl9yZXMgLSBSZXN1bHQgZnJvbSBTTUMvSFZDIGNhbGwKPiA+ICsgKiBAYTAtYTcg cmVzdWx0IHZhbHVlcyBmcm9tIHJlZ2lzdGVycyAwIHRvIDcKPiA+ICsgKi8KPiA+ICtzdHJ1Y3Qg YXJtX3NtY2NjX3YxXzJfcmVzIHsKPiA+ICsJdW5zaWduZWQgbG9uZyBhMDsKPiA+ICsJdW5zaWdu ZWQgbG9uZyBhMTsKPiA+ICsJdW5zaWduZWQgbG9uZyBhMjsKPiA+ICsJdW5zaWduZWQgbG9uZyBh MzsKPiA+ICsJdW5zaWduZWQgbG9uZyBhNDsKPiA+ICsJdW5zaWduZWQgbG9uZyBhNTsKPiA+ICsJ dW5zaWduZWQgbG9uZyBhNjsKPiA+ICsJdW5zaWduZWQgbG9uZyBhNzsKPiA+ICt9Owo+ID4gKwo+ ID4gKy8qKgo+ID4gKyAqIGFybV9zbWNjY192MV8yX2h2YygpIC0gbWFrZSBIVkMgY2FsbHMKPiA+ ICsgKiBAYTAtYTc6IGFyZ3VtZW50cyBwYXNzZWQgaW4gcmVnaXN0ZXJzIDAgdG8gNwo+ID4gKyAq IEByZXM6IHJlc3VsdCB2YWx1ZXMgZnJvbSByZWdpc3RlcnMgMCB0byA3Cj4gPiArICoKPiA+ICsg KiBUaGlzIGZ1bmN0aW9uIGlzIHVzZWQgdG8gbWFrZSBIVkMgY2FsbHMgZm9sbG93aW5nIFNNQyBD YWxsaW5nIENvbnZlbnRpb24KPiA+ICsgKiB2MS4yIG9yIGFib3ZlLiBUaGUgY29udGVudCBvZiB0 aGUgc3VwcGxpZWQgcGFyYW0gYXJlIGNvcGllZCB0byByZWdpc3RlcnMKPiA+ICsgKiAwIHRvIDcg cHJpb3IgdG8gdGhlIEhWQyBpbnN0cnVjdGlvbi4gVGhlIHJldHVybiB2YWx1ZXMgYXJlIHVwZGF0 ZWQgd2l0aAo+ID4gKyAqIHRoZSBjb250ZW50IGZyb20gcmVnaXN0ZXIgMCB0byA3IG9uIHJldHVy biBmcm9tIHRoZSBIVkMgaW5zdHJ1Y3Rpb24uCj4gPiArICovCj4gPiArYXNtbGlua2FnZQo+ID4g K3ZvaWQgYXJtX3NtY2NjX3YxXzJfaHZjKHVuc2lnbmVkIGxvbmcgYTAsIHVuc2lnbmVkIGxvbmcg YTEsIHVuc2lnbmVkIGxvbmcgYTIsCj4gPiArCQkJdW5zaWduZWQgbG9uZyBhMywgdW5zaWduZWQg bG9uZyBhNCwgdW5zaWduZWQgbG9uZyBhNSwKPiA+ICsJCQl1bnNpZ25lZCBsb25nIGE2LCB1bnNp Z25lZCBsb25nIGE3LAo+ID4gKwkJCXN0cnVjdCBhcm1fc21jY2NfdjFfMl9yZXMgICpyZXMpOwo+ ID4gKwo+ID4gKy8qKgo+ID4gKyAqIGFybV9zbWNjY192MV8yX3NtYygpIC0gbWFrZSBTTUMgY2Fs bHMKPiA+ICsgKiBAYTAtYTc6IGFyZ3VtZW50cyBwYXNzZWQgaW4gcmVnaXN0ZXJzIDAgdG8gNwo+ ID4gKyAqIEByZXM6IHJlc3VsdCB2YWx1ZXMgZnJvbSByZWdpc3RlcnMgMCB0byA3Cj4gPiArICoK PiA+ICsgKiBUaGlzIGZ1bmN0aW9uIGlzIHVzZWQgdG8gbWFrZSBTTUMgY2FsbHMgZm9sbG93aW5n IFNNQyBDYWxsaW5nIENvbnZlbnRpb24KPiA+ICsgKiB2MS4yIG9yIGFib3ZlLiBUaGUgY29udGVu dCBvZiB0aGUgc3VwcGxpZWQgcGFyYW0gYXJlIGNvcGllZCB0byByZWdpc3RlcnMKPiA+ICsgKiAw IHRvIDcgcHJpb3IgdG8gdGhlIFNNQyBpbnN0cnVjdGlvbi4gVGhlIHJldHVybiB2YWx1ZXMgYXJl IHVwZGF0ZWQgd2l0aAo+ID4gKyAqIHRoZSBjb250ZW50IGZyb20gcmVnaXN0ZXIgMCB0byA3IG9u IHJldHVybiBmcm9tIHRoZSBTTUMgaW5zdHJ1Y3Rpb24uCj4gPiArICovCj4gPiArYXNtbGlua2Fn ZQo+ID4gK3ZvaWQgYXJtX3NtY2NjX3YxXzJfc21jKHVuc2lnbmVkIGxvbmcgYTAsIHVuc2lnbmVk IGxvbmcgYTEsIHVuc2lnbmVkIGxvbmcgYTIsCj4gPiArCQkJdW5zaWduZWQgbG9uZyBhMywgdW5z aWduZWQgbG9uZyBhNCwgdW5zaWduZWQgbG9uZyBhNSwKPiA+ICsJCQl1bnNpZ25lZCBsb25nIGE2 LCB1bnNpZ25lZCBsb25nIGE3LAo+ID4gKwkJCXN0cnVjdCBhcm1fc21jY2NfdjFfMl9yZXMgICpy ZXMpOwo+ID4gKyNlbmRpZgo+ID4gKwo+ID4gIC8qKgo+ID4gICAqIHN0cnVjdCBhcm1fc21jY2Nf cXVpcmsgLSBDb250YWlucyBxdWlyayBpbmZvcm1hdGlvbgo+ID4gICAqIEBpZDogcXVpcmsgaWRl bnRpZmljYXRpb24KPiA+IC0tIAo+ID4gMi4yNS4xCj4gPiAKPiA+IAo+ID4gX19fX19fX19fX19f X19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX18KPiA+IGxpbnV4LWFybS1rZXJuZWwg bWFpbGluZyBsaXN0Cj4gPiBsaW51eC1hcm0ta2VybmVsQGxpc3RzLmluZnJhZGVhZC5vcmcKPiA+ IGh0dHA6Ly9saXN0cy5pbmZyYWRlYWQub3JnL21haWxtYW4vbGlzdGluZm8vbGludXgtYXJtLWtl cm5lbAo+IAo+IF9fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19f Cj4gbGludXgtYXJtLWtlcm5lbCBtYWlsaW5nIGxpc3QKPiBsaW51eC1hcm0ta2VybmVsQGxpc3Rz LmluZnJhZGVhZC5vcmcKPiBodHRwOi8vbGlzdHMuaW5mcmFkZWFkLm9yZy9tYWlsbWFuL2xpc3Rp bmZvL2xpbnV4LWFybS1rZXJuZWwKCl9fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19f X19fX19fX19fX19fCmxpbnV4LWFybS1rZXJuZWwgbWFpbGluZyBsaXN0CmxpbnV4LWFybS1rZXJu ZWxAbGlzdHMuaW5mcmFkZWFkLm9yZwpodHRwOi8vbGlzdHMuaW5mcmFkZWFkLm9yZy9tYWlsbWFu L2xpc3RpbmZvL2xpbnV4LWFybS1rZXJuZWwK