From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-15.8 required=3.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,FREEMAIL_FORGED_FROMDOMAIN,FREEMAIL_FROM, HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_CR_TRAILER,INCLUDES_PATCH, MAILING_LIST_MULTI,SPF_HELO_NONE,SPF_PASS,USER_AGENT_GIT autolearn=unavailable autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id A0519C433B4 for ; Tue, 6 Apr 2021 12:11:14 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by mail.kernel.org (Postfix) with ESMTP id 76C8161042 for ; Tue, 6 Apr 2021 12:11:14 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1343805AbhDFMLT (ORCPT ); Tue, 6 Apr 2021 08:11:19 -0400 Received: from mout.gmx.net ([212.227.17.22]:56947 "EHLO mout.gmx.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1343783AbhDFMLR (ORCPT ); Tue, 6 Apr 2021 08:11:17 -0400 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=gmx.net; s=badeba3b8450; t=1617711051; bh=FYOblBUbHRlSqo0KG/HksG7r9RNT7O0AdZ2/oD/Ognw=; h=X-UI-Sender-Class:From:To:Cc:Subject:Date:In-Reply-To:References; b=RaH/JCpVSXdwQjn+FNBZ/SQLlrLqpd+q3r505SnLpijrBPCWzMGARAvLue/FEcWm/ 83VA1gUHuDSE6bkFhOQtI7WXhk2NvRmBi1scQnx4Fj94alk4+W+nDe41M/PTOYOORn nNq7UK0Ew8wDzcdWtDmUSKYjtr55Mz2IJQIczVOQ= X-UI-Sender-Class: 01bb95c1-4bf8-414a-932a-4f6e2808ef9c Received: from longitude ([37.201.215.134]) by mail.gmx.net (mrgmx104 [212.227.17.168]) with ESMTPSA (Nemesis) id 1MRTRN-1lFfVW1NnZ-00NPRq; Tue, 06 Apr 2021 14:10:51 +0200 From: =?UTF-8?q?Jonathan=20Neusch=C3=A4fer?= To: openbmc@lists.ozlabs.org Cc: Tomer Maimon , Joel Stanley , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, =?UTF-8?q?Jonathan=20Neusch=C3=A4fer?= , Avi Fishman , Tali Perry , Patrick Venture , Nancy Yuen , Benjamin Fair , Russell King , Thomas Gleixner , Marc Zyngier Subject: [PATCH v2 06/10] irqchip: Add driver for WPCM450 interrupt controller Date: Tue, 6 Apr 2021 14:09:17 +0200 Message-Id: <20210406120921.2484986-7-j.neuschaefer@gmx.net> X-Mailer: git-send-email 2.30.2 In-Reply-To: <20210406120921.2484986-1-j.neuschaefer@gmx.net> References: <20210406120921.2484986-1-j.neuschaefer@gmx.net> MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: quoted-printable X-Provags-ID: V03:K1:hefIZlOtQ+LbUsf9BJMTwfPpAhYwakBaowyBoCpHN/A5qME7nVV rDAsFv0ZibsTdppttyGMkqh81M7g6z9CtYIgiOpTxybu7hPI8crW3LRsZMmA571f8l+IxKw vRWo/zEhH0YknrATgoKP6qA5kBVDSBegfDwrOnpaqZLujH5Jt1Llu7BcFmGpthLUrwjFB16 xKbDnu8zAvDaUV0orGhiQ== X-UI-Out-Filterresults: notjunk:1;V03:K0:zwygWbOrTOo=:HtR7OlXL/+jYezqulrWYYL ThpapzqeSaNDM3oVxkecDOeWVEkqorKyAU9ye5hXg5pSA3j9kmIlfGwpynZWklNKua8HObrjl NvXH6K3EEzIZZStnS3anOUnZv85jH8RyU4P/9ztaBcRooUr8XXjm39JBQtHwk5y6MiCga6ToA YqSumWPu2VO1L4odTw+V4qoGx9npaQ9BjLap0DleWKV5o3Si0L9ykflZbCEfxOxkbAoZpOYlz s4SXUjRzowamINhZAqPqkYz0OTw7wqydiSIapkTaTMGCXo5RwvS45sY05bV9FRu5mXGTzeuql aYEdT6g86mH3f2hUHSfdvnWik7dN8g88p595O8945v8DBS7X7mXJA3B3YpzNK5Mi2FtHguxgl V4pz9+TDaxHO0JY/I1OkMA18MEyamVN7CwEqVSc2Zrm34rres19qLHd2V2PQx32bI4qQAElO6 osibLYsj3JUtEgDIwvMeqYaIJtCkkyTLeUGHc3smpj1kFnP3CvystnhAvfxXgo8IeB0RJb756 tmkoCwS6mCsfDsGkKuqdIki7sI2ZvvWkJdlFycUOg0a3x4qPrAx7H8pQWLUlqUVmz7WJz7J2x 9U6EgGHGfbRGChSIXlC+k/hgC9elVaFxvglxt6rRMmLWCdxiZB+gc08c424vcxvKmQoCiEvb6 O18IU44HxoJvzE2c9vqxixqQVD270d0llT2nVC6sttYEWSnRCuunYHpz3jMASi5f1Go6vBeFk FnLinZrL3+lAZxfAmeqTuZcRKDlxaOr7CNIOVfOMXEqlgVjZxeYyeK7s0E3g/BIGNCLFfIowO 9BYD8Z/GP02BL5iEgbWzQEvHxJVfgHaWIBOCqIKijKbR0qfoAKbMadlXhVMJrTBiOYaIjY0K7 EAZC2DEw+NWpaF7IruG5UtrcWY9wss/DDXQjtXdSmx5ZMPuYqaWVfI2G3NtxltfixTyF746NV Ywqr/TYgQ+mpKAx4M43yDfY5blbObRrG6Sj6/VtYUmXXtdy2Ne6tySPU2j54Idd035TCnlsab VJ4HkulU4ZETqTh1NQhE1OYJUpkUAwyRFGerJNqSZVCDCtvF+qMC43JsuznqbqH68cxK9B4nC FY693+70sX1H0icDyCRtRm2Ecdc5g5YPW9vzfE5oqYdaVeNqXVV/39T30/y665K3IY5GO1/Jw Pnkb3jGAmhFjn9B9BbPdtRBwDH1NTcuFtg6Sf4uUEWjR0AIQfFrmvdj4FY3n8Gx0j+kJ0lFk8 lk1IAzuPtP441C8CG Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org The WPCM450 AIC ("Advanced Interrupt Controller") is the interrupt controller found in the Nuvoton WPCM450 SoC and other Winbond/Nuvoton SoCs. The list of registers if based on the AMI vendor kernel and the Nuvoton W90N745 datasheet. Although the hardware supports other interrupt modes, the driver only supports high-level interrupts at the moment, because other modes could not be tested so far. Signed-off-by: Jonathan Neusch=C3=A4fer =2D-- v2: - Rename IRQS macro to AIC_NUM_IRQS - Fix IRQ range check - Use linux/printk.h header instead of linux/console.h - Add AIC_SCR_PRIORITY_MASK constant - Add missing register descriptions - Remove superfluous printk about IRQ flow type mismatch - Use BIT() macro - Rename _ack function to _eoi for accuracy, and use handle_fasteoi_irq =2D-- arch/arm/mach-npcm/Kconfig | 1 + drivers/irqchip/Kconfig | 6 ++ drivers/irqchip/Makefile | 1 + drivers/irqchip/irq-wpcm450-aic.c | 161 ++++++++++++++++++++++++++++++ 4 files changed, 169 insertions(+) create mode 100644 drivers/irqchip/irq-wpcm450-aic.c diff --git a/arch/arm/mach-npcm/Kconfig b/arch/arm/mach-npcm/Kconfig index 658c8efb4ca14..a71cf1d189ae5 100644 =2D-- a/arch/arm/mach-npcm/Kconfig +++ b/arch/arm/mach-npcm/Kconfig @@ -10,6 +10,7 @@ config ARCH_WPCM450 bool "Support for WPCM450 BMC (Hermon)" depends on ARCH_MULTI_V5 select CPU_ARM926T + select WPCM450_AIC select NPCM7XX_TIMER help General support for WPCM450 BMC (Hermon). diff --git a/drivers/irqchip/Kconfig b/drivers/irqchip/Kconfig index e74fa206240a1..baf4efec31c67 100644 =2D-- a/drivers/irqchip/Kconfig +++ b/drivers/irqchip/Kconfig @@ -586,4 +586,10 @@ config MST_IRQ help Support MStar Interrupt Controller. +config WPCM450_AIC + bool "Nuvoton WPCM450 Advanced Interrupt Controller" + depends on ARCH_WPCM450 || COMPILE_TEST + help + Support for the interrupt controller in the Nuvoton WPCM450 BMC SoC. + endmenu diff --git a/drivers/irqchip/Makefile b/drivers/irqchip/Makefile index c59b95a0532c9..bef57937e7296 100644 =2D-- a/drivers/irqchip/Makefile +++ b/drivers/irqchip/Makefile @@ -113,3 +113,4 @@ obj-$(CONFIG_LOONGSON_PCH_MSI) +=3D irq-loongson-pch-= msi.o obj-$(CONFIG_MST_IRQ) +=3D irq-mst-intc.o obj-$(CONFIG_SL28CPLD_INTC) +=3D irq-sl28cpld.o obj-$(CONFIG_MACH_REALTEK_RTL) +=3D irq-realtek-rtl.o +obj-$(CONFIG_WPCM450_AIC) +=3D irq-wpcm450-aic.o diff --git a/drivers/irqchip/irq-wpcm450-aic.c b/drivers/irqchip/irq-wpcm4= 50-aic.c new file mode 100644 index 0000000000000..f3ac392d5bc87 =2D-- /dev/null +++ b/drivers/irqchip/irq-wpcm450-aic.c @@ -0,0 +1,161 @@ +// SPDX-License-Identifier: GPL-2.0-only +// Copyright 2021 Jonathan Neusch=C3=A4fer + +#include +#include +#include +#include + +#include + +#define AIC_SCR(x) ((x)*4) /* Source control registers */ +#define AIC_GEN 0x84 /* Interrupt group enable control register */ +#define AIC_GRSR 0x88 /* Interrupt group raw status register */ +#define AIC_IRSR 0x100 /* Interrupt raw status register */ +#define AIC_IASR 0x104 /* Interrupt active status register */ +#define AIC_ISR 0x108 /* Interrupt status register */ +#define AIC_IPER 0x10c /* Interrupt priority encoding register */ +#define AIC_ISNR 0x110 /* Interrupt source number register */ +#define AIC_IMR 0x114 /* Interrupt mask register */ +#define AIC_OISR 0x118 /* Output interrupt status register */ +#define AIC_MECR 0x120 /* Mask enable command register */ +#define AIC_MDCR 0x124 /* Mask disable command register */ +#define AIC_SSCR 0x128 /* Source set command register */ +#define AIC_SCCR 0x12c /* Source clear command register */ +#define AIC_EOSCR 0x130 /* End of service command register */ + +#define AIC_SCR_SRCTYPE_LOW_LEVEL (0 << 6) +#define AIC_SCR_SRCTYPE_HIGH_LEVEL (1 << 6) +#define AIC_SCR_SRCTYPE_NEG_EDGE (2 << 6) +#define AIC_SCR_SRCTYPE_POS_EDGE (3 << 6) +#define AIC_SCR_PRIORITY(x) (x) +#define AIC_SCR_PRIORITY_MASK 0x7 + +#define AIC_NUM_IRQS 32 + +struct wpcm450_aic { + void __iomem *regs; + struct irq_domain *domain; +}; + +static struct wpcm450_aic *aic; + +static void wpcm450_aic_init_hw(void) +{ + int i; + + /* Disable (mask) all interrupts */ + writel(0xffffffff, aic->regs + AIC_MDCR); + + /* + * Make sure the interrupt controller is ready to serve new interrupts. + * Reading from IPER indicates that the nIRQ signal may be deasserted, + * and writing to EOSCR indicates that interrupt handling has finished. + */ + readl(aic->regs + AIC_IPER); + writel(0, aic->regs + AIC_EOSCR); + + /* Initialize trigger mode and priority of each interrupt source */ + for (i =3D 0; i < AIC_NUM_IRQS; i++) + writel(AIC_SCR_SRCTYPE_HIGH_LEVEL | AIC_SCR_PRIORITY(7), + aic->regs + AIC_SCR(i)); +} + +static void __exception_irq_entry wpcm450_aic_handle_irq(struct pt_regs *= regs) +{ + int hwirq; + + /* Determine the interrupt source */ + /* Read IPER to signal that nIRQ can be de-asserted */ + hwirq =3D readl(aic->regs + AIC_IPER) / 4; + + handle_domain_irq(aic->domain, hwirq, regs); +} + +static void wpcm450_aic_eoi(struct irq_data *d) +{ + /* Signal end-of-service */ + writel(0, aic->regs + AIC_EOSCR); +} + +static void wpcm450_aic_mask(struct irq_data *d) +{ + unsigned int mask =3D BIT(d->hwirq); + + /* Disable (mask) the interrupt */ + writel(mask, aic->regs + AIC_MDCR); +} + +static void wpcm450_aic_unmask(struct irq_data *d) +{ + unsigned int mask =3D BIT(d->hwirq); + + /* Enable (unmask) the interrupt */ + writel(mask, aic->regs + AIC_MECR); +} + +static int wpcm450_aic_set_type(struct irq_data *d, unsigned int flow_typ= e) +{ + /* + * The hardware supports high/low level, as well as rising/falling edge + * modes, and the DT binding accommodates for that, but as long as + * other modes than high level mode are not used and can't be tested, + * they are rejected in this driver. + */ + if ((flow_type & IRQ_TYPE_SENSE_MASK) !=3D IRQ_TYPE_LEVEL_HIGH) + return -EINVAL; + + return 0; +} + +static struct irq_chip wpcm450_aic_chip =3D { + .name =3D "wpcm450-aic", + .irq_eoi =3D wpcm450_aic_eoi, + .irq_mask =3D wpcm450_aic_mask, + .irq_unmask =3D wpcm450_aic_unmask, + .irq_set_type =3D wpcm450_aic_set_type, +}; + +static int wpcm450_aic_map(struct irq_domain *d, unsigned int irq, irq_hw= _number_t hwirq) +{ + if (hwirq >=3D AIC_NUM_IRQS) + return -EPERM; + + irq_set_chip_and_handler(irq, &wpcm450_aic_chip, handle_fasteoi_irq); + irq_set_chip_data(irq, aic); + irq_set_probe(irq); + + return 0; +} + +static const struct irq_domain_ops wpcm450_aic_ops =3D { + .map =3D wpcm450_aic_map, + .xlate =3D irq_domain_xlate_twocell, +}; + +static int __init wpcm450_aic_of_init(struct device_node *node, + struct device_node *parent) +{ + if (parent) + return -EINVAL; + + aic =3D kzalloc(sizeof(*aic), GFP_KERNEL); + if (!aic) + return -ENOMEM; + + aic->regs =3D of_iomap(node, 0); + if (!aic->regs) { + pr_err("Failed to map WPCM450 AIC registers\n"); + return -ENOMEM; + } + + wpcm450_aic_init_hw(); + + set_handle_irq(wpcm450_aic_handle_irq); + + aic->domain =3D irq_domain_add_linear(node, AIC_NUM_IRQS, &wpcm450_aic_o= ps, aic); + + return 0; +} + +IRQCHIP_DECLARE(wpcm450_aic, "nuvoton,wpcm450-aic", wpcm450_aic_of_init); =2D- 2.30.2 From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-13.6 required=3.0 tests=BAYES_00,DKIM_INVALID, DKIM_SIGNED,FREEMAIL_FORGED_FROMDOMAIN,FREEMAIL_FROM, HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_CR_TRAILER,INCLUDES_PATCH, MAILING_LIST_MULTI,SPF_HELO_NONE,SPF_PASS,USER_AGENT_GIT autolearn=unavailable autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 2DE7CC433B4 for ; Tue, 6 Apr 2021 12:12:36 +0000 (UTC) Received: from lists.ozlabs.org (lists.ozlabs.org [112.213.38.117]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id A4961613BD for ; Tue, 6 Apr 2021 12:12:35 +0000 (UTC) DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org A4961613BD Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=gmx.net Authentication-Results: mail.kernel.org; spf=pass smtp.mailfrom=openbmc-bounces+openbmc=archiver.kernel.org@lists.ozlabs.org Received: from boromir.ozlabs.org (localhost [IPv6:::1]) by lists.ozlabs.org (Postfix) with ESMTP id 4FF5xt251cz3bpX for ; Tue, 6 Apr 2021 22:12:34 +1000 (AEST) Authentication-Results: lists.ozlabs.org; dkim=fail reason="signature verification failed" (1024-bit key; secure) header.d=gmx.net header.i=@gmx.net header.a=rsa-sha256 header.s=badeba3b8450 header.b=RaH/JCpV; dkim-atps=neutral Authentication-Results: lists.ozlabs.org; spf=pass (sender SPF authorized) smtp.mailfrom=gmx.net (client-ip=212.227.17.22; helo=mout.gmx.net; envelope-from=j.neuschaefer@gmx.net; receiver=) Authentication-Results: lists.ozlabs.org; dkim=pass (1024-bit key; secure) header.d=gmx.net header.i=@gmx.net header.a=rsa-sha256 header.s=badeba3b8450 header.b=RaH/JCpV; dkim-atps=neutral Received: from mout.gmx.net (mout.gmx.net [212.227.17.22]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange ECDHE (P-256) server-signature RSA-PSS (2048 bits) server-digest SHA256) (No client certificate requested) by lists.ozlabs.org (Postfix) with ESMTPS id 4FF5wK4751z3brb for ; Tue, 6 Apr 2021 22:11:13 +1000 (AEST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=gmx.net; s=badeba3b8450; t=1617711051; bh=FYOblBUbHRlSqo0KG/HksG7r9RNT7O0AdZ2/oD/Ognw=; h=X-UI-Sender-Class:From:To:Cc:Subject:Date:In-Reply-To:References; b=RaH/JCpVSXdwQjn+FNBZ/SQLlrLqpd+q3r505SnLpijrBPCWzMGARAvLue/FEcWm/ 83VA1gUHuDSE6bkFhOQtI7WXhk2NvRmBi1scQnx4Fj94alk4+W+nDe41M/PTOYOORn nNq7UK0Ew8wDzcdWtDmUSKYjtr55Mz2IJQIczVOQ= X-UI-Sender-Class: 01bb95c1-4bf8-414a-932a-4f6e2808ef9c Received: from longitude ([37.201.215.134]) by mail.gmx.net (mrgmx104 [212.227.17.168]) with ESMTPSA (Nemesis) id 1MRTRN-1lFfVW1NnZ-00NPRq; Tue, 06 Apr 2021 14:10:51 +0200 From: =?UTF-8?q?Jonathan=20Neusch=C3=A4fer?= To: openbmc@lists.ozlabs.org Subject: [PATCH v2 06/10] irqchip: Add driver for WPCM450 interrupt controller Date: Tue, 6 Apr 2021 14:09:17 +0200 Message-Id: <20210406120921.2484986-7-j.neuschaefer@gmx.net> X-Mailer: git-send-email 2.30.2 In-Reply-To: <20210406120921.2484986-1-j.neuschaefer@gmx.net> References: <20210406120921.2484986-1-j.neuschaefer@gmx.net> MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: quoted-printable X-Provags-ID: V03:K1:hefIZlOtQ+LbUsf9BJMTwfPpAhYwakBaowyBoCpHN/A5qME7nVV rDAsFv0ZibsTdppttyGMkqh81M7g6z9CtYIgiOpTxybu7hPI8crW3LRsZMmA571f8l+IxKw vRWo/zEhH0YknrATgoKP6qA5kBVDSBegfDwrOnpaqZLujH5Jt1Llu7BcFmGpthLUrwjFB16 xKbDnu8zAvDaUV0orGhiQ== X-UI-Out-Filterresults: notjunk:1;V03:K0:zwygWbOrTOo=:HtR7OlXL/+jYezqulrWYYL ThpapzqeSaNDM3oVxkecDOeWVEkqorKyAU9ye5hXg5pSA3j9kmIlfGwpynZWklNKua8HObrjl NvXH6K3EEzIZZStnS3anOUnZv85jH8RyU4P/9ztaBcRooUr8XXjm39JBQtHwk5y6MiCga6ToA YqSumWPu2VO1L4odTw+V4qoGx9npaQ9BjLap0DleWKV5o3Si0L9ykflZbCEfxOxkbAoZpOYlz s4SXUjRzowamINhZAqPqkYz0OTw7wqydiSIapkTaTMGCXo5RwvS45sY05bV9FRu5mXGTzeuql aYEdT6g86mH3f2hUHSfdvnWik7dN8g88p595O8945v8DBS7X7mXJA3B3YpzNK5Mi2FtHguxgl V4pz9+TDaxHO0JY/I1OkMA18MEyamVN7CwEqVSc2Zrm34rres19qLHd2V2PQx32bI4qQAElO6 osibLYsj3JUtEgDIwvMeqYaIJtCkkyTLeUGHc3smpj1kFnP3CvystnhAvfxXgo8IeB0RJb756 tmkoCwS6mCsfDsGkKuqdIki7sI2ZvvWkJdlFycUOg0a3x4qPrAx7H8pQWLUlqUVmz7WJz7J2x 9U6EgGHGfbRGChSIXlC+k/hgC9elVaFxvglxt6rRMmLWCdxiZB+gc08c424vcxvKmQoCiEvb6 O18IU44HxoJvzE2c9vqxixqQVD270d0llT2nVC6sttYEWSnRCuunYHpz3jMASi5f1Go6vBeFk FnLinZrL3+lAZxfAmeqTuZcRKDlxaOr7CNIOVfOMXEqlgVjZxeYyeK7s0E3g/BIGNCLFfIowO 9BYD8Z/GP02BL5iEgbWzQEvHxJVfgHaWIBOCqIKijKbR0qfoAKbMadlXhVMJrTBiOYaIjY0K7 EAZC2DEw+NWpaF7IruG5UtrcWY9wss/DDXQjtXdSmx5ZMPuYqaWVfI2G3NtxltfixTyF746NV Ywqr/TYgQ+mpKAx4M43yDfY5blbObRrG6Sj6/VtYUmXXtdy2Ne6tySPU2j54Idd035TCnlsab VJ4HkulU4ZETqTh1NQhE1OYJUpkUAwyRFGerJNqSZVCDCtvF+qMC43JsuznqbqH68cxK9B4nC FY693+70sX1H0icDyCRtRm2Ecdc5g5YPW9vzfE5oqYdaVeNqXVV/39T30/y665K3IY5GO1/Jw Pnkb3jGAmhFjn9B9BbPdtRBwDH1NTcuFtg6Sf4uUEWjR0AIQfFrmvdj4FY3n8Gx0j+kJ0lFk8 lk1IAzuPtP441C8CG X-BeenThere: openbmc@lists.ozlabs.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: Development list for OpenBMC List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: devicetree@vger.kernel.org, Tomer Maimon , Avi Fishman , Patrick Venture , =?UTF-8?q?Jonathan=20Neusch=C3=A4fer?= , linux-kernel@vger.kernel.org, Marc Zyngier , Russell King , Thomas Gleixner , Tali Perry , linux-arm-kernel@lists.infradead.org, Benjamin Fair Errors-To: openbmc-bounces+openbmc=archiver.kernel.org@lists.ozlabs.org Sender: "openbmc" The WPCM450 AIC ("Advanced Interrupt Controller") is the interrupt controller found in the Nuvoton WPCM450 SoC and other Winbond/Nuvoton SoCs. The list of registers if based on the AMI vendor kernel and the Nuvoton W90N745 datasheet. Although the hardware supports other interrupt modes, the driver only supports high-level interrupts at the moment, because other modes could not be tested so far. Signed-off-by: Jonathan Neusch=C3=A4fer =2D-- v2: - Rename IRQS macro to AIC_NUM_IRQS - Fix IRQ range check - Use linux/printk.h header instead of linux/console.h - Add AIC_SCR_PRIORITY_MASK constant - Add missing register descriptions - Remove superfluous printk about IRQ flow type mismatch - Use BIT() macro - Rename _ack function to _eoi for accuracy, and use handle_fasteoi_irq =2D-- arch/arm/mach-npcm/Kconfig | 1 + drivers/irqchip/Kconfig | 6 ++ drivers/irqchip/Makefile | 1 + drivers/irqchip/irq-wpcm450-aic.c | 161 ++++++++++++++++++++++++++++++ 4 files changed, 169 insertions(+) create mode 100644 drivers/irqchip/irq-wpcm450-aic.c diff --git a/arch/arm/mach-npcm/Kconfig b/arch/arm/mach-npcm/Kconfig index 658c8efb4ca14..a71cf1d189ae5 100644 =2D-- a/arch/arm/mach-npcm/Kconfig +++ b/arch/arm/mach-npcm/Kconfig @@ -10,6 +10,7 @@ config ARCH_WPCM450 bool "Support for WPCM450 BMC (Hermon)" depends on ARCH_MULTI_V5 select CPU_ARM926T + select WPCM450_AIC select NPCM7XX_TIMER help General support for WPCM450 BMC (Hermon). diff --git a/drivers/irqchip/Kconfig b/drivers/irqchip/Kconfig index e74fa206240a1..baf4efec31c67 100644 =2D-- a/drivers/irqchip/Kconfig +++ b/drivers/irqchip/Kconfig @@ -586,4 +586,10 @@ config MST_IRQ help Support MStar Interrupt Controller. +config WPCM450_AIC + bool "Nuvoton WPCM450 Advanced Interrupt Controller" + depends on ARCH_WPCM450 || COMPILE_TEST + help + Support for the interrupt controller in the Nuvoton WPCM450 BMC SoC. + endmenu diff --git a/drivers/irqchip/Makefile b/drivers/irqchip/Makefile index c59b95a0532c9..bef57937e7296 100644 =2D-- a/drivers/irqchip/Makefile +++ b/drivers/irqchip/Makefile @@ -113,3 +113,4 @@ obj-$(CONFIG_LOONGSON_PCH_MSI) +=3D irq-loongson-pch-= msi.o obj-$(CONFIG_MST_IRQ) +=3D irq-mst-intc.o obj-$(CONFIG_SL28CPLD_INTC) +=3D irq-sl28cpld.o obj-$(CONFIG_MACH_REALTEK_RTL) +=3D irq-realtek-rtl.o +obj-$(CONFIG_WPCM450_AIC) +=3D irq-wpcm450-aic.o diff --git a/drivers/irqchip/irq-wpcm450-aic.c b/drivers/irqchip/irq-wpcm4= 50-aic.c new file mode 100644 index 0000000000000..f3ac392d5bc87 =2D-- /dev/null +++ b/drivers/irqchip/irq-wpcm450-aic.c @@ -0,0 +1,161 @@ +// SPDX-License-Identifier: GPL-2.0-only +// Copyright 2021 Jonathan Neusch=C3=A4fer + +#include +#include +#include +#include + +#include + +#define AIC_SCR(x) ((x)*4) /* Source control registers */ +#define AIC_GEN 0x84 /* Interrupt group enable control register */ +#define AIC_GRSR 0x88 /* Interrupt group raw status register */ +#define AIC_IRSR 0x100 /* Interrupt raw status register */ +#define AIC_IASR 0x104 /* Interrupt active status register */ +#define AIC_ISR 0x108 /* Interrupt status register */ +#define AIC_IPER 0x10c /* Interrupt priority encoding register */ +#define AIC_ISNR 0x110 /* Interrupt source number register */ +#define AIC_IMR 0x114 /* Interrupt mask register */ +#define AIC_OISR 0x118 /* Output interrupt status register */ +#define AIC_MECR 0x120 /* Mask enable command register */ +#define AIC_MDCR 0x124 /* Mask disable command register */ +#define AIC_SSCR 0x128 /* Source set command register */ +#define AIC_SCCR 0x12c /* Source clear command register */ +#define AIC_EOSCR 0x130 /* End of service command register */ + +#define AIC_SCR_SRCTYPE_LOW_LEVEL (0 << 6) +#define AIC_SCR_SRCTYPE_HIGH_LEVEL (1 << 6) +#define AIC_SCR_SRCTYPE_NEG_EDGE (2 << 6) +#define AIC_SCR_SRCTYPE_POS_EDGE (3 << 6) +#define AIC_SCR_PRIORITY(x) (x) +#define AIC_SCR_PRIORITY_MASK 0x7 + +#define AIC_NUM_IRQS 32 + +struct wpcm450_aic { + void __iomem *regs; + struct irq_domain *domain; +}; + +static struct wpcm450_aic *aic; + +static void wpcm450_aic_init_hw(void) +{ + int i; + + /* Disable (mask) all interrupts */ + writel(0xffffffff, aic->regs + AIC_MDCR); + + /* + * Make sure the interrupt controller is ready to serve new interrupts. + * Reading from IPER indicates that the nIRQ signal may be deasserted, + * and writing to EOSCR indicates that interrupt handling has finished. + */ + readl(aic->regs + AIC_IPER); + writel(0, aic->regs + AIC_EOSCR); + + /* Initialize trigger mode and priority of each interrupt source */ + for (i =3D 0; i < AIC_NUM_IRQS; i++) + writel(AIC_SCR_SRCTYPE_HIGH_LEVEL | AIC_SCR_PRIORITY(7), + aic->regs + AIC_SCR(i)); +} + +static void __exception_irq_entry wpcm450_aic_handle_irq(struct pt_regs *= regs) +{ + int hwirq; + + /* Determine the interrupt source */ + /* Read IPER to signal that nIRQ can be de-asserted */ + hwirq =3D readl(aic->regs + AIC_IPER) / 4; + + handle_domain_irq(aic->domain, hwirq, regs); +} + +static void wpcm450_aic_eoi(struct irq_data *d) +{ + /* Signal end-of-service */ + writel(0, aic->regs + AIC_EOSCR); +} + +static void wpcm450_aic_mask(struct irq_data *d) +{ + unsigned int mask =3D BIT(d->hwirq); + + /* Disable (mask) the interrupt */ + writel(mask, aic->regs + AIC_MDCR); +} + +static void wpcm450_aic_unmask(struct irq_data *d) +{ + unsigned int mask =3D BIT(d->hwirq); + + /* Enable (unmask) the interrupt */ + writel(mask, aic->regs + AIC_MECR); +} + +static int wpcm450_aic_set_type(struct irq_data *d, unsigned int flow_typ= e) +{ + /* + * The hardware supports high/low level, as well as rising/falling edge + * modes, and the DT binding accommodates for that, but as long as + * other modes than high level mode are not used and can't be tested, + * they are rejected in this driver. + */ + if ((flow_type & IRQ_TYPE_SENSE_MASK) !=3D IRQ_TYPE_LEVEL_HIGH) + return -EINVAL; + + return 0; +} + +static struct irq_chip wpcm450_aic_chip =3D { + .name =3D "wpcm450-aic", + .irq_eoi =3D wpcm450_aic_eoi, + .irq_mask =3D wpcm450_aic_mask, + .irq_unmask =3D wpcm450_aic_unmask, + .irq_set_type =3D wpcm450_aic_set_type, +}; + +static int wpcm450_aic_map(struct irq_domain *d, unsigned int irq, irq_hw= _number_t hwirq) +{ + if (hwirq >=3D AIC_NUM_IRQS) + return -EPERM; + + irq_set_chip_and_handler(irq, &wpcm450_aic_chip, handle_fasteoi_irq); + irq_set_chip_data(irq, aic); + irq_set_probe(irq); + + return 0; +} + +static const struct irq_domain_ops wpcm450_aic_ops =3D { + .map =3D wpcm450_aic_map, + .xlate =3D irq_domain_xlate_twocell, +}; + +static int __init wpcm450_aic_of_init(struct device_node *node, + struct device_node *parent) +{ + if (parent) + return -EINVAL; + + aic =3D kzalloc(sizeof(*aic), GFP_KERNEL); + if (!aic) + return -ENOMEM; + + aic->regs =3D of_iomap(node, 0); + if (!aic->regs) { + pr_err("Failed to map WPCM450 AIC registers\n"); + return -ENOMEM; + } + + wpcm450_aic_init_hw(); + + set_handle_irq(wpcm450_aic_handle_irq); + + aic->domain =3D irq_domain_add_linear(node, AIC_NUM_IRQS, &wpcm450_aic_o= ps, aic); + + return 0; +} + +IRQCHIP_DECLARE(wpcm450_aic, "nuvoton,wpcm450-aic", wpcm450_aic_of_init); =2D- 2.30.2 From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-13.8 required=3.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,FREEMAIL_FORGED_FROMDOMAIN,FREEMAIL_FROM, HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_CR_TRAILER,INCLUDES_PATCH, MAILING_LIST_MULTI,SPF_HELO_NONE,SPF_PASS,USER_AGENT_GIT autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 60A33C433ED for ; Tue, 6 Apr 2021 12:13:48 +0000 (UTC) Received: from desiato.infradead.org (desiato.infradead.org [90.155.92.199]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 94E31613C4 for ; Tue, 6 Apr 2021 12:13:47 +0000 (UTC) DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org 94E31613C4 Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=gmx.net Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=desiato.20200630; h=Sender:Content-Transfer-Encoding :Content-Type:List-Subscribe:List-Help:List-Post:List-Archive: List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To:Message-Id:Date: Subject:Cc:To:From:Reply-To:Content-ID:Content-Description:Resent-Date: Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Owner; bh=DM86fiu5ZEgui/rjnIhTHv8XLCZEKLqQQGcwZmeOoQs=; b=bqTJ+w+O3niINmD8pKfc/zM7M luIjypzCSBmM/6qFm8oyvzxMnBlF19GirFHV3NmntGS2vKvbX9GU/dRAXHhJdweN/OVcDjBfVZFMi tAKyMXeSXJq0qp2W80vVYYie3jA4wON6wXOss8TRxEQCeYdqcNyNjeTASAMNadeuvqEEglgH1YaAI zd/Ni8JpWb4FLGBF/lceuySX9gFZ8aemAIHeouP/c/dsVcaaHqz+C1pTTD5COluzmX1UGDI///PN1 qiUFPotPTJutGngIYCXxdv0hyzN36eO8n8f37r/vhU2oQiOABKgkXgp1Dna8Cp1jmsIdqdLMmGcUm 1R76iFPyA==; Received: from localhost ([::1] helo=desiato.infradead.org) by desiato.infradead.org with esmtp (Exim 4.94 #2 (Red Hat Linux)) id 1lTkY7-002WEg-Ao; Tue, 06 Apr 2021 12:11:15 +0000 Received: from mout.gmx.net ([212.227.17.22]) by desiato.infradead.org with esmtps (Exim 4.94 #2 (Red Hat Linux)) id 1lTkXv-002WAt-N5 for linux-arm-kernel@lists.infradead.org; Tue, 06 Apr 2021 12:11:06 +0000 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=gmx.net; s=badeba3b8450; t=1617711051; bh=FYOblBUbHRlSqo0KG/HksG7r9RNT7O0AdZ2/oD/Ognw=; h=X-UI-Sender-Class:From:To:Cc:Subject:Date:In-Reply-To:References; b=RaH/JCpVSXdwQjn+FNBZ/SQLlrLqpd+q3r505SnLpijrBPCWzMGARAvLue/FEcWm/ 83VA1gUHuDSE6bkFhOQtI7WXhk2NvRmBi1scQnx4Fj94alk4+W+nDe41M/PTOYOORn nNq7UK0Ew8wDzcdWtDmUSKYjtr55Mz2IJQIczVOQ= X-UI-Sender-Class: 01bb95c1-4bf8-414a-932a-4f6e2808ef9c Received: from longitude ([37.201.215.134]) by mail.gmx.net (mrgmx104 [212.227.17.168]) with ESMTPSA (Nemesis) id 1MRTRN-1lFfVW1NnZ-00NPRq; Tue, 06 Apr 2021 14:10:51 +0200 From: =?UTF-8?q?Jonathan=20Neusch=C3=A4fer?= To: openbmc@lists.ozlabs.org Cc: Tomer Maimon , Joel Stanley , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, =?UTF-8?q?Jonathan=20Neusch=C3=A4fer?= , Avi Fishman , Tali Perry , Patrick Venture , Nancy Yuen , Benjamin Fair , Russell King , Thomas Gleixner , Marc Zyngier Subject: [PATCH v2 06/10] irqchip: Add driver for WPCM450 interrupt controller Date: Tue, 6 Apr 2021 14:09:17 +0200 Message-Id: <20210406120921.2484986-7-j.neuschaefer@gmx.net> X-Mailer: git-send-email 2.30.2 In-Reply-To: <20210406120921.2484986-1-j.neuschaefer@gmx.net> References: <20210406120921.2484986-1-j.neuschaefer@gmx.net> MIME-Version: 1.0 X-Provags-ID: V03:K1:hefIZlOtQ+LbUsf9BJMTwfPpAhYwakBaowyBoCpHN/A5qME7nVV rDAsFv0ZibsTdppttyGMkqh81M7g6z9CtYIgiOpTxybu7hPI8crW3LRsZMmA571f8l+IxKw vRWo/zEhH0YknrATgoKP6qA5kBVDSBegfDwrOnpaqZLujH5Jt1Llu7BcFmGpthLUrwjFB16 xKbDnu8zAvDaUV0orGhiQ== X-UI-Out-Filterresults: notjunk:1;V03:K0:zwygWbOrTOo=:HtR7OlXL/+jYezqulrWYYL ThpapzqeSaNDM3oVxkecDOeWVEkqorKyAU9ye5hXg5pSA3j9kmIlfGwpynZWklNKua8HObrjl NvXH6K3EEzIZZStnS3anOUnZv85jH8RyU4P/9ztaBcRooUr8XXjm39JBQtHwk5y6MiCga6ToA YqSumWPu2VO1L4odTw+V4qoGx9npaQ9BjLap0DleWKV5o3Si0L9ykflZbCEfxOxkbAoZpOYlz s4SXUjRzowamINhZAqPqkYz0OTw7wqydiSIapkTaTMGCXo5RwvS45sY05bV9FRu5mXGTzeuql aYEdT6g86mH3f2hUHSfdvnWik7dN8g88p595O8945v8DBS7X7mXJA3B3YpzNK5Mi2FtHguxgl V4pz9+TDaxHO0JY/I1OkMA18MEyamVN7CwEqVSc2Zrm34rres19qLHd2V2PQx32bI4qQAElO6 osibLYsj3JUtEgDIwvMeqYaIJtCkkyTLeUGHc3smpj1kFnP3CvystnhAvfxXgo8IeB0RJb756 tmkoCwS6mCsfDsGkKuqdIki7sI2ZvvWkJdlFycUOg0a3x4qPrAx7H8pQWLUlqUVmz7WJz7J2x 9U6EgGHGfbRGChSIXlC+k/hgC9elVaFxvglxt6rRMmLWCdxiZB+gc08c424vcxvKmQoCiEvb6 O18IU44HxoJvzE2c9vqxixqQVD270d0llT2nVC6sttYEWSnRCuunYHpz3jMASi5f1Go6vBeFk FnLinZrL3+lAZxfAmeqTuZcRKDlxaOr7CNIOVfOMXEqlgVjZxeYyeK7s0E3g/BIGNCLFfIowO 9BYD8Z/GP02BL5iEgbWzQEvHxJVfgHaWIBOCqIKijKbR0qfoAKbMadlXhVMJrTBiOYaIjY0K7 EAZC2DEw+NWpaF7IruG5UtrcWY9wss/DDXQjtXdSmx5ZMPuYqaWVfI2G3NtxltfixTyF746NV Ywqr/TYgQ+mpKAx4M43yDfY5blbObRrG6Sj6/VtYUmXXtdy2Ne6tySPU2j54Idd035TCnlsab VJ4HkulU4ZETqTh1NQhE1OYJUpkUAwyRFGerJNqSZVCDCtvF+qMC43JsuznqbqH68cxK9B4nC FY693+70sX1H0icDyCRtRm2Ecdc5g5YPW9vzfE5oqYdaVeNqXVV/39T30/y665K3IY5GO1/Jw Pnkb3jGAmhFjn9B9BbPdtRBwDH1NTcuFtg6Sf4uUEWjR0AIQfFrmvdj4FY3n8Gx0j+kJ0lFk8 lk1IAzuPtP441C8CG X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20210406_131103_970954_62E1DAFD X-CRM114-Status: GOOD ( 26.53 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: base64 Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org VGhlIFdQQ000NTAgQUlDICgiQWR2YW5jZWQgSW50ZXJydXB0IENvbnRyb2xsZXIiKSBpcyB0aGUg aW50ZXJydXB0CmNvbnRyb2xsZXIgZm91bmQgaW4gdGhlIE51dm90b24gV1BDTTQ1MCBTb0MgYW5k IG90aGVyIFdpbmJvbmQvTnV2b3RvbgpTb0NzLgoKVGhlIGxpc3Qgb2YgcmVnaXN0ZXJzIGlmIGJh c2VkIG9uIHRoZSBBTUkgdmVuZG9yIGtlcm5lbCBhbmQgdGhlCk51dm90b24gVzkwTjc0NSBkYXRh c2hlZXQuCgpBbHRob3VnaCB0aGUgaGFyZHdhcmUgc3VwcG9ydHMgb3RoZXIgaW50ZXJydXB0IG1v ZGVzLCB0aGUgZHJpdmVyIG9ubHkKc3VwcG9ydHMgaGlnaC1sZXZlbCBpbnRlcnJ1cHRzIGF0IHRo ZSBtb21lbnQsIGJlY2F1c2Ugb3RoZXIgbW9kZXMgY291bGQKbm90IGJlIHRlc3RlZCBzbyBmYXIu CgpTaWduZWQtb2ZmLWJ5OiBKb25hdGhhbiBOZXVzY2jDpGZlciA8ai5uZXVzY2hhZWZlckBnbXgu bmV0PgotLS0KCnYyOgotIFJlbmFtZSBJUlFTIG1hY3JvIHRvIEFJQ19OVU1fSVJRUwotIEZpeCBJ UlEgcmFuZ2UgY2hlY2sKLSBVc2UgbGludXgvcHJpbnRrLmggaGVhZGVyIGluc3RlYWQgb2YgbGlu dXgvY29uc29sZS5oCi0gQWRkIEFJQ19TQ1JfUFJJT1JJVFlfTUFTSyBjb25zdGFudAotIEFkZCBt aXNzaW5nIHJlZ2lzdGVyIGRlc2NyaXB0aW9ucwotIFJlbW92ZSBzdXBlcmZsdW91cyBwcmludGsg YWJvdXQgSVJRIGZsb3cgdHlwZSBtaXNtYXRjaAotIFVzZSBCSVQoKSBtYWNybwotIFJlbmFtZSBf YWNrIGZ1bmN0aW9uIHRvIF9lb2kgZm9yIGFjY3VyYWN5LCBhbmQgdXNlIGhhbmRsZV9mYXN0ZW9p X2lycQotLS0KIGFyY2gvYXJtL21hY2gtbnBjbS9LY29uZmlnICAgICAgICB8ICAgMSArCiBkcml2 ZXJzL2lycWNoaXAvS2NvbmZpZyAgICAgICAgICAgfCAgIDYgKysKIGRyaXZlcnMvaXJxY2hpcC9N YWtlZmlsZSAgICAgICAgICB8ICAgMSArCiBkcml2ZXJzL2lycWNoaXAvaXJxLXdwY200NTAtYWlj LmMgfCAxNjEgKysrKysrKysrKysrKysrKysrKysrKysrKysrKysrCiA0IGZpbGVzIGNoYW5nZWQs IDE2OSBpbnNlcnRpb25zKCspCiBjcmVhdGUgbW9kZSAxMDA2NDQgZHJpdmVycy9pcnFjaGlwL2ly cS13cGNtNDUwLWFpYy5jCgpkaWZmIC0tZ2l0IGEvYXJjaC9hcm0vbWFjaC1ucGNtL0tjb25maWcg Yi9hcmNoL2FybS9tYWNoLW5wY20vS2NvbmZpZwppbmRleCA2NThjOGVmYjRjYTE0Li5hNzFjZjFk MTg5YWU1IDEwMDY0NAotLS0gYS9hcmNoL2FybS9tYWNoLW5wY20vS2NvbmZpZworKysgYi9hcmNo L2FybS9tYWNoLW5wY20vS2NvbmZpZwpAQCAtMTAsNiArMTAsNyBAQCBjb25maWcgQVJDSF9XUENN NDUwCiAJYm9vbCAiU3VwcG9ydCBmb3IgV1BDTTQ1MCBCTUMgKEhlcm1vbikiCiAJZGVwZW5kcyBv biBBUkNIX01VTFRJX1Y1CiAJc2VsZWN0IENQVV9BUk05MjZUCisJc2VsZWN0IFdQQ000NTBfQUlD CiAJc2VsZWN0IE5QQ003WFhfVElNRVIKIAloZWxwCiAJICBHZW5lcmFsIHN1cHBvcnQgZm9yIFdQ Q000NTAgQk1DIChIZXJtb24pLgpkaWZmIC0tZ2l0IGEvZHJpdmVycy9pcnFjaGlwL0tjb25maWcg Yi9kcml2ZXJzL2lycWNoaXAvS2NvbmZpZwppbmRleCBlNzRmYTIwNjI0MGExLi5iYWY0ZWZlYzMx YzY3IDEwMDY0NAotLS0gYS9kcml2ZXJzL2lycWNoaXAvS2NvbmZpZworKysgYi9kcml2ZXJzL2ly cWNoaXAvS2NvbmZpZwpAQCAtNTg2LDQgKzU4NiwxMCBAQCBjb25maWcgTVNUX0lSUQogCWhlbHAK IAkgIFN1cHBvcnQgTVN0YXIgSW50ZXJydXB0IENvbnRyb2xsZXIuCgorY29uZmlnIFdQQ000NTBf QUlDCisJYm9vbCAiTnV2b3RvbiBXUENNNDUwIEFkdmFuY2VkIEludGVycnVwdCBDb250cm9sbGVy IgorCWRlcGVuZHMgb24gQVJDSF9XUENNNDUwIHx8IENPTVBJTEVfVEVTVAorCWhlbHAKKwkgIFN1 cHBvcnQgZm9yIHRoZSBpbnRlcnJ1cHQgY29udHJvbGxlciBpbiB0aGUgTnV2b3RvbiBXUENNNDUw IEJNQyBTb0MuCisKIGVuZG1lbnUKZGlmZiAtLWdpdCBhL2RyaXZlcnMvaXJxY2hpcC9NYWtlZmls ZSBiL2RyaXZlcnMvaXJxY2hpcC9NYWtlZmlsZQppbmRleCBjNTliOTVhMDUzMmM5Li5iZWY1Nzkz N2U3Mjk2IDEwMDY0NAotLS0gYS9kcml2ZXJzL2lycWNoaXAvTWFrZWZpbGUKKysrIGIvZHJpdmVy cy9pcnFjaGlwL01ha2VmaWxlCkBAIC0xMTMsMyArMTEzLDQgQEAgb2JqLSQoQ09ORklHX0xPT05H U09OX1BDSF9NU0kpCQkrPSBpcnEtbG9vbmdzb24tcGNoLW1zaS5vCiBvYmotJChDT05GSUdfTVNU X0lSUSkJCQkrPSBpcnEtbXN0LWludGMubwogb2JqLSQoQ09ORklHX1NMMjhDUExEX0lOVEMpCQkr PSBpcnEtc2wyOGNwbGQubwogb2JqLSQoQ09ORklHX01BQ0hfUkVBTFRFS19SVEwpCQkrPSBpcnEt cmVhbHRlay1ydGwubworb2JqLSQoQ09ORklHX1dQQ000NTBfQUlDKQkJKz0gaXJxLXdwY200NTAt YWljLm8KZGlmZiAtLWdpdCBhL2RyaXZlcnMvaXJxY2hpcC9pcnEtd3BjbTQ1MC1haWMuYyBiL2Ry aXZlcnMvaXJxY2hpcC9pcnEtd3BjbTQ1MC1haWMuYwpuZXcgZmlsZSBtb2RlIDEwMDY0NAppbmRl eCAwMDAwMDAwMDAwMDAwLi5mM2FjMzkyZDViYzg3Ci0tLSAvZGV2L251bGwKKysrIGIvZHJpdmVy cy9pcnFjaGlwL2lycS13cGNtNDUwLWFpYy5jCkBAIC0wLDAgKzEsMTYxIEBACisvLyBTUERYLUxp Y2Vuc2UtSWRlbnRpZmllcjogR1BMLTIuMC1vbmx5CisvLyBDb3B5cmlnaHQgMjAyMSBKb25hdGhh biBOZXVzY2jDpGZlcgorCisjaW5jbHVkZSA8bGludXgvaXJxY2hpcC5oPgorI2luY2x1ZGUgPGxp bnV4L29mX2FkZHJlc3MuaD4KKyNpbmNsdWRlIDxsaW51eC9vZl9pcnEuaD4KKyNpbmNsdWRlIDxs aW51eC9wcmludGsuaD4KKworI2luY2x1ZGUgPGFzbS9leGNlcHRpb24uaD4KKworI2RlZmluZSBB SUNfU0NSKHgpCSgoeCkqNCkJLyogU291cmNlIGNvbnRyb2wgcmVnaXN0ZXJzICovCisjZGVmaW5l IEFJQ19HRU4JCTB4ODQJLyogSW50ZXJydXB0IGdyb3VwIGVuYWJsZSBjb250cm9sIHJlZ2lzdGVy ICovCisjZGVmaW5lIEFJQ19HUlNSCTB4ODgJLyogSW50ZXJydXB0IGdyb3VwIHJhdyBzdGF0dXMg cmVnaXN0ZXIgKi8KKyNkZWZpbmUgQUlDX0lSU1IJMHgxMDAJLyogSW50ZXJydXB0IHJhdyBzdGF0 dXMgcmVnaXN0ZXIgKi8KKyNkZWZpbmUgQUlDX0lBU1IJMHgxMDQJLyogSW50ZXJydXB0IGFjdGl2 ZSBzdGF0dXMgcmVnaXN0ZXIgKi8KKyNkZWZpbmUgQUlDX0lTUgkJMHgxMDgJLyogSW50ZXJydXB0 IHN0YXR1cyByZWdpc3RlciAqLworI2RlZmluZSBBSUNfSVBFUgkweDEwYwkvKiBJbnRlcnJ1cHQg cHJpb3JpdHkgZW5jb2RpbmcgcmVnaXN0ZXIgKi8KKyNkZWZpbmUgQUlDX0lTTlIJMHgxMTAJLyog SW50ZXJydXB0IHNvdXJjZSBudW1iZXIgcmVnaXN0ZXIgKi8KKyNkZWZpbmUgQUlDX0lNUgkJMHgx MTQJLyogSW50ZXJydXB0IG1hc2sgcmVnaXN0ZXIgKi8KKyNkZWZpbmUgQUlDX09JU1IJMHgxMTgJ LyogT3V0cHV0IGludGVycnVwdCBzdGF0dXMgcmVnaXN0ZXIgKi8KKyNkZWZpbmUgQUlDX01FQ1IJ MHgxMjAJLyogTWFzayBlbmFibGUgY29tbWFuZCByZWdpc3RlciAqLworI2RlZmluZSBBSUNfTURD UgkweDEyNAkvKiBNYXNrIGRpc2FibGUgY29tbWFuZCByZWdpc3RlciAqLworI2RlZmluZSBBSUNf U1NDUgkweDEyOAkvKiBTb3VyY2Ugc2V0IGNvbW1hbmQgcmVnaXN0ZXIgKi8KKyNkZWZpbmUgQUlD X1NDQ1IJMHgxMmMJLyogU291cmNlIGNsZWFyIGNvbW1hbmQgcmVnaXN0ZXIgKi8KKyNkZWZpbmUg QUlDX0VPU0NSCTB4MTMwCS8qIEVuZCBvZiBzZXJ2aWNlIGNvbW1hbmQgcmVnaXN0ZXIgKi8KKwor I2RlZmluZSBBSUNfU0NSX1NSQ1RZUEVfTE9XX0xFVkVMCSgwIDw8IDYpCisjZGVmaW5lIEFJQ19T Q1JfU1JDVFlQRV9ISUdIX0xFVkVMCSgxIDw8IDYpCisjZGVmaW5lIEFJQ19TQ1JfU1JDVFlQRV9O RUdfRURHRQkoMiA8PCA2KQorI2RlZmluZSBBSUNfU0NSX1NSQ1RZUEVfUE9TX0VER0UJKDMgPDwg NikKKyNkZWZpbmUgQUlDX1NDUl9QUklPUklUWSh4KQkJKHgpCisjZGVmaW5lIEFJQ19TQ1JfUFJJ T1JJVFlfTUFTSwkJMHg3CisKKyNkZWZpbmUgQUlDX05VTV9JUlFTCQkzMgorCitzdHJ1Y3Qgd3Bj bTQ1MF9haWMgeworCXZvaWQgX19pb21lbSAqcmVnczsKKwlzdHJ1Y3QgaXJxX2RvbWFpbiAqZG9t YWluOworfTsKKworc3RhdGljIHN0cnVjdCB3cGNtNDUwX2FpYyAqYWljOworCitzdGF0aWMgdm9p ZCB3cGNtNDUwX2FpY19pbml0X2h3KHZvaWQpCit7CisJaW50IGk7CisKKwkvKiBEaXNhYmxlICht YXNrKSBhbGwgaW50ZXJydXB0cyAqLworCXdyaXRlbCgweGZmZmZmZmZmLCBhaWMtPnJlZ3MgKyBB SUNfTURDUik7CisKKwkvKgorCSAqIE1ha2Ugc3VyZSB0aGUgaW50ZXJydXB0IGNvbnRyb2xsZXIg aXMgcmVhZHkgdG8gc2VydmUgbmV3IGludGVycnVwdHMuCisJICogUmVhZGluZyBmcm9tIElQRVIg aW5kaWNhdGVzIHRoYXQgdGhlIG5JUlEgc2lnbmFsIG1heSBiZSBkZWFzc2VydGVkLAorCSAqIGFu ZCB3cml0aW5nIHRvIEVPU0NSIGluZGljYXRlcyB0aGF0IGludGVycnVwdCBoYW5kbGluZyBoYXMg ZmluaXNoZWQuCisJICovCisJcmVhZGwoYWljLT5yZWdzICsgQUlDX0lQRVIpOworCXdyaXRlbCgw LCBhaWMtPnJlZ3MgKyBBSUNfRU9TQ1IpOworCisJLyogSW5pdGlhbGl6ZSB0cmlnZ2VyIG1vZGUg YW5kIHByaW9yaXR5IG9mIGVhY2ggaW50ZXJydXB0IHNvdXJjZSAqLworCWZvciAoaSA9IDA7IGkg PCBBSUNfTlVNX0lSUVM7IGkrKykKKwkJd3JpdGVsKEFJQ19TQ1JfU1JDVFlQRV9ISUdIX0xFVkVM IHwgQUlDX1NDUl9QUklPUklUWSg3KSwKKwkJICAgICAgIGFpYy0+cmVncyArIEFJQ19TQ1IoaSkp OworfQorCitzdGF0aWMgdm9pZCBfX2V4Y2VwdGlvbl9pcnFfZW50cnkgd3BjbTQ1MF9haWNfaGFu ZGxlX2lycShzdHJ1Y3QgcHRfcmVncyAqcmVncykKK3sKKwlpbnQgaHdpcnE7CisKKwkvKiBEZXRl cm1pbmUgdGhlIGludGVycnVwdCBzb3VyY2UgKi8KKwkvKiBSZWFkIElQRVIgdG8gc2lnbmFsIHRo YXQgbklSUSBjYW4gYmUgZGUtYXNzZXJ0ZWQgKi8KKwlod2lycSA9IHJlYWRsKGFpYy0+cmVncyAr IEFJQ19JUEVSKSAvIDQ7CisKKwloYW5kbGVfZG9tYWluX2lycShhaWMtPmRvbWFpbiwgaHdpcnEs IHJlZ3MpOworfQorCitzdGF0aWMgdm9pZCB3cGNtNDUwX2FpY19lb2koc3RydWN0IGlycV9kYXRh ICpkKQoreworCS8qIFNpZ25hbCBlbmQtb2Ytc2VydmljZSAqLworCXdyaXRlbCgwLCBhaWMtPnJl Z3MgKyBBSUNfRU9TQ1IpOworfQorCitzdGF0aWMgdm9pZCB3cGNtNDUwX2FpY19tYXNrKHN0cnVj dCBpcnFfZGF0YSAqZCkKK3sKKwl1bnNpZ25lZCBpbnQgbWFzayA9IEJJVChkLT5od2lycSk7CisK KwkvKiBEaXNhYmxlIChtYXNrKSB0aGUgaW50ZXJydXB0ICovCisJd3JpdGVsKG1hc2ssIGFpYy0+ cmVncyArIEFJQ19NRENSKTsKK30KKworc3RhdGljIHZvaWQgd3BjbTQ1MF9haWNfdW5tYXNrKHN0 cnVjdCBpcnFfZGF0YSAqZCkKK3sKKwl1bnNpZ25lZCBpbnQgbWFzayA9IEJJVChkLT5od2lycSk7 CisKKwkvKiBFbmFibGUgKHVubWFzaykgdGhlIGludGVycnVwdCAqLworCXdyaXRlbChtYXNrLCBh aWMtPnJlZ3MgKyBBSUNfTUVDUik7Cit9CisKK3N0YXRpYyBpbnQgd3BjbTQ1MF9haWNfc2V0X3R5 cGUoc3RydWN0IGlycV9kYXRhICpkLCB1bnNpZ25lZCBpbnQgZmxvd190eXBlKQoreworCS8qCisJ ICogVGhlIGhhcmR3YXJlIHN1cHBvcnRzIGhpZ2gvbG93IGxldmVsLCBhcyB3ZWxsIGFzIHJpc2lu Zy9mYWxsaW5nIGVkZ2UKKwkgKiBtb2RlcywgYW5kIHRoZSBEVCBiaW5kaW5nIGFjY29tbW9kYXRl cyBmb3IgdGhhdCwgYnV0IGFzIGxvbmcgYXMKKwkgKiBvdGhlciBtb2RlcyB0aGFuIGhpZ2ggbGV2 ZWwgbW9kZSBhcmUgbm90IHVzZWQgYW5kIGNhbid0IGJlIHRlc3RlZCwKKwkgKiB0aGV5IGFyZSBy ZWplY3RlZCBpbiB0aGlzIGRyaXZlci4KKwkgKi8KKwlpZiAoKGZsb3dfdHlwZSAmIElSUV9UWVBF X1NFTlNFX01BU0spICE9IElSUV9UWVBFX0xFVkVMX0hJR0gpCisJCXJldHVybiAtRUlOVkFMOwor CisJcmV0dXJuIDA7Cit9CisKK3N0YXRpYyBzdHJ1Y3QgaXJxX2NoaXAgd3BjbTQ1MF9haWNfY2hp cCA9IHsKKwkubmFtZSA9ICJ3cGNtNDUwLWFpYyIsCisJLmlycV9lb2kgPSB3cGNtNDUwX2FpY19l b2ksCisJLmlycV9tYXNrID0gd3BjbTQ1MF9haWNfbWFzaywKKwkuaXJxX3VubWFzayA9IHdwY200 NTBfYWljX3VubWFzaywKKwkuaXJxX3NldF90eXBlID0gd3BjbTQ1MF9haWNfc2V0X3R5cGUsCit9 OworCitzdGF0aWMgaW50IHdwY200NTBfYWljX21hcChzdHJ1Y3QgaXJxX2RvbWFpbiAqZCwgdW5z aWduZWQgaW50IGlycSwgaXJxX2h3X251bWJlcl90IGh3aXJxKQoreworCWlmIChod2lycSA+PSBB SUNfTlVNX0lSUVMpCisJCXJldHVybiAtRVBFUk07CisKKwlpcnFfc2V0X2NoaXBfYW5kX2hhbmRs ZXIoaXJxLCAmd3BjbTQ1MF9haWNfY2hpcCwgaGFuZGxlX2Zhc3Rlb2lfaXJxKTsKKwlpcnFfc2V0 X2NoaXBfZGF0YShpcnEsIGFpYyk7CisJaXJxX3NldF9wcm9iZShpcnEpOworCisJcmV0dXJuIDA7 Cit9CisKK3N0YXRpYyBjb25zdCBzdHJ1Y3QgaXJxX2RvbWFpbl9vcHMgd3BjbTQ1MF9haWNfb3Bz ID0geworCS5tYXAgPSB3cGNtNDUwX2FpY19tYXAsCisJLnhsYXRlID0gaXJxX2RvbWFpbl94bGF0 ZV90d29jZWxsLAorfTsKKworc3RhdGljIGludCBfX2luaXQgd3BjbTQ1MF9haWNfb2ZfaW5pdChz dHJ1Y3QgZGV2aWNlX25vZGUgKm5vZGUsCisJCQkJICAgICAgc3RydWN0IGRldmljZV9ub2RlICpw YXJlbnQpCit7CisJaWYgKHBhcmVudCkKKwkJcmV0dXJuIC1FSU5WQUw7CisKKwlhaWMgPSBremFs bG9jKHNpemVvZigqYWljKSwgR0ZQX0tFUk5FTCk7CisJaWYgKCFhaWMpCisJCXJldHVybiAtRU5P TUVNOworCisJYWljLT5yZWdzID0gb2ZfaW9tYXAobm9kZSwgMCk7CisJaWYgKCFhaWMtPnJlZ3Mp IHsKKwkJcHJfZXJyKCJGYWlsZWQgdG8gbWFwIFdQQ000NTAgQUlDIHJlZ2lzdGVyc1xuIik7CisJ CXJldHVybiAtRU5PTUVNOworCX0KKworCXdwY200NTBfYWljX2luaXRfaHcoKTsKKworCXNldF9o YW5kbGVfaXJxKHdwY200NTBfYWljX2hhbmRsZV9pcnEpOworCisJYWljLT5kb21haW4gPSBpcnFf ZG9tYWluX2FkZF9saW5lYXIobm9kZSwgQUlDX05VTV9JUlFTLCAmd3BjbTQ1MF9haWNfb3BzLCBh aWMpOworCisJcmV0dXJuIDA7Cit9CisKK0lSUUNISVBfREVDTEFSRSh3cGNtNDUwX2FpYywgIm51 dm90b24sd3BjbTQ1MC1haWMiLCB3cGNtNDUwX2FpY19vZl9pbml0KTsKLS0KMi4zMC4yCgoKX19f X19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX18KbGludXgtYXJtLWtl cm5lbCBtYWlsaW5nIGxpc3QKbGludXgtYXJtLWtlcm5lbEBsaXN0cy5pbmZyYWRlYWQub3JnCmh0 dHA6Ly9saXN0cy5pbmZyYWRlYWQub3JnL21haWxtYW4vbGlzdGluZm8vbGludXgtYXJtLWtlcm5l bAo=