* [PATCH 0/6] Workaround building improvements
@ 2021-04-29 9:12 ` Tvrtko Ursulin
0 siblings, 0 replies; 24+ messages in thread
From: Tvrtko Ursulin @ 2021-04-29 9:12 UTC (permalink / raw)
To: Intel-gfx; +Cc: dri-devel, Tvrtko Ursulin
From: Tvrtko Ursulin <tvrtko.ursulin@intel.com>
Some cleanups and improvements to checks being done when building workaround
lists. First five patches are small cleanups while the last one contains the
actual story of what gets improved.
Test-with: 20210429084130.850426-1-tvrtko.ursulin@linux.intel.com
Tvrtko Ursulin (6):
drm/i915: Drop duplicate WaDisable4x2SubspanOptimization:hsw
drm/i915/debugfs: Expose read mask in i915_wa_registers
drm/i915: Add a separate low-level helper for masked workarounds
drm/i915/icl: Use appropriate helper for a masked workaround
drm/i915/icl: Stop conflating mask and readback verify
drm/i915: Add more checks when building workaround lists
drivers/gpu/drm/i915/gt/intel_workarounds.c | 163 +++++++++++++-----
.../gpu/drm/i915/gt/intel_workarounds_types.h | 4 +
.../gpu/drm/i915/gt/selftest_workarounds.c | 4 +-
drivers/gpu/drm/i915/i915_debugfs.c | 4 +-
4 files changed, 124 insertions(+), 51 deletions(-)
--
2.30.2
_______________________________________________
dri-devel mailing list
dri-devel@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/dri-devel
^ permalink raw reply [flat|nested] 24+ messages in thread
* [Intel-gfx] [PATCH 0/6] Workaround building improvements
@ 2021-04-29 9:12 ` Tvrtko Ursulin
0 siblings, 0 replies; 24+ messages in thread
From: Tvrtko Ursulin @ 2021-04-29 9:12 UTC (permalink / raw)
To: Intel-gfx; +Cc: dri-devel
From: Tvrtko Ursulin <tvrtko.ursulin@intel.com>
Some cleanups and improvements to checks being done when building workaround
lists. First five patches are small cleanups while the last one contains the
actual story of what gets improved.
Test-with: 20210429084130.850426-1-tvrtko.ursulin@linux.intel.com
Tvrtko Ursulin (6):
drm/i915: Drop duplicate WaDisable4x2SubspanOptimization:hsw
drm/i915/debugfs: Expose read mask in i915_wa_registers
drm/i915: Add a separate low-level helper for masked workarounds
drm/i915/icl: Use appropriate helper for a masked workaround
drm/i915/icl: Stop conflating mask and readback verify
drm/i915: Add more checks when building workaround lists
drivers/gpu/drm/i915/gt/intel_workarounds.c | 163 +++++++++++++-----
.../gpu/drm/i915/gt/intel_workarounds_types.h | 4 +
.../gpu/drm/i915/gt/selftest_workarounds.c | 4 +-
drivers/gpu/drm/i915/i915_debugfs.c | 4 +-
4 files changed, 124 insertions(+), 51 deletions(-)
--
2.30.2
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx
^ permalink raw reply [flat|nested] 24+ messages in thread
* [PATCH 1/6] drm/i915: Drop duplicate WaDisable4x2SubspanOptimization:hsw
2021-04-29 9:12 ` [Intel-gfx] " Tvrtko Ursulin
@ 2021-04-29 9:12 ` Tvrtko Ursulin
-1 siblings, 0 replies; 24+ messages in thread
From: Tvrtko Ursulin @ 2021-04-29 9:12 UTC (permalink / raw)
To: Intel-gfx; +Cc: dri-devel, Tvrtko Ursulin
From: Tvrtko Ursulin <tvrtko.ursulin@intel.com>
Same workaround was listed two times - once under the Gen7 block and once
under the Haswell section.
Signed-off-by: Tvrtko Ursulin <tvrtko.ursulin@intel.com>
---
drivers/gpu/drm/i915/gt/intel_workarounds.c | 3 ---
1 file changed, 3 deletions(-)
diff --git a/drivers/gpu/drm/i915/gt/intel_workarounds.c b/drivers/gpu/drm/i915/gt/intel_workarounds.c
index 5a03a76bb9e2..62cb9ee5bfc3 100644
--- a/drivers/gpu/drm/i915/gt/intel_workarounds.c
+++ b/drivers/gpu/drm/i915/gt/intel_workarounds.c
@@ -1859,9 +1859,6 @@ rcs_engine_wa_init(struct intel_engine_cs *engine, struct i915_wa_list *wal)
CACHE_MODE_0_GEN7,
/* enable HiZ Raw Stall Optimization */
HIZ_RAW_STALL_OPT_DISABLE);
-
- /* WaDisable4x2SubspanOptimization:hsw */
- wa_masked_en(wal, CACHE_MODE_1, PIXEL_SUBSPAN_COLLECT_OPT_DISABLE);
}
if (IS_VALLEYVIEW(i915)) {
--
2.30.2
_______________________________________________
dri-devel mailing list
dri-devel@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/dri-devel
^ permalink raw reply related [flat|nested] 24+ messages in thread
* [Intel-gfx] [PATCH 1/6] drm/i915: Drop duplicate WaDisable4x2SubspanOptimization:hsw
@ 2021-04-29 9:12 ` Tvrtko Ursulin
0 siblings, 0 replies; 24+ messages in thread
From: Tvrtko Ursulin @ 2021-04-29 9:12 UTC (permalink / raw)
To: Intel-gfx; +Cc: dri-devel
From: Tvrtko Ursulin <tvrtko.ursulin@intel.com>
Same workaround was listed two times - once under the Gen7 block and once
under the Haswell section.
Signed-off-by: Tvrtko Ursulin <tvrtko.ursulin@intel.com>
---
drivers/gpu/drm/i915/gt/intel_workarounds.c | 3 ---
1 file changed, 3 deletions(-)
diff --git a/drivers/gpu/drm/i915/gt/intel_workarounds.c b/drivers/gpu/drm/i915/gt/intel_workarounds.c
index 5a03a76bb9e2..62cb9ee5bfc3 100644
--- a/drivers/gpu/drm/i915/gt/intel_workarounds.c
+++ b/drivers/gpu/drm/i915/gt/intel_workarounds.c
@@ -1859,9 +1859,6 @@ rcs_engine_wa_init(struct intel_engine_cs *engine, struct i915_wa_list *wal)
CACHE_MODE_0_GEN7,
/* enable HiZ Raw Stall Optimization */
HIZ_RAW_STALL_OPT_DISABLE);
-
- /* WaDisable4x2SubspanOptimization:hsw */
- wa_masked_en(wal, CACHE_MODE_1, PIXEL_SUBSPAN_COLLECT_OPT_DISABLE);
}
if (IS_VALLEYVIEW(i915)) {
--
2.30.2
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx
^ permalink raw reply related [flat|nested] 24+ messages in thread
* [PATCH 2/6] drm/i915/debugfs: Expose read mask in i915_wa_registers
2021-04-29 9:12 ` [Intel-gfx] " Tvrtko Ursulin
@ 2021-04-29 9:12 ` Tvrtko Ursulin
-1 siblings, 0 replies; 24+ messages in thread
From: Tvrtko Ursulin @ 2021-04-29 9:12 UTC (permalink / raw)
To: Intel-gfx; +Cc: dri-devel, Tvrtko Ursulin
From: Tvrtko Ursulin <tvrtko.ursulin@intel.com>
In order to stop conflating the validation via readback with the
workaround mask I need to expose the read mask separately so
gem_workarounds IGT can continue operating correctly.
Signed-off-by: Tvrtko Ursulin <tvrtko.ursulin@intel.com>
---
drivers/gpu/drm/i915/i915_debugfs.c | 4 ++--
1 file changed, 2 insertions(+), 2 deletions(-)
diff --git a/drivers/gpu/drm/i915/i915_debugfs.c b/drivers/gpu/drm/i915/i915_debugfs.c
index 8dd374691102..b9c81376a413 100644
--- a/drivers/gpu/drm/i915/i915_debugfs.c
+++ b/drivers/gpu/drm/i915/i915_debugfs.c
@@ -757,9 +757,9 @@ static int i915_wa_registers(struct seq_file *m, void *unused)
engine->name, count);
for (wa = wal->list; count--; wa++)
- seq_printf(m, "0x%X: 0x%08X, mask: 0x%08X\n",
+ seq_printf(m, "0x%X: 0x%08X, mask: 0x%08X, read: 0x%08X\n",
i915_mmio_reg_offset(wa->reg),
- wa->set, wa->clr);
+ wa->set, wa->clr, wa->read);
seq_printf(m, "\n");
}
--
2.30.2
_______________________________________________
dri-devel mailing list
dri-devel@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/dri-devel
^ permalink raw reply related [flat|nested] 24+ messages in thread
* [Intel-gfx] [PATCH 2/6] drm/i915/debugfs: Expose read mask in i915_wa_registers
@ 2021-04-29 9:12 ` Tvrtko Ursulin
0 siblings, 0 replies; 24+ messages in thread
From: Tvrtko Ursulin @ 2021-04-29 9:12 UTC (permalink / raw)
To: Intel-gfx; +Cc: dri-devel
From: Tvrtko Ursulin <tvrtko.ursulin@intel.com>
In order to stop conflating the validation via readback with the
workaround mask I need to expose the read mask separately so
gem_workarounds IGT can continue operating correctly.
Signed-off-by: Tvrtko Ursulin <tvrtko.ursulin@intel.com>
---
drivers/gpu/drm/i915/i915_debugfs.c | 4 ++--
1 file changed, 2 insertions(+), 2 deletions(-)
diff --git a/drivers/gpu/drm/i915/i915_debugfs.c b/drivers/gpu/drm/i915/i915_debugfs.c
index 8dd374691102..b9c81376a413 100644
--- a/drivers/gpu/drm/i915/i915_debugfs.c
+++ b/drivers/gpu/drm/i915/i915_debugfs.c
@@ -757,9 +757,9 @@ static int i915_wa_registers(struct seq_file *m, void *unused)
engine->name, count);
for (wa = wal->list; count--; wa++)
- seq_printf(m, "0x%X: 0x%08X, mask: 0x%08X\n",
+ seq_printf(m, "0x%X: 0x%08X, mask: 0x%08X, read: 0x%08X\n",
i915_mmio_reg_offset(wa->reg),
- wa->set, wa->clr);
+ wa->set, wa->clr, wa->read);
seq_printf(m, "\n");
}
--
2.30.2
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx
^ permalink raw reply related [flat|nested] 24+ messages in thread
* [PATCH 3/6] drm/i915: Add a separate low-level helper for masked workarounds
2021-04-29 9:12 ` [Intel-gfx] " Tvrtko Ursulin
@ 2021-04-29 9:12 ` Tvrtko Ursulin
-1 siblings, 0 replies; 24+ messages in thread
From: Tvrtko Ursulin @ 2021-04-29 9:12 UTC (permalink / raw)
To: Intel-gfx; +Cc: dri-devel, Tvrtko Ursulin
From: Tvrtko Ursulin <tvrtko.ursulin@intel.com>
We distinguish masked registers from other workarounds by the mask (clr)
being zero for the former.
To avoid callers of the low-level wa_add having to know that, and be
passing this zero explicitly, add a wa_masked_add low-level helper
which embeds this knowledge.
Signed-off-by: Tvrtko Ursulin <tvrtko.ursulin@intel.com>
---
drivers/gpu/drm/i915/gt/intel_workarounds.c | 56 +++++++++++++--------
1 file changed, 34 insertions(+), 22 deletions(-)
diff --git a/drivers/gpu/drm/i915/gt/intel_workarounds.c b/drivers/gpu/drm/i915/gt/intel_workarounds.c
index 62cb9ee5bfc3..a7abf9ca78ec 100644
--- a/drivers/gpu/drm/i915/gt/intel_workarounds.c
+++ b/drivers/gpu/drm/i915/gt/intel_workarounds.c
@@ -162,6 +162,18 @@ static void wa_add(struct i915_wa_list *wal, i915_reg_t reg,
_wa_add(wal, &wa);
}
+static void wa_masked_add(struct i915_wa_list *wal, i915_reg_t reg,
+ u32 set, u32 read_mask)
+{
+ struct i915_wa wa = {
+ .reg = reg,
+ .set = set,
+ .read = read_mask,
+ };
+
+ _wa_add(wal, &wa);
+}
+
static void
wa_write_clr_set(struct i915_wa_list *wal, i915_reg_t reg, u32 clear, u32 set)
{
@@ -200,20 +212,20 @@ wa_write_clr(struct i915_wa_list *wal, i915_reg_t reg, u32 clr)
static void
wa_masked_en(struct i915_wa_list *wal, i915_reg_t reg, u32 val)
{
- wa_add(wal, reg, 0, _MASKED_BIT_ENABLE(val), val);
+ wa_masked_add(wal, reg, _MASKED_BIT_ENABLE(val), val);
}
static void
wa_masked_dis(struct i915_wa_list *wal, i915_reg_t reg, u32 val)
{
- wa_add(wal, reg, 0, _MASKED_BIT_DISABLE(val), val);
+ wa_masked_add(wal, reg, _MASKED_BIT_DISABLE(val), val);
}
static void
wa_masked_field_set(struct i915_wa_list *wal, i915_reg_t reg,
u32 mask, u32 val)
{
- wa_add(wal, reg, 0, _MASKED_FIELD(mask, val), mask);
+ wa_masked_add(wal, reg, _MASKED_FIELD(mask, val), mask);
}
static void gen6_ctx_workarounds_init(struct intel_engine_cs *engine,
@@ -836,10 +848,10 @@ hsw_gt_workarounds_init(struct drm_i915_private *i915, struct i915_wa_list *wal)
/* L3 caching of data atomics doesn't work -- disable it. */
wa_write(wal, HSW_SCRATCH1, HSW_SCRATCH1_L3_DATA_ATOMICS_DISABLE);
- wa_add(wal,
- HSW_ROW_CHICKEN3, 0,
- _MASKED_BIT_ENABLE(HSW_ROW_CHICKEN3_L3_GLOBAL_ATOMICS_DISABLE),
- 0 /* XXX does this reg exist? */);
+ wa_masked_add(wal,
+ HSW_ROW_CHICKEN3,
+ _MASKED_BIT_ENABLE(HSW_ROW_CHICKEN3_L3_GLOBAL_ATOMICS_DISABLE),
+ 0 /* XXX does this reg exist? */);
/* WaVSRefCountFullforceMissDisable:hsw */
wa_write_clr(wal, GEN7_FF_THREAD_MODE, GEN7_FF_VS_REF_CNT_FFME);
@@ -1947,10 +1959,10 @@ rcs_engine_wa_init(struct intel_engine_cs *engine, struct i915_wa_list *wal)
* disable bit, which we don't touch here, but it's good
* to keep in mind (see 3DSTATE_PS and 3DSTATE_WM).
*/
- wa_add(wal, GEN7_GT_MODE, 0,
- _MASKED_FIELD(GEN6_WIZ_HASHING_MASK,
- GEN6_WIZ_HASHING_16x4),
- GEN6_WIZ_HASHING_16x4);
+ wa_masked_field_set(wal,
+ GEN7_GT_MODE,
+ GEN6_WIZ_HASHING_MASK,
+ GEN6_WIZ_HASHING_16x4);
}
if (IS_GEN_RANGE(i915, 6, 7))
@@ -2000,10 +2012,10 @@ rcs_engine_wa_init(struct intel_engine_cs *engine, struct i915_wa_list *wal)
* disable bit, which we don't touch here, but it's good
* to keep in mind (see 3DSTATE_PS and 3DSTATE_WM).
*/
- wa_add(wal,
- GEN6_GT_MODE, 0,
- _MASKED_FIELD(GEN6_WIZ_HASHING_MASK, GEN6_WIZ_HASHING_16x4),
- GEN6_WIZ_HASHING_16x4);
+ wa_masked_field_set(wal,
+ GEN6_GT_MODE,
+ GEN6_WIZ_HASHING_MASK,
+ GEN6_WIZ_HASHING_16x4);
/* WaDisable_RenderCache_OperationalFlush:snb */
wa_masked_dis(wal, CACHE_MODE_0, RC_OP_FLUSH_ENABLE);
@@ -2021,10 +2033,10 @@ rcs_engine_wa_init(struct intel_engine_cs *engine, struct i915_wa_list *wal)
if (IS_GEN_RANGE(i915, 4, 6))
/* WaTimedSingleVertexDispatch:cl,bw,ctg,elk,ilk,snb */
- wa_add(wal, MI_MODE,
- 0, _MASKED_BIT_ENABLE(VS_TIMER_DISPATCH),
- /* XXX bit doesn't stick on Broadwater */
- IS_I965G(i915) ? 0 : VS_TIMER_DISPATCH);
+ wa_masked_add(wal, MI_MODE,
+ _MASKED_BIT_ENABLE(VS_TIMER_DISPATCH),
+ /* XXX bit doesn't stick on Broadwater */
+ IS_I965G(i915) ? 0 : VS_TIMER_DISPATCH);
if (IS_GEN(i915, 4))
/*
@@ -2037,9 +2049,9 @@ rcs_engine_wa_init(struct intel_engine_cs *engine, struct i915_wa_list *wal)
* they are already accustomed to from before contexts were
* enabled.
*/
- wa_add(wal, ECOSKPD,
- 0, _MASKED_BIT_ENABLE(ECO_CONSTANT_BUFFER_SR_DISABLE),
- 0 /* XXX bit doesn't stick on Broadwater */);
+ wa_masked_add(wal, ECOSKPD,
+ _MASKED_BIT_ENABLE(ECO_CONSTANT_BUFFER_SR_DISABLE),
+ 0 /* XXX bit doesn't stick on Broadwater */);
}
static void
--
2.30.2
_______________________________________________
dri-devel mailing list
dri-devel@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/dri-devel
^ permalink raw reply related [flat|nested] 24+ messages in thread
* [Intel-gfx] [PATCH 3/6] drm/i915: Add a separate low-level helper for masked workarounds
@ 2021-04-29 9:12 ` Tvrtko Ursulin
0 siblings, 0 replies; 24+ messages in thread
From: Tvrtko Ursulin @ 2021-04-29 9:12 UTC (permalink / raw)
To: Intel-gfx; +Cc: dri-devel
From: Tvrtko Ursulin <tvrtko.ursulin@intel.com>
We distinguish masked registers from other workarounds by the mask (clr)
being zero for the former.
To avoid callers of the low-level wa_add having to know that, and be
passing this zero explicitly, add a wa_masked_add low-level helper
which embeds this knowledge.
Signed-off-by: Tvrtko Ursulin <tvrtko.ursulin@intel.com>
---
drivers/gpu/drm/i915/gt/intel_workarounds.c | 56 +++++++++++++--------
1 file changed, 34 insertions(+), 22 deletions(-)
diff --git a/drivers/gpu/drm/i915/gt/intel_workarounds.c b/drivers/gpu/drm/i915/gt/intel_workarounds.c
index 62cb9ee5bfc3..a7abf9ca78ec 100644
--- a/drivers/gpu/drm/i915/gt/intel_workarounds.c
+++ b/drivers/gpu/drm/i915/gt/intel_workarounds.c
@@ -162,6 +162,18 @@ static void wa_add(struct i915_wa_list *wal, i915_reg_t reg,
_wa_add(wal, &wa);
}
+static void wa_masked_add(struct i915_wa_list *wal, i915_reg_t reg,
+ u32 set, u32 read_mask)
+{
+ struct i915_wa wa = {
+ .reg = reg,
+ .set = set,
+ .read = read_mask,
+ };
+
+ _wa_add(wal, &wa);
+}
+
static void
wa_write_clr_set(struct i915_wa_list *wal, i915_reg_t reg, u32 clear, u32 set)
{
@@ -200,20 +212,20 @@ wa_write_clr(struct i915_wa_list *wal, i915_reg_t reg, u32 clr)
static void
wa_masked_en(struct i915_wa_list *wal, i915_reg_t reg, u32 val)
{
- wa_add(wal, reg, 0, _MASKED_BIT_ENABLE(val), val);
+ wa_masked_add(wal, reg, _MASKED_BIT_ENABLE(val), val);
}
static void
wa_masked_dis(struct i915_wa_list *wal, i915_reg_t reg, u32 val)
{
- wa_add(wal, reg, 0, _MASKED_BIT_DISABLE(val), val);
+ wa_masked_add(wal, reg, _MASKED_BIT_DISABLE(val), val);
}
static void
wa_masked_field_set(struct i915_wa_list *wal, i915_reg_t reg,
u32 mask, u32 val)
{
- wa_add(wal, reg, 0, _MASKED_FIELD(mask, val), mask);
+ wa_masked_add(wal, reg, _MASKED_FIELD(mask, val), mask);
}
static void gen6_ctx_workarounds_init(struct intel_engine_cs *engine,
@@ -836,10 +848,10 @@ hsw_gt_workarounds_init(struct drm_i915_private *i915, struct i915_wa_list *wal)
/* L3 caching of data atomics doesn't work -- disable it. */
wa_write(wal, HSW_SCRATCH1, HSW_SCRATCH1_L3_DATA_ATOMICS_DISABLE);
- wa_add(wal,
- HSW_ROW_CHICKEN3, 0,
- _MASKED_BIT_ENABLE(HSW_ROW_CHICKEN3_L3_GLOBAL_ATOMICS_DISABLE),
- 0 /* XXX does this reg exist? */);
+ wa_masked_add(wal,
+ HSW_ROW_CHICKEN3,
+ _MASKED_BIT_ENABLE(HSW_ROW_CHICKEN3_L3_GLOBAL_ATOMICS_DISABLE),
+ 0 /* XXX does this reg exist? */);
/* WaVSRefCountFullforceMissDisable:hsw */
wa_write_clr(wal, GEN7_FF_THREAD_MODE, GEN7_FF_VS_REF_CNT_FFME);
@@ -1947,10 +1959,10 @@ rcs_engine_wa_init(struct intel_engine_cs *engine, struct i915_wa_list *wal)
* disable bit, which we don't touch here, but it's good
* to keep in mind (see 3DSTATE_PS and 3DSTATE_WM).
*/
- wa_add(wal, GEN7_GT_MODE, 0,
- _MASKED_FIELD(GEN6_WIZ_HASHING_MASK,
- GEN6_WIZ_HASHING_16x4),
- GEN6_WIZ_HASHING_16x4);
+ wa_masked_field_set(wal,
+ GEN7_GT_MODE,
+ GEN6_WIZ_HASHING_MASK,
+ GEN6_WIZ_HASHING_16x4);
}
if (IS_GEN_RANGE(i915, 6, 7))
@@ -2000,10 +2012,10 @@ rcs_engine_wa_init(struct intel_engine_cs *engine, struct i915_wa_list *wal)
* disable bit, which we don't touch here, but it's good
* to keep in mind (see 3DSTATE_PS and 3DSTATE_WM).
*/
- wa_add(wal,
- GEN6_GT_MODE, 0,
- _MASKED_FIELD(GEN6_WIZ_HASHING_MASK, GEN6_WIZ_HASHING_16x4),
- GEN6_WIZ_HASHING_16x4);
+ wa_masked_field_set(wal,
+ GEN6_GT_MODE,
+ GEN6_WIZ_HASHING_MASK,
+ GEN6_WIZ_HASHING_16x4);
/* WaDisable_RenderCache_OperationalFlush:snb */
wa_masked_dis(wal, CACHE_MODE_0, RC_OP_FLUSH_ENABLE);
@@ -2021,10 +2033,10 @@ rcs_engine_wa_init(struct intel_engine_cs *engine, struct i915_wa_list *wal)
if (IS_GEN_RANGE(i915, 4, 6))
/* WaTimedSingleVertexDispatch:cl,bw,ctg,elk,ilk,snb */
- wa_add(wal, MI_MODE,
- 0, _MASKED_BIT_ENABLE(VS_TIMER_DISPATCH),
- /* XXX bit doesn't stick on Broadwater */
- IS_I965G(i915) ? 0 : VS_TIMER_DISPATCH);
+ wa_masked_add(wal, MI_MODE,
+ _MASKED_BIT_ENABLE(VS_TIMER_DISPATCH),
+ /* XXX bit doesn't stick on Broadwater */
+ IS_I965G(i915) ? 0 : VS_TIMER_DISPATCH);
if (IS_GEN(i915, 4))
/*
@@ -2037,9 +2049,9 @@ rcs_engine_wa_init(struct intel_engine_cs *engine, struct i915_wa_list *wal)
* they are already accustomed to from before contexts were
* enabled.
*/
- wa_add(wal, ECOSKPD,
- 0, _MASKED_BIT_ENABLE(ECO_CONSTANT_BUFFER_SR_DISABLE),
- 0 /* XXX bit doesn't stick on Broadwater */);
+ wa_masked_add(wal, ECOSKPD,
+ _MASKED_BIT_ENABLE(ECO_CONSTANT_BUFFER_SR_DISABLE),
+ 0 /* XXX bit doesn't stick on Broadwater */);
}
static void
--
2.30.2
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx
^ permalink raw reply related [flat|nested] 24+ messages in thread
* [PATCH 4/6] drm/i915/icl: Use appropriate helper for a masked workaround
2021-04-29 9:12 ` [Intel-gfx] " Tvrtko Ursulin
@ 2021-04-29 9:12 ` Tvrtko Ursulin
-1 siblings, 0 replies; 24+ messages in thread
From: Tvrtko Ursulin @ 2021-04-29 9:12 UTC (permalink / raw)
To: Intel-gfx; +Cc: dri-devel, Tvrtko Ursulin
From: Tvrtko Ursulin <tvrtko.ursulin@intel.com>
Instead of "open coding" WaEnableFloatBlendOptimization:icl via
wa_write_clr_set, which should be for non-masked workarounds, add a new
helper wa_masked_en_no_verify and use it.
Signed-off-by: Tvrtko Ursulin <tvrtko.ursulin@intel.com>
---
drivers/gpu/drm/i915/gt/intel_workarounds.c | 13 +++++++++----
1 file changed, 9 insertions(+), 4 deletions(-)
diff --git a/drivers/gpu/drm/i915/gt/intel_workarounds.c b/drivers/gpu/drm/i915/gt/intel_workarounds.c
index a7abf9ca78ec..07579bb9b6a7 100644
--- a/drivers/gpu/drm/i915/gt/intel_workarounds.c
+++ b/drivers/gpu/drm/i915/gt/intel_workarounds.c
@@ -215,6 +215,12 @@ wa_masked_en(struct i915_wa_list *wal, i915_reg_t reg, u32 val)
wa_masked_add(wal, reg, _MASKED_BIT_ENABLE(val), val);
}
+static void
+wa_masked_en_no_verify(struct i915_wa_list *wal, i915_reg_t reg, u32 val)
+{
+ wa_masked_add(wal, reg, _MASKED_BIT_ENABLE(val), 0);
+}
+
static void
wa_masked_dis(struct i915_wa_list *wal, i915_reg_t reg, u32 val)
{
@@ -595,10 +601,9 @@ static void icl_ctx_workarounds_init(struct intel_engine_cs *engine,
GEN11_BLEND_EMB_FIX_DISABLE_IN_RCC);
/* WaEnableFloatBlendOptimization:icl */
- wa_write_clr_set(wal,
- GEN10_CACHE_MODE_SS,
- 0, /* write-only, so skip validation */
- _MASKED_BIT_ENABLE(FLOAT_BLEND_OPTIMIZATION_ENABLE));
+ wa_masked_en_no_verify(wal,
+ GEN10_CACHE_MODE_SS,
+ FLOAT_BLEND_OPTIMIZATION_ENABLE);
/* WaDisableGPGPUMidThreadPreemption:icl */
wa_masked_field_set(wal, GEN8_CS_CHICKEN1,
--
2.30.2
_______________________________________________
dri-devel mailing list
dri-devel@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/dri-devel
^ permalink raw reply related [flat|nested] 24+ messages in thread
* [Intel-gfx] [PATCH 4/6] drm/i915/icl: Use appropriate helper for a masked workaround
@ 2021-04-29 9:12 ` Tvrtko Ursulin
0 siblings, 0 replies; 24+ messages in thread
From: Tvrtko Ursulin @ 2021-04-29 9:12 UTC (permalink / raw)
To: Intel-gfx; +Cc: dri-devel
From: Tvrtko Ursulin <tvrtko.ursulin@intel.com>
Instead of "open coding" WaEnableFloatBlendOptimization:icl via
wa_write_clr_set, which should be for non-masked workarounds, add a new
helper wa_masked_en_no_verify and use it.
Signed-off-by: Tvrtko Ursulin <tvrtko.ursulin@intel.com>
---
drivers/gpu/drm/i915/gt/intel_workarounds.c | 13 +++++++++----
1 file changed, 9 insertions(+), 4 deletions(-)
diff --git a/drivers/gpu/drm/i915/gt/intel_workarounds.c b/drivers/gpu/drm/i915/gt/intel_workarounds.c
index a7abf9ca78ec..07579bb9b6a7 100644
--- a/drivers/gpu/drm/i915/gt/intel_workarounds.c
+++ b/drivers/gpu/drm/i915/gt/intel_workarounds.c
@@ -215,6 +215,12 @@ wa_masked_en(struct i915_wa_list *wal, i915_reg_t reg, u32 val)
wa_masked_add(wal, reg, _MASKED_BIT_ENABLE(val), val);
}
+static void
+wa_masked_en_no_verify(struct i915_wa_list *wal, i915_reg_t reg, u32 val)
+{
+ wa_masked_add(wal, reg, _MASKED_BIT_ENABLE(val), 0);
+}
+
static void
wa_masked_dis(struct i915_wa_list *wal, i915_reg_t reg, u32 val)
{
@@ -595,10 +601,9 @@ static void icl_ctx_workarounds_init(struct intel_engine_cs *engine,
GEN11_BLEND_EMB_FIX_DISABLE_IN_RCC);
/* WaEnableFloatBlendOptimization:icl */
- wa_write_clr_set(wal,
- GEN10_CACHE_MODE_SS,
- 0, /* write-only, so skip validation */
- _MASKED_BIT_ENABLE(FLOAT_BLEND_OPTIMIZATION_ENABLE));
+ wa_masked_en_no_verify(wal,
+ GEN10_CACHE_MODE_SS,
+ FLOAT_BLEND_OPTIMIZATION_ENABLE);
/* WaDisableGPGPUMidThreadPreemption:icl */
wa_masked_field_set(wal, GEN8_CS_CHICKEN1,
--
2.30.2
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx
^ permalink raw reply related [flat|nested] 24+ messages in thread
* [PATCH 5/6] drm/i915/icl: Stop conflating mask and readback verify
2021-04-29 9:12 ` [Intel-gfx] " Tvrtko Ursulin
@ 2021-04-29 9:12 ` Tvrtko Ursulin
-1 siblings, 0 replies; 24+ messages in thread
From: Tvrtko Ursulin @ 2021-04-29 9:12 UTC (permalink / raw)
To: Intel-gfx; +Cc: dri-devel, Tvrtko Ursulin
From: Tvrtko Ursulin <tvrtko.ursulin@intel.com>
Add a new helper wa_write_no_verify for Wa_1604278689:icl,ehl which is
a write only register. This allows the mask to correctly reflect what
bits the workaround writes versus which bits it will verify during read-
back. In turn this will allow more safety checks to be added in a
following patch.
Signed-off-by: Tvrtko Ursulin <tvrtko.ursulin@intel.com>
---
drivers/gpu/drm/i915/gt/intel_workarounds.c | 10 +++++++---
1 file changed, 7 insertions(+), 3 deletions(-)
diff --git a/drivers/gpu/drm/i915/gt/intel_workarounds.c b/drivers/gpu/drm/i915/gt/intel_workarounds.c
index 07579bb9b6a7..cd84c2a86787 100644
--- a/drivers/gpu/drm/i915/gt/intel_workarounds.c
+++ b/drivers/gpu/drm/i915/gt/intel_workarounds.c
@@ -186,6 +186,12 @@ wa_write(struct i915_wa_list *wal, i915_reg_t reg, u32 set)
wa_write_clr_set(wal, reg, ~0, set);
}
+static void
+wa_write_no_verify(struct i915_wa_list *wal, i915_reg_t reg, u32 set)
+{
+ wa_add(wal, reg, ~0, set, 0);
+}
+
static void
wa_write_or(struct i915_wa_list *wal, i915_reg_t reg, u32 set)
{
@@ -616,9 +622,7 @@ static void icl_ctx_workarounds_init(struct intel_engine_cs *engine,
/* Wa_1604278689:icl,ehl */
wa_write(wal, IVB_FBC_RT_BASE, 0xFFFFFFFF & ~ILK_FBC_RT_VALID);
- wa_write_clr_set(wal, IVB_FBC_RT_BASE_UPPER,
- 0, /* write-only register; skip validation */
- 0xFFFFFFFF);
+ wa_write_no_verify(wal, IVB_FBC_RT_BASE_UPPER, 0xFFFFFFFF);
/* Wa_1406306137:icl,ehl */
wa_masked_en(wal, GEN9_ROW_CHICKEN4, GEN11_DIS_PICK_2ND_EU);
--
2.30.2
_______________________________________________
dri-devel mailing list
dri-devel@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/dri-devel
^ permalink raw reply related [flat|nested] 24+ messages in thread
* [Intel-gfx] [PATCH 5/6] drm/i915/icl: Stop conflating mask and readback verify
@ 2021-04-29 9:12 ` Tvrtko Ursulin
0 siblings, 0 replies; 24+ messages in thread
From: Tvrtko Ursulin @ 2021-04-29 9:12 UTC (permalink / raw)
To: Intel-gfx; +Cc: dri-devel
From: Tvrtko Ursulin <tvrtko.ursulin@intel.com>
Add a new helper wa_write_no_verify for Wa_1604278689:icl,ehl which is
a write only register. This allows the mask to correctly reflect what
bits the workaround writes versus which bits it will verify during read-
back. In turn this will allow more safety checks to be added in a
following patch.
Signed-off-by: Tvrtko Ursulin <tvrtko.ursulin@intel.com>
---
drivers/gpu/drm/i915/gt/intel_workarounds.c | 10 +++++++---
1 file changed, 7 insertions(+), 3 deletions(-)
diff --git a/drivers/gpu/drm/i915/gt/intel_workarounds.c b/drivers/gpu/drm/i915/gt/intel_workarounds.c
index 07579bb9b6a7..cd84c2a86787 100644
--- a/drivers/gpu/drm/i915/gt/intel_workarounds.c
+++ b/drivers/gpu/drm/i915/gt/intel_workarounds.c
@@ -186,6 +186,12 @@ wa_write(struct i915_wa_list *wal, i915_reg_t reg, u32 set)
wa_write_clr_set(wal, reg, ~0, set);
}
+static void
+wa_write_no_verify(struct i915_wa_list *wal, i915_reg_t reg, u32 set)
+{
+ wa_add(wal, reg, ~0, set, 0);
+}
+
static void
wa_write_or(struct i915_wa_list *wal, i915_reg_t reg, u32 set)
{
@@ -616,9 +622,7 @@ static void icl_ctx_workarounds_init(struct intel_engine_cs *engine,
/* Wa_1604278689:icl,ehl */
wa_write(wal, IVB_FBC_RT_BASE, 0xFFFFFFFF & ~ILK_FBC_RT_VALID);
- wa_write_clr_set(wal, IVB_FBC_RT_BASE_UPPER,
- 0, /* write-only register; skip validation */
- 0xFFFFFFFF);
+ wa_write_no_verify(wal, IVB_FBC_RT_BASE_UPPER, 0xFFFFFFFF);
/* Wa_1406306137:icl,ehl */
wa_masked_en(wal, GEN9_ROW_CHICKEN4, GEN11_DIS_PICK_2ND_EU);
--
2.30.2
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx
^ permalink raw reply related [flat|nested] 24+ messages in thread
* [PATCH 6/6] drm/i915: Add more checks when building workaround lists
2021-04-29 9:12 ` [Intel-gfx] " Tvrtko Ursulin
@ 2021-04-29 9:12 ` Tvrtko Ursulin
-1 siblings, 0 replies; 24+ messages in thread
From: Tvrtko Ursulin @ 2021-04-29 9:12 UTC (permalink / raw)
To: Intel-gfx; +Cc: Andres Calderon Jaramillo, dri-devel, Tvrtko Ursulin
From: Tvrtko Ursulin <tvrtko.ursulin@intel.com>
In current code we check that a workaround is not completely
overwriting the existing one, but for instance partial conflict in some
bits would get missed, as would problems involving masked registers,
courtesy of the mask (wa->clr) being forced to zero for such registers and
also being conflated with the readback verification.
Now that previous patches have separated write masks from readback masks,
and ensured all masked registers are correctly tagged as such, we can
improve the verification checks to also detect partial conflicts, wrong
masks and inconsistent register usage.
Signed-off-by: Tvrtko Ursulin <tvrtko.ursulin@intel.com>
Reported-by: Andres Calderon Jaramillo <andrescj@google.com>
---
drivers/gpu/drm/i915/gt/intel_workarounds.c | 81 +++++++++++++++----
.../gpu/drm/i915/gt/intel_workarounds_types.h | 4 +
.../gpu/drm/i915/gt/selftest_workarounds.c | 4 +-
3 files changed, 72 insertions(+), 17 deletions(-)
diff --git a/drivers/gpu/drm/i915/gt/intel_workarounds.c b/drivers/gpu/drm/i915/gt/intel_workarounds.c
index cd84c2a86787..c82f165bdd8b 100644
--- a/drivers/gpu/drm/i915/gt/intel_workarounds.c
+++ b/drivers/gpu/drm/i915/gt/intel_workarounds.c
@@ -52,8 +52,11 @@
* - Public functions to init or apply the given workaround type.
*/
-static void wa_init_start(struct i915_wa_list *wal, const char *name, const char *engine_name)
+static void
+wa_init_start(struct drm_i915_private *i915, struct i915_wa_list *wal,
+ const char *name, const char *engine_name)
{
+ wal->i915 = i915;
wal->name = name;
wal->engine_name = engine_name;
}
@@ -81,6 +84,59 @@ static void wa_init_finish(struct i915_wa_list *wal)
wal->wa_count, wal->name, wal->engine_name);
}
+static void
+log_bad_wa(const struct i915_wa_list *wal, const struct i915_wa *wa,
+ const char *msg)
+{
+ drm_err(&wal->i915->drm,
+ "Discarding %s workaround! (reg=%x %s=%x set=%x)\n",
+ msg, i915_mmio_reg_offset(wa->reg), wa->clr ? "clear" : "mask",
+ wa->clr ?: wa->set >> 16, wa->set);
+}
+
+static bool
+check_conflict(const struct i915_wa_list *wal,
+ const struct i915_wa *old,
+ const struct i915_wa *new)
+{
+ u32 new_mask, old_mask, common, new_set, old_set;
+
+ if (new->clr && !old->clr) {
+ log_bad_wa(wal, new, "mixed masked and regular");
+ return true;
+ }
+
+ if (new->clr) {
+ new_mask = new->clr;
+ old_mask = old->clr;
+ new_set = new->set;
+ old_set = old->set;
+ } else {
+ new_mask = new->set >> 16;
+ old_mask = old->set >> 16;
+ new_set = new->set & 0xffff;
+ old_set = old->set & 0xffff;
+ }
+
+ if (new_set && (new_set & ~new_mask)) {
+ log_bad_wa(wal, new, "write outside the mask");
+ return true;
+ }
+
+ common = new_mask & old_mask;
+ if (common) {
+ if ((new_set & common) != (old_set & common)) {
+ log_bad_wa(wal, new, "conflicting");
+ return true;
+ } else if (new_mask == old_mask) {
+ log_bad_wa(wal, new, "duplicate");
+ return true;
+ }
+ }
+
+ return false;
+}
+
static void _wa_add(struct i915_wa_list *wal, const struct i915_wa *wa)
{
unsigned int addr = i915_mmio_reg_offset(wa->reg);
@@ -118,18 +174,13 @@ static void _wa_add(struct i915_wa_list *wal, const struct i915_wa *wa)
} else {
wa_ = &wal->list[mid];
- if ((wa->clr | wa_->clr) && !(wa->clr & ~wa_->clr)) {
- DRM_ERROR("Discarding overwritten w/a for reg %04x (clear: %08x, set: %08x)\n",
- i915_mmio_reg_offset(wa_->reg),
- wa_->clr, wa_->set);
-
- wa_->set &= ~wa->clr;
+ if (!check_conflict(wal, wa_, wa)) {
+ wal->wa_count++;
+ wa_->set |= wa->set;
+ wa_->clr |= wa->clr;
+ wa_->read |= wa->read;
}
- wal->wa_count++;
- wa_->set |= wa->set;
- wa_->clr |= wa->clr;
- wa_->read |= wa->read;
return;
}
}
@@ -716,7 +767,7 @@ __intel_engine_init_ctx_wa(struct intel_engine_cs *engine,
if (engine->class != RENDER_CLASS)
return;
- wa_init_start(wal, name, engine->name);
+ wa_init_start(engine->i915, wal, name, engine->name);
if (IS_DG1(i915))
dg1_ctx_workarounds_init(engine, wal);
@@ -1232,7 +1283,7 @@ void intel_gt_init_workarounds(struct drm_i915_private *i915)
{
struct i915_wa_list *wal = &i915->gt_wa_list;
- wa_init_start(wal, "GT", "global");
+ wa_init_start(i915, wal, "GT", "global");
gt_init_workarounds(i915, wal);
wa_init_finish(wal);
}
@@ -1575,7 +1626,7 @@ void intel_engine_init_whitelist(struct intel_engine_cs *engine)
struct drm_i915_private *i915 = engine->i915;
struct i915_wa_list *w = &engine->whitelist;
- wa_init_start(w, "whitelist", engine->name);
+ wa_init_start(engine->i915, w, "whitelist", engine->name);
if (IS_DG1(i915))
dg1_whitelist_build(engine);
@@ -2095,7 +2146,7 @@ void intel_engine_init_workarounds(struct intel_engine_cs *engine)
if (INTEL_GEN(engine->i915) < 4)
return;
- wa_init_start(wal, "engine", engine->name);
+ wa_init_start(engine->i915, wal, "engine", engine->name);
engine_init_workarounds(engine, wal);
wa_init_finish(wal);
}
diff --git a/drivers/gpu/drm/i915/gt/intel_workarounds_types.h b/drivers/gpu/drm/i915/gt/intel_workarounds_types.h
index c214111ea367..b6a9d1582a5c 100644
--- a/drivers/gpu/drm/i915/gt/intel_workarounds_types.h
+++ b/drivers/gpu/drm/i915/gt/intel_workarounds_types.h
@@ -10,6 +10,8 @@
#include "i915_reg.h"
+struct drm_i915_private;
+
struct i915_wa {
i915_reg_t reg;
u32 clr;
@@ -18,6 +20,8 @@ struct i915_wa {
};
struct i915_wa_list {
+ struct drm_i915_private *i915;
+
const char *name;
const char *engine_name;
struct i915_wa *list;
diff --git a/drivers/gpu/drm/i915/gt/selftest_workarounds.c b/drivers/gpu/drm/i915/gt/selftest_workarounds.c
index 64937ec3f2dc..536cbe7889cc 100644
--- a/drivers/gpu/drm/i915/gt/selftest_workarounds.c
+++ b/drivers/gpu/drm/i915/gt/selftest_workarounds.c
@@ -64,14 +64,14 @@ reference_lists_init(struct intel_gt *gt, struct wa_lists *lists)
memset(lists, 0, sizeof(*lists));
- wa_init_start(&lists->gt_wa_list, "GT_REF", "global");
+ wa_init_start(gt->i915, &lists->gt_wa_list, "GT_REF", "global");
gt_init_workarounds(gt->i915, &lists->gt_wa_list);
wa_init_finish(&lists->gt_wa_list);
for_each_engine(engine, gt, id) {
struct i915_wa_list *wal = &lists->engine[id].wa_list;
- wa_init_start(wal, "REF", engine->name);
+ wa_init_start(gt->i915, wal, "REF", engine->name);
engine_init_workarounds(engine, wal);
wa_init_finish(wal);
--
2.30.2
_______________________________________________
dri-devel mailing list
dri-devel@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/dri-devel
^ permalink raw reply related [flat|nested] 24+ messages in thread
* [Intel-gfx] [PATCH 6/6] drm/i915: Add more checks when building workaround lists
@ 2021-04-29 9:12 ` Tvrtko Ursulin
0 siblings, 0 replies; 24+ messages in thread
From: Tvrtko Ursulin @ 2021-04-29 9:12 UTC (permalink / raw)
To: Intel-gfx; +Cc: dri-devel
From: Tvrtko Ursulin <tvrtko.ursulin@intel.com>
In current code we check that a workaround is not completely
overwriting the existing one, but for instance partial conflict in some
bits would get missed, as would problems involving masked registers,
courtesy of the mask (wa->clr) being forced to zero for such registers and
also being conflated with the readback verification.
Now that previous patches have separated write masks from readback masks,
and ensured all masked registers are correctly tagged as such, we can
improve the verification checks to also detect partial conflicts, wrong
masks and inconsistent register usage.
Signed-off-by: Tvrtko Ursulin <tvrtko.ursulin@intel.com>
Reported-by: Andres Calderon Jaramillo <andrescj@google.com>
---
drivers/gpu/drm/i915/gt/intel_workarounds.c | 81 +++++++++++++++----
.../gpu/drm/i915/gt/intel_workarounds_types.h | 4 +
.../gpu/drm/i915/gt/selftest_workarounds.c | 4 +-
3 files changed, 72 insertions(+), 17 deletions(-)
diff --git a/drivers/gpu/drm/i915/gt/intel_workarounds.c b/drivers/gpu/drm/i915/gt/intel_workarounds.c
index cd84c2a86787..c82f165bdd8b 100644
--- a/drivers/gpu/drm/i915/gt/intel_workarounds.c
+++ b/drivers/gpu/drm/i915/gt/intel_workarounds.c
@@ -52,8 +52,11 @@
* - Public functions to init or apply the given workaround type.
*/
-static void wa_init_start(struct i915_wa_list *wal, const char *name, const char *engine_name)
+static void
+wa_init_start(struct drm_i915_private *i915, struct i915_wa_list *wal,
+ const char *name, const char *engine_name)
{
+ wal->i915 = i915;
wal->name = name;
wal->engine_name = engine_name;
}
@@ -81,6 +84,59 @@ static void wa_init_finish(struct i915_wa_list *wal)
wal->wa_count, wal->name, wal->engine_name);
}
+static void
+log_bad_wa(const struct i915_wa_list *wal, const struct i915_wa *wa,
+ const char *msg)
+{
+ drm_err(&wal->i915->drm,
+ "Discarding %s workaround! (reg=%x %s=%x set=%x)\n",
+ msg, i915_mmio_reg_offset(wa->reg), wa->clr ? "clear" : "mask",
+ wa->clr ?: wa->set >> 16, wa->set);
+}
+
+static bool
+check_conflict(const struct i915_wa_list *wal,
+ const struct i915_wa *old,
+ const struct i915_wa *new)
+{
+ u32 new_mask, old_mask, common, new_set, old_set;
+
+ if (new->clr && !old->clr) {
+ log_bad_wa(wal, new, "mixed masked and regular");
+ return true;
+ }
+
+ if (new->clr) {
+ new_mask = new->clr;
+ old_mask = old->clr;
+ new_set = new->set;
+ old_set = old->set;
+ } else {
+ new_mask = new->set >> 16;
+ old_mask = old->set >> 16;
+ new_set = new->set & 0xffff;
+ old_set = old->set & 0xffff;
+ }
+
+ if (new_set && (new_set & ~new_mask)) {
+ log_bad_wa(wal, new, "write outside the mask");
+ return true;
+ }
+
+ common = new_mask & old_mask;
+ if (common) {
+ if ((new_set & common) != (old_set & common)) {
+ log_bad_wa(wal, new, "conflicting");
+ return true;
+ } else if (new_mask == old_mask) {
+ log_bad_wa(wal, new, "duplicate");
+ return true;
+ }
+ }
+
+ return false;
+}
+
static void _wa_add(struct i915_wa_list *wal, const struct i915_wa *wa)
{
unsigned int addr = i915_mmio_reg_offset(wa->reg);
@@ -118,18 +174,13 @@ static void _wa_add(struct i915_wa_list *wal, const struct i915_wa *wa)
} else {
wa_ = &wal->list[mid];
- if ((wa->clr | wa_->clr) && !(wa->clr & ~wa_->clr)) {
- DRM_ERROR("Discarding overwritten w/a for reg %04x (clear: %08x, set: %08x)\n",
- i915_mmio_reg_offset(wa_->reg),
- wa_->clr, wa_->set);
-
- wa_->set &= ~wa->clr;
+ if (!check_conflict(wal, wa_, wa)) {
+ wal->wa_count++;
+ wa_->set |= wa->set;
+ wa_->clr |= wa->clr;
+ wa_->read |= wa->read;
}
- wal->wa_count++;
- wa_->set |= wa->set;
- wa_->clr |= wa->clr;
- wa_->read |= wa->read;
return;
}
}
@@ -716,7 +767,7 @@ __intel_engine_init_ctx_wa(struct intel_engine_cs *engine,
if (engine->class != RENDER_CLASS)
return;
- wa_init_start(wal, name, engine->name);
+ wa_init_start(engine->i915, wal, name, engine->name);
if (IS_DG1(i915))
dg1_ctx_workarounds_init(engine, wal);
@@ -1232,7 +1283,7 @@ void intel_gt_init_workarounds(struct drm_i915_private *i915)
{
struct i915_wa_list *wal = &i915->gt_wa_list;
- wa_init_start(wal, "GT", "global");
+ wa_init_start(i915, wal, "GT", "global");
gt_init_workarounds(i915, wal);
wa_init_finish(wal);
}
@@ -1575,7 +1626,7 @@ void intel_engine_init_whitelist(struct intel_engine_cs *engine)
struct drm_i915_private *i915 = engine->i915;
struct i915_wa_list *w = &engine->whitelist;
- wa_init_start(w, "whitelist", engine->name);
+ wa_init_start(engine->i915, w, "whitelist", engine->name);
if (IS_DG1(i915))
dg1_whitelist_build(engine);
@@ -2095,7 +2146,7 @@ void intel_engine_init_workarounds(struct intel_engine_cs *engine)
if (INTEL_GEN(engine->i915) < 4)
return;
- wa_init_start(wal, "engine", engine->name);
+ wa_init_start(engine->i915, wal, "engine", engine->name);
engine_init_workarounds(engine, wal);
wa_init_finish(wal);
}
diff --git a/drivers/gpu/drm/i915/gt/intel_workarounds_types.h b/drivers/gpu/drm/i915/gt/intel_workarounds_types.h
index c214111ea367..b6a9d1582a5c 100644
--- a/drivers/gpu/drm/i915/gt/intel_workarounds_types.h
+++ b/drivers/gpu/drm/i915/gt/intel_workarounds_types.h
@@ -10,6 +10,8 @@
#include "i915_reg.h"
+struct drm_i915_private;
+
struct i915_wa {
i915_reg_t reg;
u32 clr;
@@ -18,6 +20,8 @@ struct i915_wa {
};
struct i915_wa_list {
+ struct drm_i915_private *i915;
+
const char *name;
const char *engine_name;
struct i915_wa *list;
diff --git a/drivers/gpu/drm/i915/gt/selftest_workarounds.c b/drivers/gpu/drm/i915/gt/selftest_workarounds.c
index 64937ec3f2dc..536cbe7889cc 100644
--- a/drivers/gpu/drm/i915/gt/selftest_workarounds.c
+++ b/drivers/gpu/drm/i915/gt/selftest_workarounds.c
@@ -64,14 +64,14 @@ reference_lists_init(struct intel_gt *gt, struct wa_lists *lists)
memset(lists, 0, sizeof(*lists));
- wa_init_start(&lists->gt_wa_list, "GT_REF", "global");
+ wa_init_start(gt->i915, &lists->gt_wa_list, "GT_REF", "global");
gt_init_workarounds(gt->i915, &lists->gt_wa_list);
wa_init_finish(&lists->gt_wa_list);
for_each_engine(engine, gt, id) {
struct i915_wa_list *wal = &lists->engine[id].wa_list;
- wa_init_start(wal, "REF", engine->name);
+ wa_init_start(gt->i915, wal, "REF", engine->name);
engine_init_workarounds(engine, wal);
wa_init_finish(wal);
--
2.30.2
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx
^ permalink raw reply related [flat|nested] 24+ messages in thread
* [Intel-gfx] ✓ Fi.CI.BAT: success for Workaround building improvements
2021-04-29 9:12 ` [Intel-gfx] " Tvrtko Ursulin
` (6 preceding siblings ...)
(?)
@ 2021-04-29 15:10 ` Patchwork
-1 siblings, 0 replies; 24+ messages in thread
From: Patchwork @ 2021-04-29 15:10 UTC (permalink / raw)
To: Tvrtko Ursulin; +Cc: intel-gfx
[-- Attachment #1.1: Type: text/plain, Size: 4437 bytes --]
== Series Details ==
Series: Workaround building improvements
URL : https://patchwork.freedesktop.org/series/89641/
State : success
== Summary ==
CI Bug Log - changes from CI_DRM_10027 -> Patchwork_20031
====================================================
Summary
-------
**SUCCESS**
No regressions found.
External URL: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_20031/index.html
Known issues
------------
Here are the changes found in Patchwork_20031 that come from known issues:
### IGT changes ###
#### Issues hit ####
* igt@amdgpu/amd_prime@amd-to-i915:
- fi-tgl-y: NOTRUN -> [SKIP][1] ([fdo#109315] / [i915#2575])
[1]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_20031/fi-tgl-y/igt@amdgpu/amd_prime@amd-to-i915.html
* igt@gem_huc_copy@huc-copy:
- fi-skl-guc: NOTRUN -> [SKIP][2] ([fdo#109271] / [i915#2190])
[2]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_20031/fi-skl-guc/igt@gem_huc_copy@huc-copy.html
* igt@kms_chamelium@dp-crc-fast:
- fi-skl-guc: NOTRUN -> [SKIP][3] ([fdo#109271] / [fdo#111827]) +8 similar issues
[3]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_20031/fi-skl-guc/igt@kms_chamelium@dp-crc-fast.html
* igt@kms_pipe_crc_basic@compare-crc-sanitycheck-pipe-d:
- fi-skl-guc: NOTRUN -> [SKIP][4] ([fdo#109271] / [i915#533])
[4]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_20031/fi-skl-guc/igt@kms_pipe_crc_basic@compare-crc-sanitycheck-pipe-d.html
* igt@kms_psr@primary_mmap_gtt:
- fi-skl-guc: NOTRUN -> [SKIP][5] ([fdo#109271]) +26 similar issues
[5]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_20031/fi-skl-guc/igt@kms_psr@primary_mmap_gtt.html
#### Possible fixes ####
* igt@gem_exec_suspend@basic-s3:
- fi-tgl-u2: [FAIL][6] ([i915#1888]) -> [PASS][7]
[6]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_10027/fi-tgl-u2/igt@gem_exec_suspend@basic-s3.html
[7]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_20031/fi-tgl-u2/igt@gem_exec_suspend@basic-s3.html
* igt@kms_frontbuffer_tracking@basic:
- {fi-rkl-11500t}: [SKIP][8] ([i915#1849] / [i915#3180]) -> [PASS][9]
[8]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_10027/fi-rkl-11500t/igt@kms_frontbuffer_tracking@basic.html
[9]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_20031/fi-rkl-11500t/igt@kms_frontbuffer_tracking@basic.html
{name}: This element is suppressed. This means it is ignored when computing
the status of the difference (SUCCESS, WARNING, or FAILURE).
[fdo#109271]: https://bugs.freedesktop.org/show_bug.cgi?id=109271
[fdo#109315]: https://bugs.freedesktop.org/show_bug.cgi?id=109315
[fdo#111827]: https://bugs.freedesktop.org/show_bug.cgi?id=111827
[i915#1849]: https://gitlab.freedesktop.org/drm/intel/issues/1849
[i915#1888]: https://gitlab.freedesktop.org/drm/intel/issues/1888
[i915#2190]: https://gitlab.freedesktop.org/drm/intel/issues/2190
[i915#2575]: https://gitlab.freedesktop.org/drm/intel/issues/2575
[i915#3180]: https://gitlab.freedesktop.org/drm/intel/issues/3180
[i915#533]: https://gitlab.freedesktop.org/drm/intel/issues/533
Participating hosts (44 -> 41)
------------------------------
Additional (1): fi-skl-guc
Missing (4): fi-ilk-m540 fi-bsw-cyan fi-bdw-samus fi-hsw-4200u
Build changes
-------------
* IGT: IGT_6077 -> IGTPW_5770
* Linux: CI_DRM_10027 -> Patchwork_20031
CI-20190529: 20190529
CI_DRM_10027: 1748cb1e8bdf543570b86f39487b171ad4c1f896 @ git://anongit.freedesktop.org/gfx-ci/linux
IGTPW_5770: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_5770/index.html
IGT_6077: 126a3f6fc0e97786e2819085efc84e741093aed5 @ git://anongit.freedesktop.org/xorg/app/intel-gpu-tools
Patchwork_20031: 719c1b04b2c9da988cdaacb6a1f8f79a81016231 @ git://anongit.freedesktop.org/gfx-ci/linux
== Linux commits ==
719c1b04b2c9 drm/i915: Add more checks when building workaround lists
eedcdfbfd864 drm/i915/icl: Stop conflating mask and readback verify
3fe7bcfaee61 drm/i915/icl: Use appropriate helper for a masked workaround
2691349a4b0c drm/i915: Add a separate low-level helper for masked workarounds
234826a1f74f drm/i915/debugfs: Expose read mask in i915_wa_registers
69113b55206c drm/i915: Drop duplicate WaDisable4x2SubspanOptimization:hsw
== Logs ==
For more details see: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_20031/index.html
[-- Attachment #1.2: Type: text/html, Size: 5457 bytes --]
[-- Attachment #2: Type: text/plain, Size: 160 bytes --]
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx
^ permalink raw reply [flat|nested] 24+ messages in thread
* [Intel-gfx] ✗ Fi.CI.IGT: failure for Workaround building improvements
2021-04-29 9:12 ` [Intel-gfx] " Tvrtko Ursulin
` (7 preceding siblings ...)
(?)
@ 2021-04-29 17:45 ` Patchwork
-1 siblings, 0 replies; 24+ messages in thread
From: Patchwork @ 2021-04-29 17:45 UTC (permalink / raw)
To: Tvrtko Ursulin; +Cc: intel-gfx
[-- Attachment #1.1: Type: text/plain, Size: 30255 bytes --]
== Series Details ==
Series: Workaround building improvements
URL : https://patchwork.freedesktop.org/series/89641/
State : failure
== Summary ==
CI Bug Log - changes from CI_DRM_10027_full -> Patchwork_20031_full
====================================================
Summary
-------
**FAILURE**
Serious unknown changes coming with Patchwork_20031_full absolutely need to be
verified manually.
If you think the reported changes have nothing to do with the changes
introduced in Patchwork_20031_full, please notify your bug team to allow them
to document this new failure mode, which will reduce false positives in CI.
Possible new issues
-------------------
Here are the unknown changes that may have been introduced in Patchwork_20031_full:
### IGT changes ###
#### Possible regressions ####
* igt@kms_big_fb@linear-8bpp-rotate-0:
- shard-tglb: [PASS][1] -> [FAIL][2]
[1]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_10027/shard-tglb5/igt@kms_big_fb@linear-8bpp-rotate-0.html
[2]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_20031/shard-tglb5/igt@kms_big_fb@linear-8bpp-rotate-0.html
#### Suppressed ####
The following results come from untrusted machines, tests, or statuses.
They do not affect the overall result.
* {igt@kms_dp_tiled_display@basic-test-pattern-with-chamelium}:
- shard-tglb: NOTRUN -> [SKIP][3]
[3]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_20031/shard-tglb3/igt@kms_dp_tiled_display@basic-test-pattern-with-chamelium.html
- shard-iclb: NOTRUN -> [SKIP][4]
[4]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_20031/shard-iclb1/igt@kms_dp_tiled_display@basic-test-pattern-with-chamelium.html
New tests
---------
New tests have been introduced between CI_DRM_10027_full and Patchwork_20031_full:
### New Piglit tests (1) ###
* spec@glsl-1.50@execution@texelfetchoffset@gs-sampler2drect:
- Statuses : 1 fail(s)
- Exec time: [0.20] s
Known issues
------------
Here are the changes found in Patchwork_20031_full that come from known issues:
### IGT changes ###
#### Issues hit ####
* igt@gem_create@create-massive:
- shard-apl: NOTRUN -> [DMESG-WARN][5] ([i915#3002])
[5]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_20031/shard-apl7/igt@gem_create@create-massive.html
* igt@gem_ctx_param@set-priority-not-supported:
- shard-tglb: NOTRUN -> [SKIP][6] ([fdo#109314])
[6]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_20031/shard-tglb6/igt@gem_ctx_param@set-priority-not-supported.html
- shard-iclb: NOTRUN -> [SKIP][7] ([fdo#109314])
[7]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_20031/shard-iclb4/igt@gem_ctx_param@set-priority-not-supported.html
* igt@gem_ctx_persistence@idempotent:
- shard-snb: NOTRUN -> [SKIP][8] ([fdo#109271] / [i915#1099]) +1 similar issue
[8]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_20031/shard-snb6/igt@gem_ctx_persistence@idempotent.html
* igt@gem_ctx_persistence@many-contexts:
- shard-tglb: [PASS][9] -> [FAIL][10] ([i915#2410])
[9]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_10027/shard-tglb6/igt@gem_ctx_persistence@many-contexts.html
[10]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_20031/shard-tglb7/igt@gem_ctx_persistence@many-contexts.html
* igt@gem_eio@in-flight-contexts-1us:
- shard-iclb: [PASS][11] -> [TIMEOUT][12] ([i915#3070])
[11]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_10027/shard-iclb5/igt@gem_eio@in-flight-contexts-1us.html
[12]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_20031/shard-iclb7/igt@gem_eio@in-flight-contexts-1us.html
* igt@gem_eio@unwedge-stress:
- shard-tglb: [PASS][13] -> [TIMEOUT][14] ([i915#2369] / [i915#3063])
[13]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_10027/shard-tglb8/igt@gem_eio@unwedge-stress.html
[14]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_20031/shard-tglb8/igt@gem_eio@unwedge-stress.html
- shard-iclb: [PASS][15] -> [TIMEOUT][16] ([i915#2369] / [i915#2481] / [i915#3070])
[15]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_10027/shard-iclb2/igt@gem_eio@unwedge-stress.html
[16]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_20031/shard-iclb7/igt@gem_eio@unwedge-stress.html
* igt@gem_exec_fair@basic-deadline:
- shard-kbl: [PASS][17] -> [FAIL][18] ([i915#2846])
[17]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_10027/shard-kbl2/igt@gem_exec_fair@basic-deadline.html
[18]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_20031/shard-kbl1/igt@gem_exec_fair@basic-deadline.html
- shard-glk: [PASS][19] -> [FAIL][20] ([i915#2846])
[19]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_10027/shard-glk2/igt@gem_exec_fair@basic-deadline.html
[20]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_20031/shard-glk4/igt@gem_exec_fair@basic-deadline.html
* igt@gem_exec_fair@basic-pace-share@rcs0:
- shard-glk: [PASS][21] -> [FAIL][22] ([i915#2842]) +3 similar issues
[21]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_10027/shard-glk9/igt@gem_exec_fair@basic-pace-share@rcs0.html
[22]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_20031/shard-glk6/igt@gem_exec_fair@basic-pace-share@rcs0.html
* igt@gem_exec_fair@basic-pace@vcs0:
- shard-iclb: [PASS][23] -> [FAIL][24] ([i915#2842]) +1 similar issue
[23]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_10027/shard-iclb4/igt@gem_exec_fair@basic-pace@vcs0.html
[24]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_20031/shard-iclb7/igt@gem_exec_fair@basic-pace@vcs0.html
* igt@gem_exec_whisper@basic-queues-all:
- shard-glk: [PASS][25] -> [DMESG-WARN][26] ([i915#118] / [i915#95]) +2 similar issues
[25]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_10027/shard-glk6/igt@gem_exec_whisper@basic-queues-all.html
[26]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_20031/shard-glk2/igt@gem_exec_whisper@basic-queues-all.html
* igt@gem_mmap_gtt@cpuset-big-copy:
- shard-iclb: [PASS][27] -> [FAIL][28] ([i915#307])
[27]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_10027/shard-iclb3/igt@gem_mmap_gtt@cpuset-big-copy.html
[28]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_20031/shard-iclb6/igt@gem_mmap_gtt@cpuset-big-copy.html
* igt@gem_pread@exhaustion:
- shard-tglb: NOTRUN -> [WARN][29] ([i915#2658])
[29]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_20031/shard-tglb3/igt@gem_pread@exhaustion.html
- shard-glk: NOTRUN -> [WARN][30] ([i915#2658])
[30]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_20031/shard-glk8/igt@gem_pread@exhaustion.html
- shard-iclb: NOTRUN -> [WARN][31] ([i915#2658])
[31]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_20031/shard-iclb2/igt@gem_pread@exhaustion.html
- shard-snb: NOTRUN -> [WARN][32] ([i915#2658])
[32]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_20031/shard-snb5/igt@gem_pread@exhaustion.html
- shard-kbl: NOTRUN -> [WARN][33] ([i915#2658])
[33]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_20031/shard-kbl6/igt@gem_pread@exhaustion.html
- shard-skl: NOTRUN -> [WARN][34] ([i915#2658])
[34]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_20031/shard-skl5/igt@gem_pread@exhaustion.html
* igt@gem_render_copy@y-tiled-mc-ccs-to-vebox-y-tiled:
- shard-iclb: NOTRUN -> [SKIP][35] ([i915#768]) +1 similar issue
[35]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_20031/shard-iclb1/igt@gem_render_copy@y-tiled-mc-ccs-to-vebox-y-tiled.html
* igt@gem_userptr_blits@dmabuf-sync:
- shard-apl: NOTRUN -> [SKIP][36] ([fdo#109271] / [i915#3323])
[36]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_20031/shard-apl1/igt@gem_userptr_blits@dmabuf-sync.html
* igt@gem_userptr_blits@dmabuf-unsync:
- shard-tglb: NOTRUN -> [SKIP][37] ([i915#3297])
[37]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_20031/shard-tglb7/igt@gem_userptr_blits@dmabuf-unsync.html
- shard-iclb: NOTRUN -> [SKIP][38] ([i915#3297])
[38]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_20031/shard-iclb6/igt@gem_userptr_blits@dmabuf-unsync.html
* igt@gem_userptr_blits@vma-merge:
- shard-snb: NOTRUN -> [FAIL][39] ([i915#2724])
[39]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_20031/shard-snb7/igt@gem_userptr_blits@vma-merge.html
- shard-apl: NOTRUN -> [FAIL][40] ([i915#3318])
[40]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_20031/shard-apl6/igt@gem_userptr_blits@vma-merge.html
* igt@gen3_render_tiledx_blits:
- shard-iclb: NOTRUN -> [SKIP][41] ([fdo#109289])
[41]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_20031/shard-iclb3/igt@gen3_render_tiledx_blits.html
- shard-tglb: NOTRUN -> [SKIP][42] ([fdo#109289])
[42]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_20031/shard-tglb2/igt@gen3_render_tiledx_blits.html
* igt@gen9_exec_parse@allowed-all:
- shard-iclb: NOTRUN -> [SKIP][43] ([fdo#112306]) +1 similar issue
[43]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_20031/shard-iclb3/igt@gen9_exec_parse@allowed-all.html
- shard-tglb: NOTRUN -> [SKIP][44] ([fdo#112306]) +1 similar issue
[44]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_20031/shard-tglb2/igt@gen9_exec_parse@allowed-all.html
* igt@gen9_exec_parse@batch-invalid-length:
- shard-snb: NOTRUN -> [SKIP][45] ([fdo#109271]) +409 similar issues
[45]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_20031/shard-snb5/igt@gen9_exec_parse@batch-invalid-length.html
* igt@i915_module_load@reload-with-fault-injection:
- shard-skl: [PASS][46] -> [DMESG-WARN][47] ([i915#1982]) +1 similar issue
[46]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_10027/shard-skl7/igt@i915_module_load@reload-with-fault-injection.html
[47]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_20031/shard-skl10/igt@i915_module_load@reload-with-fault-injection.html
* igt@i915_pm_dc@dc6-psr:
- shard-tglb: NOTRUN -> [FAIL][48] ([i915#454])
[48]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_20031/shard-tglb2/igt@i915_pm_dc@dc6-psr.html
- shard-skl: NOTRUN -> [FAIL][49] ([i915#454])
[49]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_20031/shard-skl4/igt@i915_pm_dc@dc6-psr.html
* igt@i915_pm_lpsp@kms-lpsp@kms-lpsp-dp:
- shard-kbl: NOTRUN -> [SKIP][50] ([fdo#109271] / [i915#1937])
[50]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_20031/shard-kbl6/igt@i915_pm_lpsp@kms-lpsp@kms-lpsp-dp.html
- shard-apl: NOTRUN -> [SKIP][51] ([fdo#109271] / [i915#1937])
[51]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_20031/shard-apl7/igt@i915_pm_lpsp@kms-lpsp@kms-lpsp-dp.html
* igt@i915_pm_lpsp@kms-lpsp@kms-lpsp-hdmi-a:
- shard-glk: NOTRUN -> [SKIP][52] ([fdo#109271] / [i915#1937])
[52]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_20031/shard-glk8/igt@i915_pm_lpsp@kms-lpsp@kms-lpsp-hdmi-a.html
* igt@i915_selftest@live@hangcheck:
- shard-snb: [PASS][53] -> [INCOMPLETE][54] ([i915#2782])
[53]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_10027/shard-snb2/igt@i915_selftest@live@hangcheck.html
[54]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_20031/shard-snb6/igt@i915_selftest@live@hangcheck.html
* igt@kms_big_fb@yf-tiled-addfb-size-overflow:
- shard-tglb: NOTRUN -> [SKIP][55] ([fdo#111615]) +4 similar issues
[55]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_20031/shard-tglb3/igt@kms_big_fb@yf-tiled-addfb-size-overflow.html
* igt@kms_big_joiner@invalid-modeset:
- shard-skl: NOTRUN -> [SKIP][56] ([fdo#109271] / [i915#2705])
[56]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_20031/shard-skl10/igt@kms_big_joiner@invalid-modeset.html
* igt@kms_ccs@pipe-b-bad-aux-stride:
- shard-skl: [PASS][57] -> [SKIP][58] ([fdo#109271]) +17 similar issues
[57]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_10027/shard-skl6/igt@kms_ccs@pipe-b-bad-aux-stride.html
[58]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_20031/shard-skl1/igt@kms_ccs@pipe-b-bad-aux-stride.html
* igt@kms_ccs@pipe-c-ccs-on-another-bo:
- shard-skl: NOTRUN -> [SKIP][59] ([fdo#109271] / [fdo#111304]) +1 similar issue
[59]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_20031/shard-skl5/igt@kms_ccs@pipe-c-ccs-on-another-bo.html
* igt@kms_chamelium@vga-hpd:
- shard-apl: NOTRUN -> [SKIP][60] ([fdo#109271] / [fdo#111827]) +22 similar issues
[60]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_20031/shard-apl6/igt@kms_chamelium@vga-hpd.html
* igt@kms_chamelium@vga-hpd-for-each-pipe:
- shard-skl: NOTRUN -> [SKIP][61] ([fdo#109271] / [fdo#111827]) +14 similar issues
[61]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_20031/shard-skl6/igt@kms_chamelium@vga-hpd-for-each-pipe.html
* igt@kms_color@pipe-a-degamma:
- shard-tglb: NOTRUN -> [FAIL][62] ([i915#1149])
[62]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_20031/shard-tglb6/igt@kms_color@pipe-a-degamma.html
- shard-iclb: NOTRUN -> [FAIL][63] ([i915#1149])
[63]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_20031/shard-iclb5/igt@kms_color@pipe-a-degamma.html
* igt@kms_color_chamelium@pipe-a-degamma:
- shard-kbl: NOTRUN -> [SKIP][64] ([fdo#109271] / [fdo#111827]) +10 similar issues
[64]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_20031/shard-kbl1/igt@kms_color_chamelium@pipe-a-degamma.html
* igt@kms_color_chamelium@pipe-b-ctm-red-to-blue:
- shard-iclb: NOTRUN -> [SKIP][65] ([fdo#109284] / [fdo#111827]) +2 similar issues
[65]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_20031/shard-iclb5/igt@kms_color_chamelium@pipe-b-ctm-red-to-blue.html
* igt@kms_color_chamelium@pipe-d-ctm-red-to-blue:
- shard-tglb: NOTRUN -> [SKIP][66] ([fdo#109284] / [fdo#111827]) +4 similar issues
[66]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_20031/shard-tglb1/igt@kms_color_chamelium@pipe-d-ctm-red-to-blue.html
- shard-iclb: NOTRUN -> [SKIP][67] ([fdo#109278] / [fdo#109284] / [fdo#111827])
[67]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_20031/shard-iclb2/igt@kms_color_chamelium@pipe-d-ctm-red-to-blue.html
* igt@kms_color_chamelium@pipe-d-degamma:
- shard-glk: NOTRUN -> [SKIP][68] ([fdo#109271] / [fdo#111827]) +8 similar issues
[68]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_20031/shard-glk8/igt@kms_color_chamelium@pipe-d-degamma.html
* igt@kms_color_chamelium@pipe-invalid-ctm-matrix-sizes:
- shard-snb: NOTRUN -> [SKIP][69] ([fdo#109271] / [fdo#111827]) +25 similar issues
[69]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_20031/shard-snb5/igt@kms_color_chamelium@pipe-invalid-ctm-matrix-sizes.html
* igt@kms_content_protection@srm:
- shard-apl: NOTRUN -> [TIMEOUT][70] ([i915#1319])
[70]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_20031/shard-apl2/igt@kms_content_protection@srm.html
* igt@kms_cursor_crc@pipe-a-cursor-128x42-offscreen:
- shard-skl: [PASS][71] -> [FAIL][72] ([i915#54])
[71]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_10027/shard-skl2/igt@kms_cursor_crc@pipe-a-cursor-128x42-offscreen.html
[72]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_20031/shard-skl1/igt@kms_cursor_crc@pipe-a-cursor-128x42-offscreen.html
* igt@kms_cursor_crc@pipe-a-cursor-256x85-random:
- shard-tglb: [PASS][73] -> [FAIL][74] ([i915#2124])
[73]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_10027/shard-tglb6/igt@kms_cursor_crc@pipe-a-cursor-256x85-random.html
[74]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_20031/shard-tglb5/igt@kms_cursor_crc@pipe-a-cursor-256x85-random.html
* igt@kms_cursor_crc@pipe-a-cursor-512x512-offscreen:
- shard-iclb: NOTRUN -> [SKIP][75] ([fdo#109278] / [fdo#109279])
[75]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_20031/shard-iclb3/igt@kms_cursor_crc@pipe-a-cursor-512x512-offscreen.html
- shard-tglb: NOTRUN -> [SKIP][76] ([fdo#109279] / [i915#3359])
[76]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_20031/shard-tglb2/igt@kms_cursor_crc@pipe-a-cursor-512x512-offscreen.html
* igt@kms_cursor_crc@pipe-a-cursor-suspend:
- shard-kbl: NOTRUN -> [DMESG-WARN][77] ([i915#180]) +1 similar issue
[77]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_20031/shard-kbl6/igt@kms_cursor_crc@pipe-a-cursor-suspend.html
* igt@kms_cursor_crc@pipe-b-cursor-32x32-onscreen:
- shard-kbl: NOTRUN -> [SKIP][78] ([fdo#109271]) +117 similar issues
[78]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_20031/shard-kbl3/igt@kms_cursor_crc@pipe-b-cursor-32x32-onscreen.html
- shard-tglb: NOTRUN -> [SKIP][79] ([i915#3319]) +1 similar issue
[79]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_20031/shard-tglb5/igt@kms_cursor_crc@pipe-b-cursor-32x32-onscreen.html
* igt@kms_cursor_crc@pipe-c-cursor-suspend:
- shard-skl: [PASS][80] -> [INCOMPLETE][81] ([i915#300])
[80]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_10027/shard-skl1/igt@kms_cursor_crc@pipe-c-cursor-suspend.html
[81]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_20031/shard-skl4/igt@kms_cursor_crc@pipe-c-cursor-suspend.html
* igt@kms_cursor_crc@pipe-d-cursor-dpms:
- shard-iclb: NOTRUN -> [SKIP][82] ([fdo#109278]) +8 similar issues
[82]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_20031/shard-iclb4/igt@kms_cursor_crc@pipe-d-cursor-dpms.html
* igt@kms_cursor_crc@pipe-d-cursor-max-size-rapid-movement:
- shard-tglb: NOTRUN -> [SKIP][83] ([i915#3359])
[83]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_20031/shard-tglb5/igt@kms_cursor_crc@pipe-d-cursor-max-size-rapid-movement.html
* igt@kms_cursor_legacy@cursorb-vs-flipa-varying-size:
- shard-iclb: NOTRUN -> [SKIP][84] ([fdo#109274] / [fdo#109278])
[84]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_20031/shard-iclb8/igt@kms_cursor_legacy@cursorb-vs-flipa-varying-size.html
* igt@kms_cursor_legacy@flip-vs-cursor-atomic-transitions:
- shard-skl: [PASS][85] -> [FAIL][86] ([i915#2346])
[85]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_10027/shard-skl2/igt@kms_cursor_legacy@flip-vs-cursor-atomic-transitions.html
[86]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_20031/shard-skl4/igt@kms_cursor_legacy@flip-vs-cursor-atomic-transitions.html
* igt@kms_flip@2x-flip-vs-wf_vblank-interruptible:
- shard-iclb: NOTRUN -> [SKIP][87] ([fdo#109274]) +1 similar issue
[87]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_20031/shard-iclb4/igt@kms_flip@2x-flip-vs-wf_vblank-interruptible.html
* igt@kms_flip@flip-vs-suspend-interruptible@a-dp1:
- shard-kbl: [PASS][88] -> [DMESG-WARN][89] ([i915#180]) +3 similar issues
[88]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_10027/shard-kbl2/igt@kms_flip@flip-vs-suspend-interruptible@a-dp1.html
[89]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_20031/shard-kbl7/igt@kms_flip@flip-vs-suspend-interruptible@a-dp1.html
* igt@kms_flip_scaled_crc@flip-32bpp-ytile-to-32bpp-ytileccs:
- shard-tglb: NOTRUN -> [SKIP][90] ([i915#2587])
[90]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_20031/shard-tglb5/igt@kms_flip_scaled_crc@flip-32bpp-ytile-to-32bpp-ytileccs.html
* igt@kms_flip_scaled_crc@flip-64bpp-ytile-to-32bpp-ytilercccs:
- shard-apl: NOTRUN -> [SKIP][91] ([fdo#109271] / [i915#2672])
[91]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_20031/shard-apl8/igt@kms_flip_scaled_crc@flip-64bpp-ytile-to-32bpp-ytilercccs.html
* igt@kms_frontbuffer_tracking@fbc-1p-shrfb-fliptrack-mmap-gtt:
- shard-skl: NOTRUN -> [SKIP][92] ([fdo#109271]) +216 similar issues
[92]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_20031/shard-skl4/igt@kms_frontbuffer_tracking@fbc-1p-shrfb-fliptrack-mmap-gtt.html
* igt@kms_frontbuffer_tracking@fbc-2p-scndscrn-pri-indfb-draw-pwrite:
- shard-glk: [PASS][93] -> [FAIL][94] ([i915#49])
[93]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_10027/shard-glk4/igt@kms_frontbuffer_tracking@fbc-2p-scndscrn-pri-indfb-draw-pwrite.html
[94]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_20031/shard-glk3/igt@kms_frontbuffer_tracking@fbc-2p-scndscrn-pri-indfb-draw-pwrite.html
* igt@kms_frontbuffer_tracking@psr-1p-offscren-pri-indfb-draw-blt:
- shard-skl: [PASS][95] -> [FAIL][96] ([i915#49]) +1 similar issue
[95]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_10027/shard-skl7/igt@kms_frontbuffer_tracking@psr-1p-offscren-pri-indfb-draw-blt.html
[96]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_20031/shard-skl1/igt@kms_frontbuffer_tracking@psr-1p-offscren-pri-indfb-draw-blt.html
* igt@kms_frontbuffer_tracking@psr-1p-primscrn-cur-indfb-draw-mmap-cpu:
- shard-skl: NOTRUN -> [FAIL][97] ([i915#49])
[97]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_20031/shard-skl1/igt@kms_frontbuffer_tracking@psr-1p-primscrn-cur-indfb-draw-mmap-cpu.html
* igt@kms_frontbuffer_tracking@psr-2p-primscrn-pri-indfb-draw-blt:
- shard-apl: NOTRUN -> [SKIP][98] ([fdo#109271]) +245 similar issues
[98]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_20031/shard-apl1/igt@kms_frontbuffer_tracking@psr-2p-primscrn-pri-indfb-draw-blt.html
* igt@kms_frontbuffer_tracking@psr-2p-primscrn-shrfb-plflip-blt:
- shard-iclb: NOTRUN -> [SKIP][99] ([fdo#109280]) +12 similar issues
[99]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_20031/shard-iclb1/igt@kms_frontbuffer_tracking@psr-2p-primscrn-shrfb-plflip-blt.html
* igt@kms_frontbuffer_tracking@psr-2p-scndscrn-spr-indfb-draw-pwrite:
- shard-tglb: NOTRUN -> [SKIP][100] ([fdo#111825]) +15 similar issues
[100]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_20031/shard-tglb5/igt@kms_frontbuffer_tracking@psr-2p-scndscrn-spr-indfb-draw-pwrite.html
* igt@kms_frontbuffer_tracking@psr-rgb565-draw-mmap-cpu:
- shard-glk: NOTRUN -> [SKIP][101] ([fdo#109271]) +73 similar issues
[101]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_20031/shard-glk1/igt@kms_frontbuffer_tracking@psr-rgb565-draw-mmap-cpu.html
* igt@kms_frontbuffer_tracking@psr-suspend:
- shard-iclb: [PASS][102] -> [INCOMPLETE][103] ([i915#1185] / [i915#123])
[102]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_10027/shard-iclb1/igt@kms_frontbuffer_tracking@psr-suspend.html
[103]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_20031/shard-iclb3/igt@kms_frontbuffer_tracking@psr-suspend.html
* igt@kms_hdr@bpc-switch-dpms:
- shard-skl: NOTRUN -> [FAIL][104] ([i915#1188])
[104]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_20031/shard-skl4/igt@kms_hdr@bpc-switch-dpms.html
* igt@kms_hdr@static-toggle:
- shard-iclb: NOTRUN -> [SKIP][105] ([i915#1187])
[105]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_20031/shard-iclb2/igt@kms_hdr@static-toggle.html
- shard-tglb: NOTRUN -> [SKIP][106] ([i915#1187])
[106]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_20031/shard-tglb2/igt@kms_hdr@static-toggle.html
* igt@kms_pipe_crc_basic@compare-crc-sanitycheck-pipe-d:
- shard-apl: NOTRUN -> [SKIP][107] ([fdo#109271] / [i915#533]) +1 similar issue
[107]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_20031/shard-apl8/igt@kms_pipe_crc_basic@compare-crc-sanitycheck-pipe-d.html
* igt@kms_pipe_crc_basic@read-crc-pipe-d:
- shard-glk: NOTRUN -> [SKIP][108] ([fdo#109271] / [i915#533])
[108]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_20031/shard-glk8/igt@kms_pipe_crc_basic@read-crc-pipe-d.html
* igt@kms_pipe_crc_basic@suspend-read-crc-pipe-d:
- shard-skl: NOTRUN -> [SKIP][109] ([fdo#109271] / [i915#533]) +2 similar issues
[109]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_20031/shard-skl10/igt@kms_pipe_crc_basic@suspend-read-crc-pipe-d.html
* igt@kms_plane_alpha_blend@pipe-a-alpha-transparent-fb:
- shard-skl: NOTRUN -> [FAIL][110] ([i915#265])
[110]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_20031/shard-skl8/igt@kms_plane_alpha_blend@pipe-a-alpha-transparent-fb.html
- shard-apl: NOTRUN -> [FAIL][111] ([i915#265])
[111]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_20031/shard-apl6/igt@kms_plane_alpha_blend@pipe-a-alpha-transparent-fb.html
* igt@kms_plane_alpha_blend@pipe-b-constant-alpha-max:
- shard-apl: NOTRUN -> [FAIL][112] ([fdo#108145] / [i915#265]) +1 similar issue
[112]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_20031/shard-apl1/igt@kms_plane_alpha_blend@pipe-b-constant-alpha-max.html
* igt@kms_plane_alpha_blend@pipe-b-coverage-7efc:
- shard-skl: NOTRUN -> [FAIL][113] ([fdo#108145] / [i915#265]) +3 similar issues
[113]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_20031/shard-skl5/igt@kms_plane_alpha_blend@pipe-b-coverage-7efc.html
* igt@kms_plane_alpha_blend@pipe-c-alpha-basic:
- shard-kbl: NOTRUN -> [FAIL][114] ([fdo#108145] / [i915#265])
[114]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_20031/shard-kbl1/igt@kms_plane_alpha_blend@pipe-c-alpha-basic.html
* igt@kms_plane_alpha_blend@pipe-c-constant-alpha-max:
- shard-glk: NOTRUN -> [FAIL][115] ([fdo#108145] / [i915#265]) +1 similar issue
[115]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_20031/shard-glk8/igt@kms_plane_alpha_blend@pipe-c-constant-alpha-max.html
* igt@kms_plane_scaling@scaler-with-clipping-clamping@pipe-c-scaler-with-clipping-clamping:
- shard-apl: NOTRUN -> [SKIP][116] ([fdo#109271] / [i915#2733])
[116]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_20031/shard-apl7/igt@kms_plane_scaling@scaler-with-clipping-clamping@pipe-c-scaler-with-clipping-clamping.html
* igt@kms_psr2_sf@overlay-plane-update-sf-dmg-area-3:
- shard-kbl: NOTRUN -> [SKIP][117] ([fdo#109271] / [i915#658]) +2 similar issues
[117]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_20031/shard-kbl1/igt@kms_psr2_sf@overlay-plane-update-sf-dmg-area-3.html
* igt@kms_psr2_sf@primary-plane-update-sf-dmg-area-5:
- shard-skl: NOTRUN -> [SKIP][118] ([fdo#109271] / [i915#658]) +4 similar issues
[118]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_20031/shard-skl8/igt@kms_psr2_sf@primary-plane-update-sf-dmg-area-5.html
* igt@kms_psr2_su@page_flip:
- shard-glk: NOTRUN -> [SKIP][119] ([fdo#109271] / [i915#658]) +1 similar issue
[119]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_20031/shard-glk8/igt@kms_psr2_su@page_flip.html
- shard-tglb: NOTRUN -> [SKIP][120] ([i915#1911])
[120]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_20031/shard-tglb6/igt@kms_psr2_su@page_flip.html
- shard-apl: NOTRUN -> [SKIP][121] ([fdo#109271] / [i915#658]) +4 similar issues
[121]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_20031/shard-apl7/igt@kms_psr2_su@page_flip.html
- shard-iclb: NOTRUN -> [SKIP][122] ([fdo#109642] / [fdo#111068] / [i915#658])
[122]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_20031/shard-iclb5/igt@kms_psr2_su@page_flip.html
* igt@kms_psr@psr2_sprite_render:
- shard-tglb: NOTRUN -> [FAIL][123] ([i915#132]) +1 similar issue
[123]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_20031/shard-tglb5/igt@kms_psr@psr2_sprite_render.html
* igt@kms_psr@psr2_suspend:
- shard-iclb: [PASS][124] -> [SKIP][125] ([fdo#109441]) +1 similar issue
[124]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_10027/shard-iclb2/igt@kms_psr@psr2_suspend.html
[125]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_20031/shard-iclb8/igt@kms_psr@psr2_suspend.html
* igt@kms_tv_load_detect@load-detect:
- shard-tglb: NOTRUN -> [SKIP][126] ([fdo#109309])
[126]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_20031/shard-tglb1/igt@kms_tv_load_detect@load-detect.html
- shard-iclb: NOTRUN -> [SKIP][127] ([fdo#109309])
[127]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_20031/shard-iclb7/igt@kms_tv_load_detect@load-detect.html
* igt@kms_vrr@flip-suspend:
- shard-iclb: NOTRUN -> [SKIP][128] ([fdo#109502])
[128]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_20031/shard-iclb2/igt@kms_vrr@flip-suspend.html
- shard-tglb: NOTRUN -> [SKIP][129] ([fdo#109502])
[129]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_20031/shard-tglb1/igt@kms_vrr@flip-suspend.html
* igt@kms_writeback@writeback-fb-id:
- shard-kbl: NOTRUN -> [SKIP][130] ([fdo#109271] / [i915#2437])
[130]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_20031/shard-kbl6/igt@kms_writeback@writeback-fb-id.html
- shard-skl: NOTRUN -> [SKIP][131] ([fdo#109271] / [i915#2437])
[131]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_20031/shard-skl5/igt@kms_writeback@writeback-fb-id.html
* igt@kms_writeback@writeback-pixel-formats:
- shard-apl: NOTRUN -> [SKIP][132] ([fdo#109271] / [i915#2437])
[132]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_20031/shard-apl3/igt@kms_writeback@writeback-pixel-formats.html
* igt@nouveau_crc@pipe-a-source-rg:
- shard-iclb: NOTRUN -> [SKIP][133] ([i915#2530])
[133]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_20031/shard-iclb7/igt@nouveau_crc@pipe-a-source-rg.html
- shard-tglb: NOTRUN -> [SKIP][134] ([i915#2530]) +1 similar issue
[134]: https://intel-gfx-ci.01.org/
== Logs ==
For more details see: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_20031/index.html
[-- Attachment #1.2: Type: text/html, Size: 33773 bytes --]
[-- Attachment #2: Type: text/plain, Size: 160 bytes --]
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx
^ permalink raw reply [flat|nested] 24+ messages in thread
* Re: [PATCH 3/6] drm/i915: Add a separate low-level helper for masked workarounds
2021-04-29 9:12 ` [Intel-gfx] " Tvrtko Ursulin
@ 2021-05-01 6:55 ` Lucas De Marchi
-1 siblings, 0 replies; 24+ messages in thread
From: Lucas De Marchi @ 2021-05-01 6:55 UTC (permalink / raw)
To: Tvrtko Ursulin; +Cc: Intel-gfx, dri-devel, Tvrtko Ursulin
On Thu, Apr 29, 2021 at 10:12:51AM +0100, Tvrtko Ursulin wrote:
>From: Tvrtko Ursulin <tvrtko.ursulin@intel.com>
>
>We distinguish masked registers from other workarounds by the mask (clr)
>being zero for the former.
the difference is more on the fact that those calls used _MASKED_*
macros to prepare the upper 16 bits than the fact the clr is 0.
clr is zero only because for masked registers we don't care about
clearing the value since all the bits in the mask will be written.
More below.
>
>To avoid callers of the low-level wa_add having to know that, and be
>passing this zero explicitly, add a wa_masked_add low-level helper
>which embeds this knowledge.
>
>Signed-off-by: Tvrtko Ursulin <tvrtko.ursulin@intel.com>
>---
> drivers/gpu/drm/i915/gt/intel_workarounds.c | 56 +++++++++++++--------
> 1 file changed, 34 insertions(+), 22 deletions(-)
>
>diff --git a/drivers/gpu/drm/i915/gt/intel_workarounds.c b/drivers/gpu/drm/i915/gt/intel_workarounds.c
>index 62cb9ee5bfc3..a7abf9ca78ec 100644
>--- a/drivers/gpu/drm/i915/gt/intel_workarounds.c
>+++ b/drivers/gpu/drm/i915/gt/intel_workarounds.c
>@@ -162,6 +162,18 @@ static void wa_add(struct i915_wa_list *wal, i915_reg_t reg,
> _wa_add(wal, &wa);
> }
>
>+static void wa_masked_add(struct i915_wa_list *wal, i915_reg_t reg,
>+ u32 set, u32 read_mask)
>+{
>+ struct i915_wa wa = {
>+ .reg = reg,
>+ .set = set,
>+ .read = read_mask,
>+ };
>+
>+ _wa_add(wal, &wa);
>+}
I think this would be better together with the other wa_masked_*
functions. If not only by the name, but also because we have a comment
there:
/*
* WA operations on "masked register". A masked register has the upper 16 bits
* documented as "masked" in b-spec. Its purpose is to allow writing to just a
* portion of the register without a rmw: you simply write in the upper 16 bits
* the mask of bits you are going to modify.
*
* The wa_masked_* family of functions already does the necessary operations to
* calculate the mask based on the parameters passed, so user only has to
* provide the lower 16 bits of that register.
*/
>+
> static void
> wa_write_clr_set(struct i915_wa_list *wal, i915_reg_t reg, u32 clear, u32 set)
> {
>@@ -200,20 +212,20 @@ wa_write_clr(struct i915_wa_list *wal, i915_reg_t reg, u32 clr)
> static void
> wa_masked_en(struct i915_wa_list *wal, i915_reg_t reg, u32 val)
> {
>- wa_add(wal, reg, 0, _MASKED_BIT_ENABLE(val), val);
>+ wa_masked_add(wal, reg, _MASKED_BIT_ENABLE(val), val);
for me it feels weird that now we have to use wa_masked_add() *and* at the
same time use _MASKED_BIT_ENABLE(). This is not the case for when we are
using wa_masked_en() for example.
and as I said, the clr bits could be anything since they don't really
matter. The biggest value added by the wa_masked_* variant is the use of
_MASKED_* where needed.
Lucas De Marchi
> }
>
> static void
> wa_masked_dis(struct i915_wa_list *wal, i915_reg_t reg, u32 val)
> {
>- wa_add(wal, reg, 0, _MASKED_BIT_DISABLE(val), val);
>+ wa_masked_add(wal, reg, _MASKED_BIT_DISABLE(val), val);
> }
>
> static void
> wa_masked_field_set(struct i915_wa_list *wal, i915_reg_t reg,
> u32 mask, u32 val)
> {
>- wa_add(wal, reg, 0, _MASKED_FIELD(mask, val), mask);
>+ wa_masked_add(wal, reg, _MASKED_FIELD(mask, val), mask);
> }
>
> static void gen6_ctx_workarounds_init(struct intel_engine_cs *engine,
>@@ -836,10 +848,10 @@ hsw_gt_workarounds_init(struct drm_i915_private *i915, struct i915_wa_list *wal)
> /* L3 caching of data atomics doesn't work -- disable it. */
> wa_write(wal, HSW_SCRATCH1, HSW_SCRATCH1_L3_DATA_ATOMICS_DISABLE);
>
>- wa_add(wal,
>- HSW_ROW_CHICKEN3, 0,
>- _MASKED_BIT_ENABLE(HSW_ROW_CHICKEN3_L3_GLOBAL_ATOMICS_DISABLE),
>- 0 /* XXX does this reg exist? */);
>+ wa_masked_add(wal,
>+ HSW_ROW_CHICKEN3,
>+ _MASKED_BIT_ENABLE(HSW_ROW_CHICKEN3_L3_GLOBAL_ATOMICS_DISABLE),
>+ 0 /* XXX does this reg exist? */);
>
> /* WaVSRefCountFullforceMissDisable:hsw */
> wa_write_clr(wal, GEN7_FF_THREAD_MODE, GEN7_FF_VS_REF_CNT_FFME);
>@@ -1947,10 +1959,10 @@ rcs_engine_wa_init(struct intel_engine_cs *engine, struct i915_wa_list *wal)
> * disable bit, which we don't touch here, but it's good
> * to keep in mind (see 3DSTATE_PS and 3DSTATE_WM).
> */
>- wa_add(wal, GEN7_GT_MODE, 0,
>- _MASKED_FIELD(GEN6_WIZ_HASHING_MASK,
>- GEN6_WIZ_HASHING_16x4),
>- GEN6_WIZ_HASHING_16x4);
>+ wa_masked_field_set(wal,
>+ GEN7_GT_MODE,
>+ GEN6_WIZ_HASHING_MASK,
>+ GEN6_WIZ_HASHING_16x4);
> }
>
> if (IS_GEN_RANGE(i915, 6, 7))
>@@ -2000,10 +2012,10 @@ rcs_engine_wa_init(struct intel_engine_cs *engine, struct i915_wa_list *wal)
> * disable bit, which we don't touch here, but it's good
> * to keep in mind (see 3DSTATE_PS and 3DSTATE_WM).
> */
>- wa_add(wal,
>- GEN6_GT_MODE, 0,
>- _MASKED_FIELD(GEN6_WIZ_HASHING_MASK, GEN6_WIZ_HASHING_16x4),
>- GEN6_WIZ_HASHING_16x4);
>+ wa_masked_field_set(wal,
>+ GEN6_GT_MODE,
>+ GEN6_WIZ_HASHING_MASK,
>+ GEN6_WIZ_HASHING_16x4);
>
> /* WaDisable_RenderCache_OperationalFlush:snb */
> wa_masked_dis(wal, CACHE_MODE_0, RC_OP_FLUSH_ENABLE);
>@@ -2021,10 +2033,10 @@ rcs_engine_wa_init(struct intel_engine_cs *engine, struct i915_wa_list *wal)
>
> if (IS_GEN_RANGE(i915, 4, 6))
> /* WaTimedSingleVertexDispatch:cl,bw,ctg,elk,ilk,snb */
>- wa_add(wal, MI_MODE,
>- 0, _MASKED_BIT_ENABLE(VS_TIMER_DISPATCH),
>- /* XXX bit doesn't stick on Broadwater */
>- IS_I965G(i915) ? 0 : VS_TIMER_DISPATCH);
>+ wa_masked_add(wal, MI_MODE,
>+ _MASKED_BIT_ENABLE(VS_TIMER_DISPATCH),
>+ /* XXX bit doesn't stick on Broadwater */
>+ IS_I965G(i915) ? 0 : VS_TIMER_DISPATCH);
>
> if (IS_GEN(i915, 4))
> /*
>@@ -2037,9 +2049,9 @@ rcs_engine_wa_init(struct intel_engine_cs *engine, struct i915_wa_list *wal)
> * they are already accustomed to from before contexts were
> * enabled.
> */
>- wa_add(wal, ECOSKPD,
>- 0, _MASKED_BIT_ENABLE(ECO_CONSTANT_BUFFER_SR_DISABLE),
>- 0 /* XXX bit doesn't stick on Broadwater */);
>+ wa_masked_add(wal, ECOSKPD,
>+ _MASKED_BIT_ENABLE(ECO_CONSTANT_BUFFER_SR_DISABLE),
>+ 0 /* XXX bit doesn't stick on Broadwater */);
> }
>
> static void
>--
>2.30.2
>
>_______________________________________________
>dri-devel mailing list
>dri-devel@lists.freedesktop.org
>https://lists.freedesktop.org/mailman/listinfo/dri-devel
_______________________________________________
dri-devel mailing list
dri-devel@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/dri-devel
^ permalink raw reply [flat|nested] 24+ messages in thread
* Re: [Intel-gfx] [PATCH 3/6] drm/i915: Add a separate low-level helper for masked workarounds
@ 2021-05-01 6:55 ` Lucas De Marchi
0 siblings, 0 replies; 24+ messages in thread
From: Lucas De Marchi @ 2021-05-01 6:55 UTC (permalink / raw)
To: Tvrtko Ursulin; +Cc: Intel-gfx, dri-devel
On Thu, Apr 29, 2021 at 10:12:51AM +0100, Tvrtko Ursulin wrote:
>From: Tvrtko Ursulin <tvrtko.ursulin@intel.com>
>
>We distinguish masked registers from other workarounds by the mask (clr)
>being zero for the former.
the difference is more on the fact that those calls used _MASKED_*
macros to prepare the upper 16 bits than the fact the clr is 0.
clr is zero only because for masked registers we don't care about
clearing the value since all the bits in the mask will be written.
More below.
>
>To avoid callers of the low-level wa_add having to know that, and be
>passing this zero explicitly, add a wa_masked_add low-level helper
>which embeds this knowledge.
>
>Signed-off-by: Tvrtko Ursulin <tvrtko.ursulin@intel.com>
>---
> drivers/gpu/drm/i915/gt/intel_workarounds.c | 56 +++++++++++++--------
> 1 file changed, 34 insertions(+), 22 deletions(-)
>
>diff --git a/drivers/gpu/drm/i915/gt/intel_workarounds.c b/drivers/gpu/drm/i915/gt/intel_workarounds.c
>index 62cb9ee5bfc3..a7abf9ca78ec 100644
>--- a/drivers/gpu/drm/i915/gt/intel_workarounds.c
>+++ b/drivers/gpu/drm/i915/gt/intel_workarounds.c
>@@ -162,6 +162,18 @@ static void wa_add(struct i915_wa_list *wal, i915_reg_t reg,
> _wa_add(wal, &wa);
> }
>
>+static void wa_masked_add(struct i915_wa_list *wal, i915_reg_t reg,
>+ u32 set, u32 read_mask)
>+{
>+ struct i915_wa wa = {
>+ .reg = reg,
>+ .set = set,
>+ .read = read_mask,
>+ };
>+
>+ _wa_add(wal, &wa);
>+}
I think this would be better together with the other wa_masked_*
functions. If not only by the name, but also because we have a comment
there:
/*
* WA operations on "masked register". A masked register has the upper 16 bits
* documented as "masked" in b-spec. Its purpose is to allow writing to just a
* portion of the register without a rmw: you simply write in the upper 16 bits
* the mask of bits you are going to modify.
*
* The wa_masked_* family of functions already does the necessary operations to
* calculate the mask based on the parameters passed, so user only has to
* provide the lower 16 bits of that register.
*/
>+
> static void
> wa_write_clr_set(struct i915_wa_list *wal, i915_reg_t reg, u32 clear, u32 set)
> {
>@@ -200,20 +212,20 @@ wa_write_clr(struct i915_wa_list *wal, i915_reg_t reg, u32 clr)
> static void
> wa_masked_en(struct i915_wa_list *wal, i915_reg_t reg, u32 val)
> {
>- wa_add(wal, reg, 0, _MASKED_BIT_ENABLE(val), val);
>+ wa_masked_add(wal, reg, _MASKED_BIT_ENABLE(val), val);
for me it feels weird that now we have to use wa_masked_add() *and* at the
same time use _MASKED_BIT_ENABLE(). This is not the case for when we are
using wa_masked_en() for example.
and as I said, the clr bits could be anything since they don't really
matter. The biggest value added by the wa_masked_* variant is the use of
_MASKED_* where needed.
Lucas De Marchi
> }
>
> static void
> wa_masked_dis(struct i915_wa_list *wal, i915_reg_t reg, u32 val)
> {
>- wa_add(wal, reg, 0, _MASKED_BIT_DISABLE(val), val);
>+ wa_masked_add(wal, reg, _MASKED_BIT_DISABLE(val), val);
> }
>
> static void
> wa_masked_field_set(struct i915_wa_list *wal, i915_reg_t reg,
> u32 mask, u32 val)
> {
>- wa_add(wal, reg, 0, _MASKED_FIELD(mask, val), mask);
>+ wa_masked_add(wal, reg, _MASKED_FIELD(mask, val), mask);
> }
>
> static void gen6_ctx_workarounds_init(struct intel_engine_cs *engine,
>@@ -836,10 +848,10 @@ hsw_gt_workarounds_init(struct drm_i915_private *i915, struct i915_wa_list *wal)
> /* L3 caching of data atomics doesn't work -- disable it. */
> wa_write(wal, HSW_SCRATCH1, HSW_SCRATCH1_L3_DATA_ATOMICS_DISABLE);
>
>- wa_add(wal,
>- HSW_ROW_CHICKEN3, 0,
>- _MASKED_BIT_ENABLE(HSW_ROW_CHICKEN3_L3_GLOBAL_ATOMICS_DISABLE),
>- 0 /* XXX does this reg exist? */);
>+ wa_masked_add(wal,
>+ HSW_ROW_CHICKEN3,
>+ _MASKED_BIT_ENABLE(HSW_ROW_CHICKEN3_L3_GLOBAL_ATOMICS_DISABLE),
>+ 0 /* XXX does this reg exist? */);
>
> /* WaVSRefCountFullforceMissDisable:hsw */
> wa_write_clr(wal, GEN7_FF_THREAD_MODE, GEN7_FF_VS_REF_CNT_FFME);
>@@ -1947,10 +1959,10 @@ rcs_engine_wa_init(struct intel_engine_cs *engine, struct i915_wa_list *wal)
> * disable bit, which we don't touch here, but it's good
> * to keep in mind (see 3DSTATE_PS and 3DSTATE_WM).
> */
>- wa_add(wal, GEN7_GT_MODE, 0,
>- _MASKED_FIELD(GEN6_WIZ_HASHING_MASK,
>- GEN6_WIZ_HASHING_16x4),
>- GEN6_WIZ_HASHING_16x4);
>+ wa_masked_field_set(wal,
>+ GEN7_GT_MODE,
>+ GEN6_WIZ_HASHING_MASK,
>+ GEN6_WIZ_HASHING_16x4);
> }
>
> if (IS_GEN_RANGE(i915, 6, 7))
>@@ -2000,10 +2012,10 @@ rcs_engine_wa_init(struct intel_engine_cs *engine, struct i915_wa_list *wal)
> * disable bit, which we don't touch here, but it's good
> * to keep in mind (see 3DSTATE_PS and 3DSTATE_WM).
> */
>- wa_add(wal,
>- GEN6_GT_MODE, 0,
>- _MASKED_FIELD(GEN6_WIZ_HASHING_MASK, GEN6_WIZ_HASHING_16x4),
>- GEN6_WIZ_HASHING_16x4);
>+ wa_masked_field_set(wal,
>+ GEN6_GT_MODE,
>+ GEN6_WIZ_HASHING_MASK,
>+ GEN6_WIZ_HASHING_16x4);
>
> /* WaDisable_RenderCache_OperationalFlush:snb */
> wa_masked_dis(wal, CACHE_MODE_0, RC_OP_FLUSH_ENABLE);
>@@ -2021,10 +2033,10 @@ rcs_engine_wa_init(struct intel_engine_cs *engine, struct i915_wa_list *wal)
>
> if (IS_GEN_RANGE(i915, 4, 6))
> /* WaTimedSingleVertexDispatch:cl,bw,ctg,elk,ilk,snb */
>- wa_add(wal, MI_MODE,
>- 0, _MASKED_BIT_ENABLE(VS_TIMER_DISPATCH),
>- /* XXX bit doesn't stick on Broadwater */
>- IS_I965G(i915) ? 0 : VS_TIMER_DISPATCH);
>+ wa_masked_add(wal, MI_MODE,
>+ _MASKED_BIT_ENABLE(VS_TIMER_DISPATCH),
>+ /* XXX bit doesn't stick on Broadwater */
>+ IS_I965G(i915) ? 0 : VS_TIMER_DISPATCH);
>
> if (IS_GEN(i915, 4))
> /*
>@@ -2037,9 +2049,9 @@ rcs_engine_wa_init(struct intel_engine_cs *engine, struct i915_wa_list *wal)
> * they are already accustomed to from before contexts were
> * enabled.
> */
>- wa_add(wal, ECOSKPD,
>- 0, _MASKED_BIT_ENABLE(ECO_CONSTANT_BUFFER_SR_DISABLE),
>- 0 /* XXX bit doesn't stick on Broadwater */);
>+ wa_masked_add(wal, ECOSKPD,
>+ _MASKED_BIT_ENABLE(ECO_CONSTANT_BUFFER_SR_DISABLE),
>+ 0 /* XXX bit doesn't stick on Broadwater */);
> }
>
> static void
>--
>2.30.2
>
>_______________________________________________
>dri-devel mailing list
>dri-devel@lists.freedesktop.org
>https://lists.freedesktop.org/mailman/listinfo/dri-devel
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx
^ permalink raw reply [flat|nested] 24+ messages in thread
* Re: [Intel-gfx] [PATCH 2/6] drm/i915/debugfs: Expose read mask in i915_wa_registers
2021-04-29 9:12 ` [Intel-gfx] " Tvrtko Ursulin
@ 2021-05-01 6:56 ` Lucas De Marchi
-1 siblings, 0 replies; 24+ messages in thread
From: Lucas De Marchi @ 2021-05-01 6:56 UTC (permalink / raw)
To: Tvrtko Ursulin; +Cc: Intel-gfx, dri-devel
On Thu, Apr 29, 2021 at 10:12:50AM +0100, Tvrtko Ursulin wrote:
>From: Tvrtko Ursulin <tvrtko.ursulin@intel.com>
>
>In order to stop conflating the validation via readback with the
>workaround mask I need to expose the read mask separately so
>gem_workarounds IGT can continue operating correctly.
>
>Signed-off-by: Tvrtko Ursulin <tvrtko.ursulin@intel.com>
Reviewed-by: Lucas De Marchi <lucas.demarchi@intel.com>
Lucas De Marchi
>---
> drivers/gpu/drm/i915/i915_debugfs.c | 4 ++--
> 1 file changed, 2 insertions(+), 2 deletions(-)
>
>diff --git a/drivers/gpu/drm/i915/i915_debugfs.c b/drivers/gpu/drm/i915/i915_debugfs.c
>index 8dd374691102..b9c81376a413 100644
>--- a/drivers/gpu/drm/i915/i915_debugfs.c
>+++ b/drivers/gpu/drm/i915/i915_debugfs.c
>@@ -757,9 +757,9 @@ static int i915_wa_registers(struct seq_file *m, void *unused)
> engine->name, count);
>
> for (wa = wal->list; count--; wa++)
>- seq_printf(m, "0x%X: 0x%08X, mask: 0x%08X\n",
>+ seq_printf(m, "0x%X: 0x%08X, mask: 0x%08X, read: 0x%08X\n",
> i915_mmio_reg_offset(wa->reg),
>- wa->set, wa->clr);
>+ wa->set, wa->clr, wa->read);
>
> seq_printf(m, "\n");
> }
>--
>2.30.2
>
>_______________________________________________
>Intel-gfx mailing list
>Intel-gfx@lists.freedesktop.org
>https://lists.freedesktop.org/mailman/listinfo/intel-gfx
_______________________________________________
dri-devel mailing list
dri-devel@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/dri-devel
^ permalink raw reply [flat|nested] 24+ messages in thread
* Re: [Intel-gfx] [PATCH 2/6] drm/i915/debugfs: Expose read mask in i915_wa_registers
@ 2021-05-01 6:56 ` Lucas De Marchi
0 siblings, 0 replies; 24+ messages in thread
From: Lucas De Marchi @ 2021-05-01 6:56 UTC (permalink / raw)
To: Tvrtko Ursulin; +Cc: Intel-gfx, dri-devel
On Thu, Apr 29, 2021 at 10:12:50AM +0100, Tvrtko Ursulin wrote:
>From: Tvrtko Ursulin <tvrtko.ursulin@intel.com>
>
>In order to stop conflating the validation via readback with the
>workaround mask I need to expose the read mask separately so
>gem_workarounds IGT can continue operating correctly.
>
>Signed-off-by: Tvrtko Ursulin <tvrtko.ursulin@intel.com>
Reviewed-by: Lucas De Marchi <lucas.demarchi@intel.com>
Lucas De Marchi
>---
> drivers/gpu/drm/i915/i915_debugfs.c | 4 ++--
> 1 file changed, 2 insertions(+), 2 deletions(-)
>
>diff --git a/drivers/gpu/drm/i915/i915_debugfs.c b/drivers/gpu/drm/i915/i915_debugfs.c
>index 8dd374691102..b9c81376a413 100644
>--- a/drivers/gpu/drm/i915/i915_debugfs.c
>+++ b/drivers/gpu/drm/i915/i915_debugfs.c
>@@ -757,9 +757,9 @@ static int i915_wa_registers(struct seq_file *m, void *unused)
> engine->name, count);
>
> for (wa = wal->list; count--; wa++)
>- seq_printf(m, "0x%X: 0x%08X, mask: 0x%08X\n",
>+ seq_printf(m, "0x%X: 0x%08X, mask: 0x%08X, read: 0x%08X\n",
> i915_mmio_reg_offset(wa->reg),
>- wa->set, wa->clr);
>+ wa->set, wa->clr, wa->read);
>
> seq_printf(m, "\n");
> }
>--
>2.30.2
>
>_______________________________________________
>Intel-gfx mailing list
>Intel-gfx@lists.freedesktop.org
>https://lists.freedesktop.org/mailman/listinfo/intel-gfx
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx
^ permalink raw reply [flat|nested] 24+ messages in thread
* Re: [Intel-gfx] [PATCH 1/6] drm/i915: Drop duplicate WaDisable4x2SubspanOptimization:hsw
2021-04-29 9:12 ` [Intel-gfx] " Tvrtko Ursulin
@ 2021-05-01 6:58 ` Lucas De Marchi
-1 siblings, 0 replies; 24+ messages in thread
From: Lucas De Marchi @ 2021-05-01 6:58 UTC (permalink / raw)
To: Tvrtko Ursulin; +Cc: Intel-gfx, dri-devel
On Thu, Apr 29, 2021 at 10:12:49AM +0100, Tvrtko Ursulin wrote:
>From: Tvrtko Ursulin <tvrtko.ursulin@intel.com>
>
>Same workaround was listed two times - once under the Gen7 block and once
>under the Haswell section.
>
>Signed-off-by: Tvrtko Ursulin <tvrtko.ursulin@intel.com>
Reviewed-by: Lucas De Marchi <lucas.demarchi@intel.com>
Lucas De Marchi
>---
> drivers/gpu/drm/i915/gt/intel_workarounds.c | 3 ---
> 1 file changed, 3 deletions(-)
>
>diff --git a/drivers/gpu/drm/i915/gt/intel_workarounds.c b/drivers/gpu/drm/i915/gt/intel_workarounds.c
>index 5a03a76bb9e2..62cb9ee5bfc3 100644
>--- a/drivers/gpu/drm/i915/gt/intel_workarounds.c
>+++ b/drivers/gpu/drm/i915/gt/intel_workarounds.c
>@@ -1859,9 +1859,6 @@ rcs_engine_wa_init(struct intel_engine_cs *engine, struct i915_wa_list *wal)
> CACHE_MODE_0_GEN7,
> /* enable HiZ Raw Stall Optimization */
> HIZ_RAW_STALL_OPT_DISABLE);
>-
>- /* WaDisable4x2SubspanOptimization:hsw */
>- wa_masked_en(wal, CACHE_MODE_1, PIXEL_SUBSPAN_COLLECT_OPT_DISABLE);
> }
>
> if (IS_VALLEYVIEW(i915)) {
>--
>2.30.2
>
>_______________________________________________
>Intel-gfx mailing list
>Intel-gfx@lists.freedesktop.org
>https://lists.freedesktop.org/mailman/listinfo/intel-gfx
_______________________________________________
dri-devel mailing list
dri-devel@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/dri-devel
^ permalink raw reply [flat|nested] 24+ messages in thread
* Re: [Intel-gfx] [PATCH 1/6] drm/i915: Drop duplicate WaDisable4x2SubspanOptimization:hsw
@ 2021-05-01 6:58 ` Lucas De Marchi
0 siblings, 0 replies; 24+ messages in thread
From: Lucas De Marchi @ 2021-05-01 6:58 UTC (permalink / raw)
To: Tvrtko Ursulin; +Cc: Intel-gfx, dri-devel
On Thu, Apr 29, 2021 at 10:12:49AM +0100, Tvrtko Ursulin wrote:
>From: Tvrtko Ursulin <tvrtko.ursulin@intel.com>
>
>Same workaround was listed two times - once under the Gen7 block and once
>under the Haswell section.
>
>Signed-off-by: Tvrtko Ursulin <tvrtko.ursulin@intel.com>
Reviewed-by: Lucas De Marchi <lucas.demarchi@intel.com>
Lucas De Marchi
>---
> drivers/gpu/drm/i915/gt/intel_workarounds.c | 3 ---
> 1 file changed, 3 deletions(-)
>
>diff --git a/drivers/gpu/drm/i915/gt/intel_workarounds.c b/drivers/gpu/drm/i915/gt/intel_workarounds.c
>index 5a03a76bb9e2..62cb9ee5bfc3 100644
>--- a/drivers/gpu/drm/i915/gt/intel_workarounds.c
>+++ b/drivers/gpu/drm/i915/gt/intel_workarounds.c
>@@ -1859,9 +1859,6 @@ rcs_engine_wa_init(struct intel_engine_cs *engine, struct i915_wa_list *wal)
> CACHE_MODE_0_GEN7,
> /* enable HiZ Raw Stall Optimization */
> HIZ_RAW_STALL_OPT_DISABLE);
>-
>- /* WaDisable4x2SubspanOptimization:hsw */
>- wa_masked_en(wal, CACHE_MODE_1, PIXEL_SUBSPAN_COLLECT_OPT_DISABLE);
> }
>
> if (IS_VALLEYVIEW(i915)) {
>--
>2.30.2
>
>_______________________________________________
>Intel-gfx mailing list
>Intel-gfx@lists.freedesktop.org
>https://lists.freedesktop.org/mailman/listinfo/intel-gfx
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx
^ permalink raw reply [flat|nested] 24+ messages in thread
* Re: [PATCH 3/6] drm/i915: Add a separate low-level helper for masked workarounds
2021-05-01 6:55 ` [Intel-gfx] " Lucas De Marchi
@ 2021-05-04 8:14 ` Tvrtko Ursulin
-1 siblings, 0 replies; 24+ messages in thread
From: Tvrtko Ursulin @ 2021-05-04 8:14 UTC (permalink / raw)
To: Lucas De Marchi; +Cc: Intel-gfx, dri-devel, Tvrtko Ursulin
On 01/05/2021 07:55, Lucas De Marchi wrote:
> On Thu, Apr 29, 2021 at 10:12:51AM +0100, Tvrtko Ursulin wrote:
>> From: Tvrtko Ursulin <tvrtko.ursulin@intel.com>
>>
>> We distinguish masked registers from other workarounds by the mask (clr)
>> being zero for the former.
>
> the difference is more on the fact that those calls used _MASKED_*
> macros to prepare the upper 16 bits than the fact the clr is 0.
>
> clr is zero only because for masked registers we don't care about
> clearing the value since all the bits in the mask will be written.
> More below.
Yes, but not only don't care but really don't want to do rmw. We have
two separate paths in the apply side which is picked based on clr being
zero or not.
>> To avoid callers of the low-level wa_add having to know that, and be
>> passing this zero explicitly, add a wa_masked_add low-level helper
>> which embeds this knowledge.
>>
>> Signed-off-by: Tvrtko Ursulin <tvrtko.ursulin@intel.com>
>> ---
>> drivers/gpu/drm/i915/gt/intel_workarounds.c | 56 +++++++++++++--------
>> 1 file changed, 34 insertions(+), 22 deletions(-)
>>
>> diff --git a/drivers/gpu/drm/i915/gt/intel_workarounds.c
>> b/drivers/gpu/drm/i915/gt/intel_workarounds.c
>> index 62cb9ee5bfc3..a7abf9ca78ec 100644
>> --- a/drivers/gpu/drm/i915/gt/intel_workarounds.c
>> +++ b/drivers/gpu/drm/i915/gt/intel_workarounds.c
>> @@ -162,6 +162,18 @@ static void wa_add(struct i915_wa_list *wal,
>> i915_reg_t reg,
>> _wa_add(wal, &wa);
>> }
>>
>> +static void wa_masked_add(struct i915_wa_list *wal, i915_reg_t reg,
>> + u32 set, u32 read_mask)
>> +{
>> + struct i915_wa wa = {
>> + .reg = reg,
>> + .set = set,
>> + .read = read_mask,
>> + };
>> +
>> + _wa_add(wal, &wa);
>> +}
>
> I think this would be better together with the other wa_masked_*
> functions. If not only by the name, but also because we have a comment
> there:
>
> /*
> * WA operations on "masked register". A masked register has the upper
> 16 bits
> * documented as "masked" in b-spec. Its purpose is to allow writing to
> just a
> * portion of the register without a rmw: you simply write in the upper
> 16 bits
> * the mask of bits you are going to modify.
> *
> * The wa_masked_* family of functions already does the necessary
> operations to
> * calculate the mask based on the parameters passed, so user only has to
> * provide the lower 16 bits of that register.
> */
Yep thanks.
>
>> +
>> static void
>> wa_write_clr_set(struct i915_wa_list *wal, i915_reg_t reg, u32 clear,
>> u32 set)
>> {
>> @@ -200,20 +212,20 @@ wa_write_clr(struct i915_wa_list *wal,
>> i915_reg_t reg, u32 clr)
>> static void
>> wa_masked_en(struct i915_wa_list *wal, i915_reg_t reg, u32 val)
>> {
>> - wa_add(wal, reg, 0, _MASKED_BIT_ENABLE(val), val);
>> + wa_masked_add(wal, reg, _MASKED_BIT_ENABLE(val), val);
>
> for me it feels weird that now we have to use wa_masked_add() *and* at the
> same time use _MASKED_BIT_ENABLE(). This is not the case for when we are
> using wa_masked_en() for example.
>
> and as I said, the clr bits could be anything since they don't really
> matter. The biggest value added by the wa_masked_* variant is the use of
> _MASKED_* where needed.
Yes I wasn't fully happy with it.
How about both wa_add and wa_masked_add get a single or double
underscore prefix? That would signify them being low-level and justify
the need for explicitly using _MASKED_BIT_ENABLE?
Regards,
Tvrtko
>
> Lucas De Marchi
>
>> }
>>
>> static void
>> wa_masked_dis(struct i915_wa_list *wal, i915_reg_t reg, u32 val)
>> {
>> - wa_add(wal, reg, 0, _MASKED_BIT_DISABLE(val), val);
>> + wa_masked_add(wal, reg, _MASKED_BIT_DISABLE(val), val);
>> }
>>
>> static void
>> wa_masked_field_set(struct i915_wa_list *wal, i915_reg_t reg,
>> u32 mask, u32 val)
>> {
>> - wa_add(wal, reg, 0, _MASKED_FIELD(mask, val), mask);
>> + wa_masked_add(wal, reg, _MASKED_FIELD(mask, val), mask);
>> }
>>
>> static void gen6_ctx_workarounds_init(struct intel_engine_cs *engine,
>> @@ -836,10 +848,10 @@ hsw_gt_workarounds_init(struct drm_i915_private
>> *i915, struct i915_wa_list *wal)
>> /* L3 caching of data atomics doesn't work -- disable it. */
>> wa_write(wal, HSW_SCRATCH1, HSW_SCRATCH1_L3_DATA_ATOMICS_DISABLE);
>>
>> - wa_add(wal,
>> - HSW_ROW_CHICKEN3, 0,
>> -
>> _MASKED_BIT_ENABLE(HSW_ROW_CHICKEN3_L3_GLOBAL_ATOMICS_DISABLE),
>> - 0 /* XXX does this reg exist? */);
>> + wa_masked_add(wal,
>> + HSW_ROW_CHICKEN3,
>> +
>> _MASKED_BIT_ENABLE(HSW_ROW_CHICKEN3_L3_GLOBAL_ATOMICS_DISABLE),
>> + 0 /* XXX does this reg exist? */);
>>
>> /* WaVSRefCountFullforceMissDisable:hsw */
>> wa_write_clr(wal, GEN7_FF_THREAD_MODE, GEN7_FF_VS_REF_CNT_FFME);
>> @@ -1947,10 +1959,10 @@ rcs_engine_wa_init(struct intel_engine_cs
>> *engine, struct i915_wa_list *wal)
>> * disable bit, which we don't touch here, but it's good
>> * to keep in mind (see 3DSTATE_PS and 3DSTATE_WM).
>> */
>> - wa_add(wal, GEN7_GT_MODE, 0,
>> - _MASKED_FIELD(GEN6_WIZ_HASHING_MASK,
>> - GEN6_WIZ_HASHING_16x4),
>> - GEN6_WIZ_HASHING_16x4);
>> + wa_masked_field_set(wal,
>> + GEN7_GT_MODE,
>> + GEN6_WIZ_HASHING_MASK,
>> + GEN6_WIZ_HASHING_16x4);
>> }
>>
>> if (IS_GEN_RANGE(i915, 6, 7))
>> @@ -2000,10 +2012,10 @@ rcs_engine_wa_init(struct intel_engine_cs
>> *engine, struct i915_wa_list *wal)
>> * disable bit, which we don't touch here, but it's good
>> * to keep in mind (see 3DSTATE_PS and 3DSTATE_WM).
>> */
>> - wa_add(wal,
>> - GEN6_GT_MODE, 0,
>> - _MASKED_FIELD(GEN6_WIZ_HASHING_MASK,
>> GEN6_WIZ_HASHING_16x4),
>> - GEN6_WIZ_HASHING_16x4);
>> + wa_masked_field_set(wal,
>> + GEN6_GT_MODE,
>> + GEN6_WIZ_HASHING_MASK,
>> + GEN6_WIZ_HASHING_16x4);
>>
>> /* WaDisable_RenderCache_OperationalFlush:snb */
>> wa_masked_dis(wal, CACHE_MODE_0, RC_OP_FLUSH_ENABLE);
>> @@ -2021,10 +2033,10 @@ rcs_engine_wa_init(struct intel_engine_cs
>> *engine, struct i915_wa_list *wal)
>>
>> if (IS_GEN_RANGE(i915, 4, 6))
>> /* WaTimedSingleVertexDispatch:cl,bw,ctg,elk,ilk,snb */
>> - wa_add(wal, MI_MODE,
>> - 0, _MASKED_BIT_ENABLE(VS_TIMER_DISPATCH),
>> - /* XXX bit doesn't stick on Broadwater */
>> - IS_I965G(i915) ? 0 : VS_TIMER_DISPATCH);
>> + wa_masked_add(wal, MI_MODE,
>> + _MASKED_BIT_ENABLE(VS_TIMER_DISPATCH),
>> + /* XXX bit doesn't stick on Broadwater */
>> + IS_I965G(i915) ? 0 : VS_TIMER_DISPATCH);
>>
>> if (IS_GEN(i915, 4))
>> /*
>> @@ -2037,9 +2049,9 @@ rcs_engine_wa_init(struct intel_engine_cs
>> *engine, struct i915_wa_list *wal)
>> * they are already accustomed to from before contexts were
>> * enabled.
>> */
>> - wa_add(wal, ECOSKPD,
>> - 0, _MASKED_BIT_ENABLE(ECO_CONSTANT_BUFFER_SR_DISABLE),
>> - 0 /* XXX bit doesn't stick on Broadwater */);
>> + wa_masked_add(wal, ECOSKPD,
>> + _MASKED_BIT_ENABLE(ECO_CONSTANT_BUFFER_SR_DISABLE),
>> + 0 /* XXX bit doesn't stick on Broadwater */);
>> }
>>
>> static void
>> --
>> 2.30.2
>>
>> _______________________________________________
>> dri-devel mailing list
>> dri-devel@lists.freedesktop.org
>> https://lists.freedesktop.org/mailman/listinfo/dri-devel
_______________________________________________
dri-devel mailing list
dri-devel@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/dri-devel
^ permalink raw reply [flat|nested] 24+ messages in thread
* Re: [Intel-gfx] [PATCH 3/6] drm/i915: Add a separate low-level helper for masked workarounds
@ 2021-05-04 8:14 ` Tvrtko Ursulin
0 siblings, 0 replies; 24+ messages in thread
From: Tvrtko Ursulin @ 2021-05-04 8:14 UTC (permalink / raw)
To: Lucas De Marchi; +Cc: Intel-gfx, dri-devel
On 01/05/2021 07:55, Lucas De Marchi wrote:
> On Thu, Apr 29, 2021 at 10:12:51AM +0100, Tvrtko Ursulin wrote:
>> From: Tvrtko Ursulin <tvrtko.ursulin@intel.com>
>>
>> We distinguish masked registers from other workarounds by the mask (clr)
>> being zero for the former.
>
> the difference is more on the fact that those calls used _MASKED_*
> macros to prepare the upper 16 bits than the fact the clr is 0.
>
> clr is zero only because for masked registers we don't care about
> clearing the value since all the bits in the mask will be written.
> More below.
Yes, but not only don't care but really don't want to do rmw. We have
two separate paths in the apply side which is picked based on clr being
zero or not.
>> To avoid callers of the low-level wa_add having to know that, and be
>> passing this zero explicitly, add a wa_masked_add low-level helper
>> which embeds this knowledge.
>>
>> Signed-off-by: Tvrtko Ursulin <tvrtko.ursulin@intel.com>
>> ---
>> drivers/gpu/drm/i915/gt/intel_workarounds.c | 56 +++++++++++++--------
>> 1 file changed, 34 insertions(+), 22 deletions(-)
>>
>> diff --git a/drivers/gpu/drm/i915/gt/intel_workarounds.c
>> b/drivers/gpu/drm/i915/gt/intel_workarounds.c
>> index 62cb9ee5bfc3..a7abf9ca78ec 100644
>> --- a/drivers/gpu/drm/i915/gt/intel_workarounds.c
>> +++ b/drivers/gpu/drm/i915/gt/intel_workarounds.c
>> @@ -162,6 +162,18 @@ static void wa_add(struct i915_wa_list *wal,
>> i915_reg_t reg,
>> _wa_add(wal, &wa);
>> }
>>
>> +static void wa_masked_add(struct i915_wa_list *wal, i915_reg_t reg,
>> + u32 set, u32 read_mask)
>> +{
>> + struct i915_wa wa = {
>> + .reg = reg,
>> + .set = set,
>> + .read = read_mask,
>> + };
>> +
>> + _wa_add(wal, &wa);
>> +}
>
> I think this would be better together with the other wa_masked_*
> functions. If not only by the name, but also because we have a comment
> there:
>
> /*
> * WA operations on "masked register". A masked register has the upper
> 16 bits
> * documented as "masked" in b-spec. Its purpose is to allow writing to
> just a
> * portion of the register without a rmw: you simply write in the upper
> 16 bits
> * the mask of bits you are going to modify.
> *
> * The wa_masked_* family of functions already does the necessary
> operations to
> * calculate the mask based on the parameters passed, so user only has to
> * provide the lower 16 bits of that register.
> */
Yep thanks.
>
>> +
>> static void
>> wa_write_clr_set(struct i915_wa_list *wal, i915_reg_t reg, u32 clear,
>> u32 set)
>> {
>> @@ -200,20 +212,20 @@ wa_write_clr(struct i915_wa_list *wal,
>> i915_reg_t reg, u32 clr)
>> static void
>> wa_masked_en(struct i915_wa_list *wal, i915_reg_t reg, u32 val)
>> {
>> - wa_add(wal, reg, 0, _MASKED_BIT_ENABLE(val), val);
>> + wa_masked_add(wal, reg, _MASKED_BIT_ENABLE(val), val);
>
> for me it feels weird that now we have to use wa_masked_add() *and* at the
> same time use _MASKED_BIT_ENABLE(). This is not the case for when we are
> using wa_masked_en() for example.
>
> and as I said, the clr bits could be anything since they don't really
> matter. The biggest value added by the wa_masked_* variant is the use of
> _MASKED_* where needed.
Yes I wasn't fully happy with it.
How about both wa_add and wa_masked_add get a single or double
underscore prefix? That would signify them being low-level and justify
the need for explicitly using _MASKED_BIT_ENABLE?
Regards,
Tvrtko
>
> Lucas De Marchi
>
>> }
>>
>> static void
>> wa_masked_dis(struct i915_wa_list *wal, i915_reg_t reg, u32 val)
>> {
>> - wa_add(wal, reg, 0, _MASKED_BIT_DISABLE(val), val);
>> + wa_masked_add(wal, reg, _MASKED_BIT_DISABLE(val), val);
>> }
>>
>> static void
>> wa_masked_field_set(struct i915_wa_list *wal, i915_reg_t reg,
>> u32 mask, u32 val)
>> {
>> - wa_add(wal, reg, 0, _MASKED_FIELD(mask, val), mask);
>> + wa_masked_add(wal, reg, _MASKED_FIELD(mask, val), mask);
>> }
>>
>> static void gen6_ctx_workarounds_init(struct intel_engine_cs *engine,
>> @@ -836,10 +848,10 @@ hsw_gt_workarounds_init(struct drm_i915_private
>> *i915, struct i915_wa_list *wal)
>> /* L3 caching of data atomics doesn't work -- disable it. */
>> wa_write(wal, HSW_SCRATCH1, HSW_SCRATCH1_L3_DATA_ATOMICS_DISABLE);
>>
>> - wa_add(wal,
>> - HSW_ROW_CHICKEN3, 0,
>> -
>> _MASKED_BIT_ENABLE(HSW_ROW_CHICKEN3_L3_GLOBAL_ATOMICS_DISABLE),
>> - 0 /* XXX does this reg exist? */);
>> + wa_masked_add(wal,
>> + HSW_ROW_CHICKEN3,
>> +
>> _MASKED_BIT_ENABLE(HSW_ROW_CHICKEN3_L3_GLOBAL_ATOMICS_DISABLE),
>> + 0 /* XXX does this reg exist? */);
>>
>> /* WaVSRefCountFullforceMissDisable:hsw */
>> wa_write_clr(wal, GEN7_FF_THREAD_MODE, GEN7_FF_VS_REF_CNT_FFME);
>> @@ -1947,10 +1959,10 @@ rcs_engine_wa_init(struct intel_engine_cs
>> *engine, struct i915_wa_list *wal)
>> * disable bit, which we don't touch here, but it's good
>> * to keep in mind (see 3DSTATE_PS and 3DSTATE_WM).
>> */
>> - wa_add(wal, GEN7_GT_MODE, 0,
>> - _MASKED_FIELD(GEN6_WIZ_HASHING_MASK,
>> - GEN6_WIZ_HASHING_16x4),
>> - GEN6_WIZ_HASHING_16x4);
>> + wa_masked_field_set(wal,
>> + GEN7_GT_MODE,
>> + GEN6_WIZ_HASHING_MASK,
>> + GEN6_WIZ_HASHING_16x4);
>> }
>>
>> if (IS_GEN_RANGE(i915, 6, 7))
>> @@ -2000,10 +2012,10 @@ rcs_engine_wa_init(struct intel_engine_cs
>> *engine, struct i915_wa_list *wal)
>> * disable bit, which we don't touch here, but it's good
>> * to keep in mind (see 3DSTATE_PS and 3DSTATE_WM).
>> */
>> - wa_add(wal,
>> - GEN6_GT_MODE, 0,
>> - _MASKED_FIELD(GEN6_WIZ_HASHING_MASK,
>> GEN6_WIZ_HASHING_16x4),
>> - GEN6_WIZ_HASHING_16x4);
>> + wa_masked_field_set(wal,
>> + GEN6_GT_MODE,
>> + GEN6_WIZ_HASHING_MASK,
>> + GEN6_WIZ_HASHING_16x4);
>>
>> /* WaDisable_RenderCache_OperationalFlush:snb */
>> wa_masked_dis(wal, CACHE_MODE_0, RC_OP_FLUSH_ENABLE);
>> @@ -2021,10 +2033,10 @@ rcs_engine_wa_init(struct intel_engine_cs
>> *engine, struct i915_wa_list *wal)
>>
>> if (IS_GEN_RANGE(i915, 4, 6))
>> /* WaTimedSingleVertexDispatch:cl,bw,ctg,elk,ilk,snb */
>> - wa_add(wal, MI_MODE,
>> - 0, _MASKED_BIT_ENABLE(VS_TIMER_DISPATCH),
>> - /* XXX bit doesn't stick on Broadwater */
>> - IS_I965G(i915) ? 0 : VS_TIMER_DISPATCH);
>> + wa_masked_add(wal, MI_MODE,
>> + _MASKED_BIT_ENABLE(VS_TIMER_DISPATCH),
>> + /* XXX bit doesn't stick on Broadwater */
>> + IS_I965G(i915) ? 0 : VS_TIMER_DISPATCH);
>>
>> if (IS_GEN(i915, 4))
>> /*
>> @@ -2037,9 +2049,9 @@ rcs_engine_wa_init(struct intel_engine_cs
>> *engine, struct i915_wa_list *wal)
>> * they are already accustomed to from before contexts were
>> * enabled.
>> */
>> - wa_add(wal, ECOSKPD,
>> - 0, _MASKED_BIT_ENABLE(ECO_CONSTANT_BUFFER_SR_DISABLE),
>> - 0 /* XXX bit doesn't stick on Broadwater */);
>> + wa_masked_add(wal, ECOSKPD,
>> + _MASKED_BIT_ENABLE(ECO_CONSTANT_BUFFER_SR_DISABLE),
>> + 0 /* XXX bit doesn't stick on Broadwater */);
>> }
>>
>> static void
>> --
>> 2.30.2
>>
>> _______________________________________________
>> dri-devel mailing list
>> dri-devel@lists.freedesktop.org
>> https://lists.freedesktop.org/mailman/listinfo/dri-devel
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx
^ permalink raw reply [flat|nested] 24+ messages in thread
end of thread, other threads:[~2021-05-04 8:14 UTC | newest]
Thread overview: 24+ messages (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2021-04-29 9:12 [PATCH 0/6] Workaround building improvements Tvrtko Ursulin
2021-04-29 9:12 ` [Intel-gfx] " Tvrtko Ursulin
2021-04-29 9:12 ` [PATCH 1/6] drm/i915: Drop duplicate WaDisable4x2SubspanOptimization:hsw Tvrtko Ursulin
2021-04-29 9:12 ` [Intel-gfx] " Tvrtko Ursulin
2021-05-01 6:58 ` Lucas De Marchi
2021-05-01 6:58 ` Lucas De Marchi
2021-04-29 9:12 ` [PATCH 2/6] drm/i915/debugfs: Expose read mask in i915_wa_registers Tvrtko Ursulin
2021-04-29 9:12 ` [Intel-gfx] " Tvrtko Ursulin
2021-05-01 6:56 ` Lucas De Marchi
2021-05-01 6:56 ` Lucas De Marchi
2021-04-29 9:12 ` [PATCH 3/6] drm/i915: Add a separate low-level helper for masked workarounds Tvrtko Ursulin
2021-04-29 9:12 ` [Intel-gfx] " Tvrtko Ursulin
2021-05-01 6:55 ` Lucas De Marchi
2021-05-01 6:55 ` [Intel-gfx] " Lucas De Marchi
2021-05-04 8:14 ` Tvrtko Ursulin
2021-05-04 8:14 ` [Intel-gfx] " Tvrtko Ursulin
2021-04-29 9:12 ` [PATCH 4/6] drm/i915/icl: Use appropriate helper for a masked workaround Tvrtko Ursulin
2021-04-29 9:12 ` [Intel-gfx] " Tvrtko Ursulin
2021-04-29 9:12 ` [PATCH 5/6] drm/i915/icl: Stop conflating mask and readback verify Tvrtko Ursulin
2021-04-29 9:12 ` [Intel-gfx] " Tvrtko Ursulin
2021-04-29 9:12 ` [PATCH 6/6] drm/i915: Add more checks when building workaround lists Tvrtko Ursulin
2021-04-29 9:12 ` [Intel-gfx] " Tvrtko Ursulin
2021-04-29 15:10 ` [Intel-gfx] ✓ Fi.CI.BAT: success for Workaround building improvements Patchwork
2021-04-29 17:45 ` [Intel-gfx] ✗ Fi.CI.IGT: failure " Patchwork
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.