From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-19.7 required=3.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,INCLUDES_CR_TRAILER,INCLUDES_PATCH, MAILING_LIST_MULTI,SPF_HELO_NONE,SPF_PASS,USER_AGENT_GIT autolearn=unavailable autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 44FC5C433B4 for ; Thu, 6 May 2021 15:36:04 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by mail.kernel.org (Postfix) with ESMTP id 1281E613BA for ; Thu, 6 May 2021 15:36:04 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S235899AbhEFPhA (ORCPT ); Thu, 6 May 2021 11:37:00 -0400 Received: from mail.kernel.org ([198.145.29.99]:45970 "EHLO mail.kernel.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S235561AbhEFPdt (ORCPT ); Thu, 6 May 2021 11:33:49 -0400 Received: by mail.kernel.org (Postfix) with ESMTPSA id 9EF3D6141A; Thu, 6 May 2021 15:32:50 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1620315171; bh=yxzpn2O/vp9ZZpPVLIJ+HQxJFsDjVUX2z2EPhOuwt1k=; h=From:To:Cc:Subject:Date:In-Reply-To:References:From; b=KEyqYxHdE7ZKmqjuMa/tEldb+IFNCvdsnbMTcFJDpDGF7POsd9s6fhKcJUwDgPT/C 3f0Z+T0MNS32RTBEk0NTQvVoHdkQloqQxVrw05z3izZJJENXMswtI+eUYPmcgduWNS QywErnFwoTp2UfCkgt0j2HApyfl+hDCBrh3gqnwNbgAyQ/m3Wb+YSUO5HiWGd1YPtH oi+4BaBU1AKU3EISacHwGauI0j3g8fUx9d+C/AjaUBbUJRDKnu8jnwHpD/N48j6uWT usMapfP502CQ3KBtQyqsxnP4N/7Q1w3DhggOMHQxw70zNll/qekFxqJ2zeidVorYDL KlHt+MTfZ2q1g== Received: by pali.im (Postfix) id 56A2A89A; Thu, 6 May 2021 17:32:50 +0200 (CEST) From: =?UTF-8?q?Pali=20Roh=C3=A1r?= To: Lorenzo Pieralisi , Thomas Petazzoni , Rob Herring , Bjorn Helgaas Cc: Russell King , =?UTF-8?q?Marek=20Beh=C3=BAn?= , Remi Pommarel , Xogium , Tomasz Maciej Nowak , Marc Zyngier , linux-pci@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org Subject: [PATCH 21/42] PCI: aardvark: Add support for masking MSI interrupts Date: Thu, 6 May 2021 17:31:32 +0200 Message-Id: <20210506153153.30454-22-pali@kernel.org> X-Mailer: git-send-email 2.20.1 In-Reply-To: <20210506153153.30454-1-pali@kernel.org> References: <20210506153153.30454-1-pali@kernel.org> MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Aardvark HW does not support masking individual MSI interrupts. It supports masking only whole equivalence classes which consist of MSI interrupts with same lower 5 bits. So mask a whole equivalence class only if all interrupts in this class are masked. For each equivalence class store a reference counter to indicate how many unmasked interrupts are in this class. Use this counter to decide when this class of MSI interrupts can be masked. Signed-off-by: Pali Rohár Reviewed-by: Marek Behún --- drivers/pci/controller/pci-aardvark.c | 77 ++++++++++++++++++++++++--- 1 file changed, 69 insertions(+), 8 deletions(-) diff --git a/drivers/pci/controller/pci-aardvark.c b/drivers/pci/controller/pci-aardvark.c index d74e84b0e689..376f0666becc 100644 --- a/drivers/pci/controller/pci-aardvark.c +++ b/drivers/pci/controller/pci-aardvark.c @@ -202,6 +202,7 @@ struct advk_pcie { struct msi_domain_info msi_domain_info; DECLARE_BITMAP(msi_used_linear, MSI_IRQ_LINEAR_COUNT); struct list_head msi_used_radix; + u16 msi_used_ec_refcnt[32]; struct mutex msi_used_lock; int link_gen; struct pci_bridge_emul bridge; @@ -405,12 +406,10 @@ static void advk_pcie_setup_hw(struct advk_pcie *pcie) advk_writel(pcie, PCIE_ISR1_ALL_MASK, PCIE_ISR1_REG); advk_writel(pcie, PCIE_IRQ_ALL_MASK, HOST_CTRL_INT_STATUS_REG); - /* Disable All ISR0/1 Sources */ + /* Disable All ISR0/1 and MSI Sources */ advk_writel(pcie, PCIE_ISR0_ALL_MASK, PCIE_ISR0_MASK_REG); advk_writel(pcie, PCIE_ISR1_ALL_MASK, PCIE_ISR1_MASK_REG); - - /* Unmask all MSIs */ - advk_writel(pcie, ~(u32)PCIE_MSI_ALL_MASK, PCIE_MSI_MASK_REG); + advk_writel(pcie, PCIE_MSI_ALL_MASK, PCIE_MSI_MASK_REG); /* Unmask summary MSI interrupt */ reg = advk_readl(pcie, PCIE_ISR0_MASK_REG); @@ -888,6 +887,54 @@ static int advk_msi_set_affinity(struct irq_data *irq_data, return -EINVAL; } +static void advk_msi_irq_mask(struct irq_data *d) +{ + struct advk_pcie *pcie = d->domain->host_data; + irq_hw_number_t hwirq = irqd_to_hwirq(d); + u8 idx = hwirq & 31; + u32 mask; + + /* + * Aardvark HW does not support masking individual MSI interrupts. It + * supports masking only whole equivalence class idx which consist of + * MSI interrupts with same low 5 bits. So mask equivalence class idx + * only in case there is no used (unmasked) interrupt in this class. + */ + + if (--pcie->msi_used_ec_refcnt[idx] > 0) + return; + + mask = advk_readl(pcie, PCIE_MSI_MASK_REG); + mask |= BIT(idx); + advk_writel(pcie, mask, PCIE_MSI_MASK_REG); +} + +static void advk_msi_irq_unmask(struct irq_data *d) +{ + struct advk_pcie *pcie = d->domain->host_data; + irq_hw_number_t hwirq = irqd_to_hwirq(d); + u8 idx = hwirq & 31; + u32 mask; + + pcie->msi_used_ec_refcnt[idx]++; + + mask = advk_readl(pcie, PCIE_MSI_MASK_REG); + mask &= ~BIT(idx); + advk_writel(pcie, mask, PCIE_MSI_MASK_REG); +} + +static void advk_msi_top_irq_mask(struct irq_data *d) +{ + pci_msi_mask_irq(d); + irq_chip_mask_parent(d); +} + +static void advk_msi_top_irq_unmask(struct irq_data *d) +{ + pci_msi_unmask_irq(d); + irq_chip_unmask_parent(d); +} + static int advk_msi_irq_domain_alloc(struct irq_domain *domain, unsigned int virq, unsigned int nr_irqs, void *args) @@ -1025,9 +1072,13 @@ static int advk_pcie_init_msi_irq_domain(struct advk_pcie *pcie) bottom_ic->name = "MSI"; bottom_ic->irq_compose_msi_msg = advk_msi_irq_compose_msi_msg; bottom_ic->irq_set_affinity = advk_msi_set_affinity; + bottom_ic->irq_mask = advk_msi_irq_mask; + bottom_ic->irq_unmask = advk_msi_irq_unmask; msi_ic = &pcie->msi_irq_chip; msi_ic->name = "advk-MSI"; + msi_ic->irq_mask = advk_msi_top_irq_mask; + msi_ic->irq_unmask = advk_msi_top_irq_unmask; msi_di = &pcie->msi_domain_info; msi_di->flags = MSI_FLAG_USE_DEF_DOM_OPS | MSI_FLAG_USE_DEF_CHIP_OPS | @@ -1101,8 +1152,10 @@ static void advk_pcie_remove_irq_domain(struct advk_pcie *pcie) static void advk_pcie_handle_msi(struct advk_pcie *pcie) { - u32 msi_val, msi_mask, msi_status, msi_idx; + struct irq_data *irq_data; + u32 msi_val, msi_mask, msi_status; u16 msi_data; + u8 msi_idx; int virq; msi_mask = advk_readl(pcie, PCIE_MSI_MASK_REG); @@ -1119,11 +1172,19 @@ static void advk_pcie_handle_msi(struct advk_pcie *pcie) */ advk_writel(pcie, BIT(msi_idx), PCIE_MSI_STATUS_REG); msi_data = advk_readl(pcie, PCIE_MSI_PAYLOAD_REG) & PCIE_MSI_DATA_MASK; + + /* + * Aardvark HW does not support masking individual MSI interrupts. + * So call generic_handle_irq() only in case kernel has not masked + * received MSI interrupt. + */ virq = irq_find_mapping(pcie->msi_inner_domain, msi_data); - if (virq) - generic_handle_irq(virq); - else + irq_data = virq ? irq_get_irq_data(virq) : NULL; + + if (!irq_data) dev_err(&pcie->pdev->dev, "unexpected MSI 0x%04hx\n", msi_data); + else if (!irqd_irq_masked(irq_data)) + generic_handle_irq(virq); } advk_writel(pcie, PCIE_ISR0_MSI_INT_PENDING, -- 2.20.1 From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-17.7 required=3.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,INCLUDES_CR_TRAILER,INCLUDES_PATCH,MAILING_LIST_MULTI, SPF_HELO_NONE,SPF_PASS,URIBL_BLOCKED,USER_AGENT_GIT autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id DCEF7C433B4 for ; Thu, 6 May 2021 15:46:02 +0000 (UTC) Received: from desiato.infradead.org (desiato.infradead.org [90.155.92.199]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 3544C610A1 for ; Thu, 6 May 2021 15:46:02 +0000 (UTC) DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org 3544C610A1 Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=kernel.org Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=desiato.20200630; h=Sender:Content-Transfer-Encoding :Content-Type:List-Subscribe:List-Help:List-Post:List-Archive: List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To:Message-Id:Date: Subject:Cc:To:From:Reply-To:Content-ID:Content-Description:Resent-Date: Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Owner; bh=pSVQglUGKI0rekMQnzwaYF57LrruMa30KoqTl4zRsts=; b=a65iIOfu5+Um1a80Flm08Afkq 5k2hIcODtX3gL5BnrtALB/LtvWlG3Et3PxqDVugF2YEpRAqAneTC0B7uyAxfez+uCuuNep8FXGfjX G+jwgclH9M6iXZxbIK4Vau3FSmASKbRxaySgdRMY0pjb39CJkgUNMMQptfT55ZtV9N/mwfXe8LYxj nhuqiDAENwvc83Hbi6hQd26qEYyYhxtvJ09OsVJOQIOK+UynRpsOTxo/QD+yYdeRhQTYQSqCDSzL9 0XOrbR4c6rFl+aFzuXfzJ3qMHV9emrEin7GwCQHEZfo08w+D8GMXRxuBM2XcgunlpdkgA2i4pDGS5 zQcX6OzYQ==; Received: from localhost ([::1] helo=desiato.infradead.org) by desiato.infradead.org with esmtp (Exim 4.94 #2 (Red Hat Linux)) id 1leg9Y-004dbO-5n; Thu, 06 May 2021 15:43:04 +0000 Received: from mail.kernel.org ([198.145.29.99]) by desiato.infradead.org with esmtps (Exim 4.94 #2 (Red Hat Linux)) id 1lefzl-004a48-OZ for linux-arm-kernel@lists.infradead.org; Thu, 06 May 2021 15:33:00 +0000 Received: by mail.kernel.org (Postfix) with ESMTPSA id 9EF3D6141A; Thu, 6 May 2021 15:32:50 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1620315171; bh=yxzpn2O/vp9ZZpPVLIJ+HQxJFsDjVUX2z2EPhOuwt1k=; h=From:To:Cc:Subject:Date:In-Reply-To:References:From; b=KEyqYxHdE7ZKmqjuMa/tEldb+IFNCvdsnbMTcFJDpDGF7POsd9s6fhKcJUwDgPT/C 3f0Z+T0MNS32RTBEk0NTQvVoHdkQloqQxVrw05z3izZJJENXMswtI+eUYPmcgduWNS QywErnFwoTp2UfCkgt0j2HApyfl+hDCBrh3gqnwNbgAyQ/m3Wb+YSUO5HiWGd1YPtH oi+4BaBU1AKU3EISacHwGauI0j3g8fUx9d+C/AjaUBbUJRDKnu8jnwHpD/N48j6uWT usMapfP502CQ3KBtQyqsxnP4N/7Q1w3DhggOMHQxw70zNll/qekFxqJ2zeidVorYDL KlHt+MTfZ2q1g== Received: by pali.im (Postfix) id 56A2A89A; Thu, 6 May 2021 17:32:50 +0200 (CEST) From: =?UTF-8?q?Pali=20Roh=C3=A1r?= To: Lorenzo Pieralisi , Thomas Petazzoni , Rob Herring , Bjorn Helgaas Cc: Russell King , =?UTF-8?q?Marek=20Beh=C3=BAn?= , Remi Pommarel , Xogium , Tomasz Maciej Nowak , Marc Zyngier , linux-pci@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org Subject: [PATCH 21/42] PCI: aardvark: Add support for masking MSI interrupts Date: Thu, 6 May 2021 17:31:32 +0200 Message-Id: <20210506153153.30454-22-pali@kernel.org> X-Mailer: git-send-email 2.20.1 In-Reply-To: <20210506153153.30454-1-pali@kernel.org> References: <20210506153153.30454-1-pali@kernel.org> MIME-Version: 1.0 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20210506_163258_402206_BAB834D3 X-CRM114-Status: GOOD ( 17.43 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: base64 Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org QWFyZHZhcmsgSFcgZG9lcyBub3Qgc3VwcG9ydCBtYXNraW5nIGluZGl2aWR1YWwgTVNJIGludGVy cnVwdHMuIEl0IHN1cHBvcnRzCm1hc2tpbmcgb25seSB3aG9sZSBlcXVpdmFsZW5jZSBjbGFzc2Vz IHdoaWNoIGNvbnNpc3Qgb2YgTVNJIGludGVycnVwdHMgd2l0aApzYW1lIGxvd2VyIDUgYml0cy4g U28gbWFzayBhIHdob2xlIGVxdWl2YWxlbmNlIGNsYXNzIG9ubHkgaWYgYWxsIGludGVycnVwdHMK aW4gdGhpcyBjbGFzcyBhcmUgbWFza2VkLgoKRm9yIGVhY2ggZXF1aXZhbGVuY2UgY2xhc3Mgc3Rv cmUgYSByZWZlcmVuY2UgY291bnRlciB0byBpbmRpY2F0ZSBob3cgbWFueQp1bm1hc2tlZCBpbnRl cnJ1cHRzIGFyZSBpbiB0aGlzIGNsYXNzLiBVc2UgdGhpcyBjb3VudGVyIHRvIGRlY2lkZSB3aGVu IHRoaXMKY2xhc3Mgb2YgTVNJIGludGVycnVwdHMgY2FuIGJlIG1hc2tlZC4KClNpZ25lZC1vZmYt Ynk6IFBhbGkgUm9ow6FyIDxwYWxpQGtlcm5lbC5vcmc+ClJldmlld2VkLWJ5OiBNYXJlayBCZWjD um4gPGthYmVsQGtlcm5lbC5vcmc+Ci0tLQogZHJpdmVycy9wY2kvY29udHJvbGxlci9wY2ktYWFy ZHZhcmsuYyB8IDc3ICsrKysrKysrKysrKysrKysrKysrKysrKy0tLQogMSBmaWxlIGNoYW5nZWQs IDY5IGluc2VydGlvbnMoKyksIDggZGVsZXRpb25zKC0pCgpkaWZmIC0tZ2l0IGEvZHJpdmVycy9w Y2kvY29udHJvbGxlci9wY2ktYWFyZHZhcmsuYyBiL2RyaXZlcnMvcGNpL2NvbnRyb2xsZXIvcGNp LWFhcmR2YXJrLmMKaW5kZXggZDc0ZTg0YjBlNjg5Li4zNzZmMDY2NmJlY2MgMTAwNjQ0Ci0tLSBh L2RyaXZlcnMvcGNpL2NvbnRyb2xsZXIvcGNpLWFhcmR2YXJrLmMKKysrIGIvZHJpdmVycy9wY2kv Y29udHJvbGxlci9wY2ktYWFyZHZhcmsuYwpAQCAtMjAyLDYgKzIwMiw3IEBAIHN0cnVjdCBhZHZr X3BjaWUgewogCXN0cnVjdCBtc2lfZG9tYWluX2luZm8gbXNpX2RvbWFpbl9pbmZvOwogCURFQ0xB UkVfQklUTUFQKG1zaV91c2VkX2xpbmVhciwgTVNJX0lSUV9MSU5FQVJfQ09VTlQpOwogCXN0cnVj dCBsaXN0X2hlYWQgbXNpX3VzZWRfcmFkaXg7CisJdTE2IG1zaV91c2VkX2VjX3JlZmNudFszMl07 CiAJc3RydWN0IG11dGV4IG1zaV91c2VkX2xvY2s7CiAJaW50IGxpbmtfZ2VuOwogCXN0cnVjdCBw Y2lfYnJpZGdlX2VtdWwgYnJpZGdlOwpAQCAtNDA1LDEyICs0MDYsMTAgQEAgc3RhdGljIHZvaWQg YWR2a19wY2llX3NldHVwX2h3KHN0cnVjdCBhZHZrX3BjaWUgKnBjaWUpCiAJYWR2a193cml0ZWwo cGNpZSwgUENJRV9JU1IxX0FMTF9NQVNLLCBQQ0lFX0lTUjFfUkVHKTsKIAlhZHZrX3dyaXRlbChw Y2llLCBQQ0lFX0lSUV9BTExfTUFTSywgSE9TVF9DVFJMX0lOVF9TVEFUVVNfUkVHKTsKIAotCS8q IERpc2FibGUgQWxsIElTUjAvMSBTb3VyY2VzICovCisJLyogRGlzYWJsZSBBbGwgSVNSMC8xIGFu ZCBNU0kgU291cmNlcyAqLwogCWFkdmtfd3JpdGVsKHBjaWUsIFBDSUVfSVNSMF9BTExfTUFTSywg UENJRV9JU1IwX01BU0tfUkVHKTsKIAlhZHZrX3dyaXRlbChwY2llLCBQQ0lFX0lTUjFfQUxMX01B U0ssIFBDSUVfSVNSMV9NQVNLX1JFRyk7Ci0KLQkvKiBVbm1hc2sgYWxsIE1TSXMgKi8KLQlhZHZr X3dyaXRlbChwY2llLCB+KHUzMilQQ0lFX01TSV9BTExfTUFTSywgUENJRV9NU0lfTUFTS19SRUcp OworCWFkdmtfd3JpdGVsKHBjaWUsIFBDSUVfTVNJX0FMTF9NQVNLLCBQQ0lFX01TSV9NQVNLX1JF Ryk7CiAKIAkvKiBVbm1hc2sgc3VtbWFyeSBNU0kgaW50ZXJydXB0ICovCiAJcmVnID0gYWR2a19y ZWFkbChwY2llLCBQQ0lFX0lTUjBfTUFTS19SRUcpOwpAQCAtODg4LDYgKzg4Nyw1NCBAQCBzdGF0 aWMgaW50IGFkdmtfbXNpX3NldF9hZmZpbml0eShzdHJ1Y3QgaXJxX2RhdGEgKmlycV9kYXRhLAog CXJldHVybiAtRUlOVkFMOwogfQogCitzdGF0aWMgdm9pZCBhZHZrX21zaV9pcnFfbWFzayhzdHJ1 Y3QgaXJxX2RhdGEgKmQpCit7CisJc3RydWN0IGFkdmtfcGNpZSAqcGNpZSA9IGQtPmRvbWFpbi0+ aG9zdF9kYXRhOworCWlycV9od19udW1iZXJfdCBod2lycSA9IGlycWRfdG9faHdpcnEoZCk7CisJ dTggaWR4ID0gaHdpcnEgJiAzMTsKKwl1MzIgbWFzazsKKworCS8qCisJICogQWFyZHZhcmsgSFcg ZG9lcyBub3Qgc3VwcG9ydCBtYXNraW5nIGluZGl2aWR1YWwgTVNJIGludGVycnVwdHMuIEl0CisJ ICogc3VwcG9ydHMgbWFza2luZyBvbmx5IHdob2xlIGVxdWl2YWxlbmNlIGNsYXNzIGlkeCB3aGlj aCBjb25zaXN0IG9mCisJICogTVNJIGludGVycnVwdHMgd2l0aCBzYW1lIGxvdyA1IGJpdHMuIFNv IG1hc2sgZXF1aXZhbGVuY2UgY2xhc3MgaWR4CisJICogb25seSBpbiBjYXNlIHRoZXJlIGlzIG5v IHVzZWQgKHVubWFza2VkKSBpbnRlcnJ1cHQgaW4gdGhpcyBjbGFzcy4KKwkgKi8KKworCWlmICgt LXBjaWUtPm1zaV91c2VkX2VjX3JlZmNudFtpZHhdID4gMCkKKwkJcmV0dXJuOworCisJbWFzayA9 IGFkdmtfcmVhZGwocGNpZSwgUENJRV9NU0lfTUFTS19SRUcpOworCW1hc2sgfD0gQklUKGlkeCk7 CisJYWR2a193cml0ZWwocGNpZSwgbWFzaywgUENJRV9NU0lfTUFTS19SRUcpOworfQorCitzdGF0 aWMgdm9pZCBhZHZrX21zaV9pcnFfdW5tYXNrKHN0cnVjdCBpcnFfZGF0YSAqZCkKK3sKKwlzdHJ1 Y3QgYWR2a19wY2llICpwY2llID0gZC0+ZG9tYWluLT5ob3N0X2RhdGE7CisJaXJxX2h3X251bWJl cl90IGh3aXJxID0gaXJxZF90b19od2lycShkKTsKKwl1OCBpZHggPSBod2lycSAmIDMxOworCXUz MiBtYXNrOworCisJcGNpZS0+bXNpX3VzZWRfZWNfcmVmY250W2lkeF0rKzsKKworCW1hc2sgPSBh ZHZrX3JlYWRsKHBjaWUsIFBDSUVfTVNJX01BU0tfUkVHKTsKKwltYXNrICY9IH5CSVQoaWR4KTsK KwlhZHZrX3dyaXRlbChwY2llLCBtYXNrLCBQQ0lFX01TSV9NQVNLX1JFRyk7Cit9CisKK3N0YXRp YyB2b2lkIGFkdmtfbXNpX3RvcF9pcnFfbWFzayhzdHJ1Y3QgaXJxX2RhdGEgKmQpCit7CisJcGNp X21zaV9tYXNrX2lycShkKTsKKwlpcnFfY2hpcF9tYXNrX3BhcmVudChkKTsKK30KKworc3RhdGlj IHZvaWQgYWR2a19tc2lfdG9wX2lycV91bm1hc2soc3RydWN0IGlycV9kYXRhICpkKQoreworCXBj aV9tc2lfdW5tYXNrX2lycShkKTsKKwlpcnFfY2hpcF91bm1hc2tfcGFyZW50KGQpOworfQorCiBz dGF0aWMgaW50IGFkdmtfbXNpX2lycV9kb21haW5fYWxsb2Moc3RydWN0IGlycV9kb21haW4gKmRv bWFpbiwKIAkJCQkgICAgIHVuc2lnbmVkIGludCB2aXJxLAogCQkJCSAgICAgdW5zaWduZWQgaW50 IG5yX2lycXMsIHZvaWQgKmFyZ3MpCkBAIC0xMDI1LDkgKzEwNzIsMTMgQEAgc3RhdGljIGludCBh ZHZrX3BjaWVfaW5pdF9tc2lfaXJxX2RvbWFpbihzdHJ1Y3QgYWR2a19wY2llICpwY2llKQogCWJv dHRvbV9pYy0+bmFtZSA9ICJNU0kiOwogCWJvdHRvbV9pYy0+aXJxX2NvbXBvc2VfbXNpX21zZyA9 IGFkdmtfbXNpX2lycV9jb21wb3NlX21zaV9tc2c7CiAJYm90dG9tX2ljLT5pcnFfc2V0X2FmZmlu aXR5ID0gYWR2a19tc2lfc2V0X2FmZmluaXR5OworCWJvdHRvbV9pYy0+aXJxX21hc2sgPSBhZHZr X21zaV9pcnFfbWFzazsKKwlib3R0b21faWMtPmlycV91bm1hc2sgPSBhZHZrX21zaV9pcnFfdW5t YXNrOwogCiAJbXNpX2ljID0gJnBjaWUtPm1zaV9pcnFfY2hpcDsKIAltc2lfaWMtPm5hbWUgPSAi YWR2ay1NU0kiOworCW1zaV9pYy0+aXJxX21hc2sgPSBhZHZrX21zaV90b3BfaXJxX21hc2s7CisJ bXNpX2ljLT5pcnFfdW5tYXNrID0gYWR2a19tc2lfdG9wX2lycV91bm1hc2s7CiAKIAltc2lfZGkg PSAmcGNpZS0+bXNpX2RvbWFpbl9pbmZvOwogCW1zaV9kaS0+ZmxhZ3MgPSBNU0lfRkxBR19VU0Vf REVGX0RPTV9PUFMgfCBNU0lfRkxBR19VU0VfREVGX0NISVBfT1BTIHwKQEAgLTExMDEsOCArMTE1 MiwxMCBAQCBzdGF0aWMgdm9pZCBhZHZrX3BjaWVfcmVtb3ZlX2lycV9kb21haW4oc3RydWN0IGFk dmtfcGNpZSAqcGNpZSkKIAogc3RhdGljIHZvaWQgYWR2a19wY2llX2hhbmRsZV9tc2koc3RydWN0 IGFkdmtfcGNpZSAqcGNpZSkKIHsKLQl1MzIgbXNpX3ZhbCwgbXNpX21hc2ssIG1zaV9zdGF0dXMs IG1zaV9pZHg7CisJc3RydWN0IGlycV9kYXRhICppcnFfZGF0YTsKKwl1MzIgbXNpX3ZhbCwgbXNp X21hc2ssIG1zaV9zdGF0dXM7CiAJdTE2IG1zaV9kYXRhOworCXU4IG1zaV9pZHg7CiAJaW50IHZp cnE7CiAKIAltc2lfbWFzayA9IGFkdmtfcmVhZGwocGNpZSwgUENJRV9NU0lfTUFTS19SRUcpOwpA QCAtMTExOSwxMSArMTE3MiwxOSBAQCBzdGF0aWMgdm9pZCBhZHZrX3BjaWVfaGFuZGxlX21zaShz dHJ1Y3QgYWR2a19wY2llICpwY2llKQogCQkgKi8KIAkJYWR2a193cml0ZWwocGNpZSwgQklUKG1z aV9pZHgpLCBQQ0lFX01TSV9TVEFUVVNfUkVHKTsKIAkJbXNpX2RhdGEgPSBhZHZrX3JlYWRsKHBj aWUsIFBDSUVfTVNJX1BBWUxPQURfUkVHKSAmIFBDSUVfTVNJX0RBVEFfTUFTSzsKKworCQkvKgor CQkgKiBBYXJkdmFyayBIVyBkb2VzIG5vdCBzdXBwb3J0IG1hc2tpbmcgaW5kaXZpZHVhbCBNU0kg aW50ZXJydXB0cy4KKwkJICogU28gY2FsbCBnZW5lcmljX2hhbmRsZV9pcnEoKSBvbmx5IGluIGNh c2Uga2VybmVsIGhhcyBub3QgbWFza2VkCisJCSAqIHJlY2VpdmVkIE1TSSBpbnRlcnJ1cHQuCisJ CSAqLwogCQl2aXJxID0gaXJxX2ZpbmRfbWFwcGluZyhwY2llLT5tc2lfaW5uZXJfZG9tYWluLCBt c2lfZGF0YSk7Ci0JCWlmICh2aXJxKQotCQkJZ2VuZXJpY19oYW5kbGVfaXJxKHZpcnEpOwotCQll bHNlCisJCWlycV9kYXRhID0gdmlycSA/IGlycV9nZXRfaXJxX2RhdGEodmlycSkgOiBOVUxMOwor CisJCWlmICghaXJxX2RhdGEpCiAJCQlkZXZfZXJyKCZwY2llLT5wZGV2LT5kZXYsICJ1bmV4cGVj dGVkIE1TSSAweCUwNGh4XG4iLCBtc2lfZGF0YSk7CisJCWVsc2UgaWYgKCFpcnFkX2lycV9tYXNr ZWQoaXJxX2RhdGEpKQorCQkJZ2VuZXJpY19oYW5kbGVfaXJxKHZpcnEpOwogCX0KIAogCWFkdmtf d3JpdGVsKHBjaWUsIFBDSUVfSVNSMF9NU0lfSU5UX1BFTkRJTkcsCi0tIAoyLjIwLjEKCgpfX19f X19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fXwpsaW51eC1hcm0ta2Vy bmVsIG1haWxpbmcgbGlzdApsaW51eC1hcm0ta2VybmVsQGxpc3RzLmluZnJhZGVhZC5vcmcKaHR0 cDovL2xpc3RzLmluZnJhZGVhZC5vcmcvbWFpbG1hbi9saXN0aW5mby9saW51eC1hcm0ta2VybmVs Cg==