From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-14.1 required=3.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS, INCLUDES_PATCH,MAILING_LIST_MULTI,SPF_HELO_NONE,SPF_PASS,USER_AGENT_GIT autolearn=unavailable autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 747D6C47082 for ; Wed, 26 May 2021 14:29:35 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by mail.kernel.org (Postfix) with ESMTP id 5AF306113D for ; Wed, 26 May 2021 14:29:35 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S234730AbhEZObF (ORCPT ); Wed, 26 May 2021 10:31:05 -0400 Received: from fllv0015.ext.ti.com ([198.47.19.141]:41252 "EHLO fllv0015.ext.ti.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S233217AbhEZObE (ORCPT ); Wed, 26 May 2021 10:31:04 -0400 Received: from lelv0266.itg.ti.com ([10.180.67.225]) by fllv0015.ext.ti.com (8.15.2/8.15.2) with ESMTP id 14QETR6L053215; Wed, 26 May 2021 09:29:27 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1622039367; bh=adwDlqzyFu2w91BOBHgkLr2jlHPCocTpNVgbheqBd1c=; h=From:To:CC:Subject:Date; b=cwaDSoyf5dY9lHi8AZ4FXXlIjL1JkX3SVUkbjsC+pyoxle2UrmNyvXnQT3lR1kVMx PAJ32B/VvuxNelbf9tv3MF4KaPnZt6d8nTgIzl9TEJwtB8QIa4hKNrF0d0VbM9Cj3c Hrl442fcY83PIDp39FDLaSVgLT+ajymobNrkdgkM= Received: from DFLE100.ent.ti.com (dfle100.ent.ti.com [10.64.6.21]) by lelv0266.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 14QETRFA040260 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Wed, 26 May 2021 09:29:27 -0500 Received: from DFLE102.ent.ti.com (10.64.6.23) by DFLE100.ent.ti.com (10.64.6.21) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2176.2; Wed, 26 May 2021 09:29:27 -0500 Received: from lelv0327.itg.ti.com (10.180.67.183) by DFLE102.ent.ti.com (10.64.6.23) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2176.2 via Frontend Transport; Wed, 26 May 2021 09:29:27 -0500 Received: from a0393678-ssd.dhcp.ti.com (ileax41-snat.itg.ti.com [10.172.224.153]) by lelv0327.itg.ti.com (8.15.2/8.15.2) with ESMTP id 14QETMcZ030380; Wed, 26 May 2021 09:29:23 -0500 From: Kishon Vijay Abraham I To: Nishanth Menon , Tero Kristo , Rob Herring CC: , , , Kishon Vijay Abraham I , Lokesh Vutla Subject: [PATCH v3 0/5] AM64: EVM/SK: Enable PCIe and USB Date: Wed, 26 May 2021 19:59:16 +0530 Message-ID: <20210526142921.12127-1-kishon@ti.com> X-Mailer: git-send-email 2.17.1 MIME-Version: 1.0 Content-Type: text/plain X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org AM642 EVM has one PCIe slot (no USB slot) and AM642 SK has one USB slot (no PCIe slot). AM64 SoC has one SERDES module which can be used by either PCIe or USB. Add DT nodes to represent and enable SERDES/PCIe/USB modules in EVM/SK. Changes from v2: 1) Dropped "dt-bindings: mux: Convert reg-mux DT bindings to YAML" as it's handled by a different series from Rob 2) Rename "mux" DT node to a standard "mux-controller" DT node. Changes from v1: 1) Add a patch to convert reg-mux DT bindings to YAML 2) Use generic names for clock node names 3) Remove redundant status = "okay" for serdes_wiz0 Kishon Vijay Abraham I (5): arm64: dts: ti: k3-am64-main: Add SERDES DT node arm64: dts: ti: k3-am64-main: Add PCIe DT node arm64: dts: ti: k3-am642-evm: Enable PCIe and SERDES arm64: dts: ti: k3-am642-sk: Enable USB Super-Speed HOST port arm64: dts: ti: k3-am642-sk: Disable PCIe arch/arm64/boot/dts/ti/k3-am64-main.dtsi | 102 +++++++++++++++++++++++ arch/arm64/boot/dts/ti/k3-am642-evm.dts | 30 +++++++ arch/arm64/boot/dts/ti/k3-am642-sk.dts | 43 ++++++++++ 3 files changed, 175 insertions(+) -- 2.17.1 From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-12.1 required=3.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_PATCH, MAILING_LIST_MULTI,SPF_HELO_NONE,SPF_PASS,USER_AGENT_GIT autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id DFCE0C47082 for ; Wed, 26 May 2021 15:38:43 +0000 (UTC) Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 960B0613D3 for ; Wed, 26 May 2021 15:38:43 +0000 (UTC) DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org 960B0613D3 Authentication-Results: mail.kernel.org; dmarc=fail (p=quarantine dis=none) header.from=ti.com Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:Message-ID:Date:Subject:CC :To:From:Reply-To:Content-ID:Content-Description:Resent-Date:Resent-From: Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:In-Reply-To:References: List-Owner; bh=3NK3FaP8FKPS+drbc7yiO1bZX56aMJuHBiVFpwaOUR0=; b=OjoSITHJVvrrW5 jJYrYtHfBwjlIP6KMs7llb9aQRnGJWz17pS+N90F4ovSscQj7q27FEIfP0qtZE4+mdL0RvQGznIru /JLP8MAmR0JjZDIMdLrhIZKx24mAvrjY1ROK3GCuZyXzMxmpUs0WxdMBEJK0nsIH3XShSnBy2aqxS uH4UZ5SY7z72TNOPjGITOhJ3cQ7vVmFbvKlvHBjDJFLQJBxLIgw1BflmNrXYob4WcEsg9S/JEYksz GxZrtQUR+YsvGgtbLGeG9v9rbe9/kgUa0xWG+iqL2i733HH0yMq8q5+CNdE7CpFcSKTakeZRnFyHG e6gcpSl9STIgKzpFC3aA==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.94.2 #2 (Red Hat Linux)) id 1llvZi-00FQ3x-82; Wed, 26 May 2021 15:36:03 +0000 Received: from fllv0015.ext.ti.com ([198.47.19.141]) by bombadil.infradead.org with esmtps (Exim 4.94.2 #2 (Red Hat Linux)) id 1lluXL-00EtEC-3b for linux-arm-kernel@lists.infradead.org; Wed, 26 May 2021 14:29:32 +0000 Received: from lelv0266.itg.ti.com ([10.180.67.225]) by fllv0015.ext.ti.com (8.15.2/8.15.2) with ESMTP id 14QETR6L053215; Wed, 26 May 2021 09:29:27 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1622039367; bh=adwDlqzyFu2w91BOBHgkLr2jlHPCocTpNVgbheqBd1c=; h=From:To:CC:Subject:Date; b=cwaDSoyf5dY9lHi8AZ4FXXlIjL1JkX3SVUkbjsC+pyoxle2UrmNyvXnQT3lR1kVMx PAJ32B/VvuxNelbf9tv3MF4KaPnZt6d8nTgIzl9TEJwtB8QIa4hKNrF0d0VbM9Cj3c Hrl442fcY83PIDp39FDLaSVgLT+ajymobNrkdgkM= Received: from DFLE100.ent.ti.com (dfle100.ent.ti.com [10.64.6.21]) by lelv0266.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 14QETRFA040260 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Wed, 26 May 2021 09:29:27 -0500 Received: from DFLE102.ent.ti.com (10.64.6.23) by DFLE100.ent.ti.com (10.64.6.21) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2176.2; Wed, 26 May 2021 09:29:27 -0500 Received: from lelv0327.itg.ti.com (10.180.67.183) by DFLE102.ent.ti.com (10.64.6.23) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2176.2 via Frontend Transport; Wed, 26 May 2021 09:29:27 -0500 Received: from a0393678-ssd.dhcp.ti.com (ileax41-snat.itg.ti.com [10.172.224.153]) by lelv0327.itg.ti.com (8.15.2/8.15.2) with ESMTP id 14QETMcZ030380; Wed, 26 May 2021 09:29:23 -0500 From: Kishon Vijay Abraham I To: Nishanth Menon , Tero Kristo , Rob Herring CC: , , , Kishon Vijay Abraham I , Lokesh Vutla Subject: [PATCH v3 0/5] AM64: EVM/SK: Enable PCIe and USB Date: Wed, 26 May 2021 19:59:16 +0530 Message-ID: <20210526142921.12127-1-kishon@ti.com> X-Mailer: git-send-email 2.17.1 MIME-Version: 1.0 X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20210526_072931_232680_89FCF409 X-CRM114-Status: UNSURE ( 8.65 ) X-CRM114-Notice: Please train this message. X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org AM642 EVM has one PCIe slot (no USB slot) and AM642 SK has one USB slot (no PCIe slot). AM64 SoC has one SERDES module which can be used by either PCIe or USB. Add DT nodes to represent and enable SERDES/PCIe/USB modules in EVM/SK. Changes from v2: 1) Dropped "dt-bindings: mux: Convert reg-mux DT bindings to YAML" as it's handled by a different series from Rob 2) Rename "mux" DT node to a standard "mux-controller" DT node. Changes from v1: 1) Add a patch to convert reg-mux DT bindings to YAML 2) Use generic names for clock node names 3) Remove redundant status = "okay" for serdes_wiz0 Kishon Vijay Abraham I (5): arm64: dts: ti: k3-am64-main: Add SERDES DT node arm64: dts: ti: k3-am64-main: Add PCIe DT node arm64: dts: ti: k3-am642-evm: Enable PCIe and SERDES arm64: dts: ti: k3-am642-sk: Enable USB Super-Speed HOST port arm64: dts: ti: k3-am642-sk: Disable PCIe arch/arm64/boot/dts/ti/k3-am64-main.dtsi | 102 +++++++++++++++++++++++ arch/arm64/boot/dts/ti/k3-am642-evm.dts | 30 +++++++ arch/arm64/boot/dts/ti/k3-am642-sk.dts | 43 ++++++++++ 3 files changed, 175 insertions(+) -- 2.17.1 _______________________________________________ linux-arm-kernel mailing list linux-arm-kernel@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-arm-kernel