From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-15.8 required=3.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_CR_TRAILER, INCLUDES_PATCH,MAILING_LIST_MULTI,SPF_HELO_NONE,SPF_PASS autolearn=unavailable autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 6912FC47080 for ; Tue, 1 Jun 2021 08:47:46 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by mail.kernel.org (Postfix) with ESMTP id 3C43161375 for ; Tue, 1 Jun 2021 08:47:46 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S233571AbhFAItZ (ORCPT ); Tue, 1 Jun 2021 04:49:25 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:60916 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S233658AbhFAItW (ORCPT ); Tue, 1 Jun 2021 04:49:22 -0400 Received: from mail-wm1-x32b.google.com (mail-wm1-x32b.google.com [IPv6:2a00:1450:4864:20::32b]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 6D9CFC061756 for ; Tue, 1 Jun 2021 01:47:41 -0700 (PDT) Received: by mail-wm1-x32b.google.com with SMTP id f20-20020a05600c4e94b0290181f6edda88so1012079wmq.2 for ; Tue, 01 Jun 2021 01:47:41 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=date:from:to:cc:subject:message-id:references:mime-version :content-disposition:content-transfer-encoding:in-reply-to; bh=e2iKj7zCwXw8DooKZ9IYIlYsyY7Y6y/Vqg6VLw15jxg=; b=e4sXAJ4CT+RhoBPm5y8Hmq5oeKnrDZ/tN7WhPbI5OizOkDj/c4oLwhEO+bZdq2bY4T RgJxhzwbYiWAj4uUztmmLCvsfw38GRF9gv4NRZuOTgRS38TsWX47dv7IE8mUoCCfiarR Gn9Ij5YN7R5gQA6X7xCKWAXAvZlagmaiy2wtYew6PoqpztgTUVK5FuXGIkFQhWlOoXUX ZEqm/VccWj0wIVlJ2f1fyW8Dz0kmFKIP2im6KPk5eRR+uOMiOi/uVzitNTc4R3pAz3LP vl6ijEwbP8uludf0dExgdlFabHOl3Xnk0F5HnCrCV/IS0rkpJAmu0hUflCBKglBrpT7j sC8A== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:date:from:to:cc:subject:message-id:references :mime-version:content-disposition:content-transfer-encoding :in-reply-to; bh=e2iKj7zCwXw8DooKZ9IYIlYsyY7Y6y/Vqg6VLw15jxg=; b=oddrNdNyKKrvXWFh9eGvdWJex8RHyqlOjweMKTQ/QE4um4L4/TQTOK0hwQ1xBXZI73 OKZI+KIykjRe2WMdMyMV+V9IY/yBTw/iA/9RyzBdf62Q9tms5zaS9XPdFkUy9THVCKgf HEDXJQUTvV/pISuPWmvjzcYb8L5jZ14HJ155nCVohVCtG5UPBed4lhTYFBGooiqSK8Tr 9FhFYgwQEzEtmRhEl+XKx0SoLTHBomrUcI/dkHRW6UtSC0RKaVfw2fwHfnpaXxUDIE+b EtIefGri7Pq8JiRJFSXtIPRVytzMJpHbiaQRYe3NEbl291vWIcQ539/ldVSHPoHfK5pq YmXQ== X-Gm-Message-State: AOAM533wjgVWVufUGemdipbrwRS9dQymDi4iYXeDTGZ3ZUArmKOihzOu iUs7QHx2iPY556031EQ3cNe24A== X-Google-Smtp-Source: ABdhPJx/igAFckTnXTnz6o7aF5Nn8EH6ONEImQdJrkqlAEOHqXHUuqWPcXbTujiEJaYApXzFrSQKdQ== X-Received: by 2002:a7b:c92e:: with SMTP id h14mr5653541wml.51.1622537259959; Tue, 01 Jun 2021 01:47:39 -0700 (PDT) Received: from dell ([91.110.221.249]) by smtp.gmail.com with ESMTPSA id z12sm21854339wmc.5.2021.06.01.01.47.36 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 01 Jun 2021 01:47:39 -0700 (PDT) Date: Tue, 1 Jun 2021 09:47:34 +0100 From: Lee Jones To: Sean Anderson Cc: linux-pwm@vger.kernel.org, devicetree@vger.kernel.org, michal.simek@xilinx.com, linux-kernel@vger.kernel.org, Alvaro Gamez , linux-arm-kernel@lists.infradead.org, Daniel Lezcano , Thomas Gleixner Subject: Re: [PATCH v4 2/3] clocksource: Rewrite Xilinx AXI timer driver Message-ID: <20210601084734.GX543307@dell> References: <20210528214522.617435-1-sean.anderson@seco.com> <20210528214522.617435-2-sean.anderson@seco.com> MIME-Version: 1.0 Content-Type: text/plain; charset=utf-8 Content-Disposition: inline Content-Transfer-Encoding: 8bit In-Reply-To: <20210528214522.617435-2-sean.anderson@seco.com> Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Fri, 28 May 2021, Sean Anderson wrote: > This rewrites the Xilinx AXI timer driver to be more platform agnostic. > Some common code has been split off so it can be reused. These routines > currently live in drivers/mfd. The largest changes have taken place in the > initialization: > > - We now support any number of timer devices, possibly with only one > counter each. The first counter will be used as a clocksource. Every > other counter will be used as a clockevent. > - We do not use timer_of_init because we need to perform some tasks in > between different stages. For example, we must ensure that ->read and > ->write are initialized before registering the irq. This can only happen > after we have gotten the register base (to detect endianness). We also > have a rather unusual clock initialization sequence in order to remain > backwards compatible. Due to this, it's ok for the initial clock request > to fail, and we do not want other initialization to be undone. Lastly, it > is more convenient to do one allocation for xilinx_clockevent_device than > to do one for timer_of and one for xilinx_timer_priv. > - We now pay attention to xlnx,count-width and handle smaller width timers. > The default remains 32. > > Signed-off-by: Sean Anderson > --- > This has been tested on microblaze qemu. > > Changes in v4: > - Break out clock* drivers into their own file > > arch/microblaze/kernel/Makefile | 3 +- > arch/microblaze/kernel/timer.c | 326 ----------------------------- > drivers/clocksource/Kconfig | 11 + > drivers/clocksource/Makefile | 1 + > drivers/clocksource/timer-xilinx.c | 300 ++++++++++++++++++++++++++ > drivers/mfd/Makefile | 4 + > drivers/mfd/xilinx-timer.c | 147 +++++++++++++ I'm confused! > include/linux/mfd/xilinx-timer.h | 134 ++++++++++++ > 8 files changed, 598 insertions(+), 328 deletions(-) > delete mode 100644 arch/microblaze/kernel/timer.c > create mode 100644 drivers/clocksource/timer-xilinx.c > create mode 100644 drivers/mfd/xilinx-timer.c > create mode 100644 include/linux/mfd/xilinx-timer.h [...] > +// SPDX-License-Identifier: GPL-2.0+ > +/* > + * Copyright (C) 2021 Sean Anderson > + * > + * For Xilinx LogiCORE IP AXI Timer documentation, refer to DS764: > + * https://www.xilinx.com/support/documentation/ip_documentation/axi_timer/v1_03_a/axi_timer_ds764.pdf > + */ > + > +#include > +#include > +#include > +#include RED FLAG: You are not using the MFD API here. > +#define TCSR0 0x00 > +#define TLR0 0x04 > +#define TCR0 0x08 > +#define TCSR1 0x10 > +#define TLR1 0x14 > +#define TCR1 0x18 > + > +#define TCSR_MDT BIT(0) > +#define TCSR_UDT BIT(1) > +#define TCSR_GENT BIT(2) > +#define TCSR_CAPT BIT(3) > +#define TCSR_ARHT BIT(4) > +#define TCSR_LOAD BIT(5) > +#define TCSR_ENIT BIT(6) > +#define TCSR_ENT BIT(7) > +#define TCSR_TINT BIT(8) > +#define TCSR_PWMA BIT(9) > +#define TCSR_ENALL BIT(10) > +#define TCSR_CASC BIT(11) > + > +/* readl/writel wrappers to support BE systems */ > + > +static u32 xilinx_ioread32be(const void __iomem *addr) > +{ > + return ioread32be(addr); > +} > + > +static void xilinx_iowrite32be(u32 value, void __iomem *addr) > +{ > + iowrite32be(value, addr); > +} > + > +static u32 xilinx_ioread32(const void __iomem *addr) > +{ > + return ioread32(addr); > +} > + > +static void xilinx_iowrite32(u32 value, void __iomem *addr) > +{ > + iowrite32(value, addr); > +} Abstraction for the sake of abstraction, is not allowed. Just use the io*() calls directly in-place. > +int xilinx_timer_tlr_cycles(struct xilinx_timer_priv *priv, u32 *tlr, > + u32 tcsr, u64 cycles) > +{ > + if (cycles < 2 || cycles > priv->max + 2) > + return -ERANGE; > + > + if (tcsr & TCSR_UDT) > + *tlr = cycles - 2; > + else > + *tlr = priv->max - cycles + 2; > + > + return 0; > +} > + > +int xilinx_timer_tlr_period(struct xilinx_timer_priv *priv, u32 *tlr, > + u32 tcsr, unsigned int period) > +{ > + u64 cycles = DIV_ROUND_DOWN_ULL((u64)period * clk_get_rate(priv->clk), > + NSEC_PER_SEC); > + > + return xilinx_timer_tlr_cycles(priv, tlr, tcsr, cycles); > +} > + > +unsigned int xilinx_timer_get_period(struct xilinx_timer_priv *priv, > + u32 tlr, u32 tcsr) > +{ > + u64 cycles; > + > + if (tcsr & TCSR_UDT) > + cycles = tlr + 2; > + else > + cycles = priv->max - tlr + 2; > + > + return DIV_ROUND_UP_ULL(cycles * NSEC_PER_SEC, > + clk_get_rate(priv->clk)); > +} > + > +int xilinx_timer_common_init(struct device_node *np, > + struct xilinx_timer_priv *priv, > + u32 *one_timer) > +{ > + int ret; > + u32 tcsr0, width; > + > + > + priv->read = xilinx_ioread32; > + priv->write = xilinx_iowrite32; > + /* > + * If PWM mode is enabled, we should try not to disturb it. Use > + * CAPT since if PWM mode is enabled then MDT will be set as > + * well. > + * > + * First, clear CAPT and verify that it has been cleared > + */ > + tcsr0 = xilinx_timer_read(priv, TCSR0); > + xilinx_timer_write(priv, tcsr0 & ~(TCSR_CAPT & swab(TCSR_CAPT)), TCSR0); > + tcsr0 = xilinx_timer_read(priv, TCSR0); > + if (tcsr0 & (TCSR_CAPT | swab(TCSR_CAPT))) { > + pr_err("%pOF: cannot determine endianness\n", np); > + return -EOPNOTSUPP; > + } > + > + /* Then check to make sure our write sticks */ > + xilinx_timer_write(priv, tcsr0 | TCSR_CAPT, TCSR0); > + if (!(xilinx_timer_read(priv, TCSR0) & TCSR_CAPT)) { > + priv->read = xilinx_ioread32be; > + priv->write = xilinx_iowrite32be; > + } > + > + ret = of_property_read_u32(np, "xlnx,one-timer-only", one_timer); > + if (ret) { > + pr_err("%pOF: err %d: xlnx,one-timer-only\n", np, ret); > + return ret; > + } else if (*one_timer && *one_timer != 1) { > + pr_err("%pOF: xlnx,one-timer-only must be 0 or 1\n", np); > + return -EINVAL; > + } > + > + ret = of_property_read_u32(np, "xlnx,count-width", &width); > + if (ret == -EINVAL) { > + width = 32; > + } else if (ret) { > + pr_err("%pOF: err %d: xlnx,count-width\n", np, ret); > + return ret; > + } else if (width < 8 || width > 32) { > + pr_err("%pOF: invalid counter width\n", np); > + return -EINVAL; > + } > + priv->max = BIT_ULL(width) - 1; > + > + return 0; > +} This is *all* timer stuff. What is your rationale for dumping this into MFD? -- Lee Jones [李琼斯] Senior Technical Lead - Developer Services Linaro.org │ Open source software for Arm SoCs Follow Linaro: Facebook | Twitter | Blog From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-14.1 required=3.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_CR_TRAILER, INCLUDES_PATCH,MAILING_LIST_MULTI,SPF_HELO_NONE,SPF_PASS autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 8BBAFC47080 for ; Tue, 1 Jun 2021 08:49:07 +0000 (UTC) Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 5426E6138C for ; Tue, 1 Jun 2021 08:49:07 +0000 (UTC) DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org 5426E6138C Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=linaro.org Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:In-Reply-To:MIME-Version:References: Message-ID:Subject:Cc:To:From:Date:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=3Yl/T1ip+Fg5DtrMptoaSscX6YfOxzhx5Yn+44IKPeA=; b=OWt5LxX1K1Ar4r ku55/P62QMRgilDDBL7mbxoPT73NbAxjrslPbS6yo/zQtUw9mOGHrPKK3AiSWAxp3GpzyJ+9NhV8N 4kyHujJ36mLrOuQQLJzSygXhzRUgauPt5CcHUqIWwmzTK9wMJnjBJ3ltYsLjmgoKqQhDhY5RGIh0u lQWzGb4iIwaNcvGHqA0RNvF9uIgRdANSqnea0wrMSxR9Gv6ybXPitp4JUK7UnFJiyWnPMESfwyijq ziol6CHEFTLMPfPugfKsdQqEh2i96DMa/R3B1IFfIfW2Cbx+uHvIiAHM2ZH9o/YL9apksSoF9xTzI LsXjk7fsC0evSJGEaImw==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.94.2 #2 (Red Hat Linux)) id 1lo03t-00FPWq-A4; Tue, 01 Jun 2021 08:47:45 +0000 Received: from mail-wm1-x335.google.com ([2a00:1450:4864:20::335]) by bombadil.infradead.org with esmtps (Exim 4.94.2 #2 (Red Hat Linux)) id 1lo03q-00FPVf-01 for linux-arm-kernel@lists.infradead.org; Tue, 01 Jun 2021 08:47:43 +0000 Received: by mail-wm1-x335.google.com with SMTP id t4-20020a1c77040000b029019d22d84ebdso1002701wmi.3 for ; Tue, 01 Jun 2021 01:47:41 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=date:from:to:cc:subject:message-id:references:mime-version :content-disposition:content-transfer-encoding:in-reply-to; bh=e2iKj7zCwXw8DooKZ9IYIlYsyY7Y6y/Vqg6VLw15jxg=; b=e4sXAJ4CT+RhoBPm5y8Hmq5oeKnrDZ/tN7WhPbI5OizOkDj/c4oLwhEO+bZdq2bY4T RgJxhzwbYiWAj4uUztmmLCvsfw38GRF9gv4NRZuOTgRS38TsWX47dv7IE8mUoCCfiarR Gn9Ij5YN7R5gQA6X7xCKWAXAvZlagmaiy2wtYew6PoqpztgTUVK5FuXGIkFQhWlOoXUX ZEqm/VccWj0wIVlJ2f1fyW8Dz0kmFKIP2im6KPk5eRR+uOMiOi/uVzitNTc4R3pAz3LP vl6ijEwbP8uludf0dExgdlFabHOl3Xnk0F5HnCrCV/IS0rkpJAmu0hUflCBKglBrpT7j sC8A== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:date:from:to:cc:subject:message-id:references :mime-version:content-disposition:content-transfer-encoding :in-reply-to; bh=e2iKj7zCwXw8DooKZ9IYIlYsyY7Y6y/Vqg6VLw15jxg=; b=c9ZPbb1zQ6sRVXzvXzXQFvZj4h0Y+uDmhVLQ1qjrgHmu9g0ek+X4HnRRCbgMrX8IW1 O0Dv15m90g50bNzUjHfrt5J156CLHeB/9noflIDD8vLRyk1fBvwfL8FO7EUY16W0Zj7o CiRpUs412Y/KbkyOY1THxB7No57CqY/zJqEHrrvYrxfmivzhi/pbMXu/LonLcJ4JQDZo E0RJfWLztLvC8TMTSP70cX8n66kJzLV00+dumq+2bSTs8EtLs+5Te0E+i9SQ0XVpX84n 6AhuyKbvW9+dBhY0do/jMy0P7m3vHd0207p87EeysrMi8TEbKPCA3H58B1beNfozsFfL JBVQ== X-Gm-Message-State: AOAM531KnGaLnqlGkSo18w0xFv5d9ufgBpvrVRhwl8rZlbTq5S3lSDu7 ZzbE8ZSf0UzH4kkmxTulhVXENQ== X-Google-Smtp-Source: ABdhPJx/igAFckTnXTnz6o7aF5Nn8EH6ONEImQdJrkqlAEOHqXHUuqWPcXbTujiEJaYApXzFrSQKdQ== X-Received: by 2002:a7b:c92e:: with SMTP id h14mr5653541wml.51.1622537259959; Tue, 01 Jun 2021 01:47:39 -0700 (PDT) Received: from dell ([91.110.221.249]) by smtp.gmail.com with ESMTPSA id z12sm21854339wmc.5.2021.06.01.01.47.36 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 01 Jun 2021 01:47:39 -0700 (PDT) Date: Tue, 1 Jun 2021 09:47:34 +0100 From: Lee Jones To: Sean Anderson Cc: linux-pwm@vger.kernel.org, devicetree@vger.kernel.org, michal.simek@xilinx.com, linux-kernel@vger.kernel.org, Alvaro Gamez , linux-arm-kernel@lists.infradead.org, Daniel Lezcano , Thomas Gleixner Subject: Re: [PATCH v4 2/3] clocksource: Rewrite Xilinx AXI timer driver Message-ID: <20210601084734.GX543307@dell> References: <20210528214522.617435-1-sean.anderson@seco.com> <20210528214522.617435-2-sean.anderson@seco.com> MIME-Version: 1.0 Content-Disposition: inline In-Reply-To: <20210528214522.617435-2-sean.anderson@seco.com> X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20210601_014742_133010_BDF48A1C X-CRM114-Status: GOOD ( 36.83 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: base64 Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org T24gRnJpLCAyOCBNYXkgMjAyMSwgU2VhbiBBbmRlcnNvbiB3cm90ZToKCj4gVGhpcyByZXdyaXRl cyB0aGUgWGlsaW54IEFYSSB0aW1lciBkcml2ZXIgdG8gYmUgbW9yZSBwbGF0Zm9ybSBhZ25vc3Rp Yy4KPiBTb21lIGNvbW1vbiBjb2RlIGhhcyBiZWVuIHNwbGl0IG9mZiBzbyBpdCBjYW4gYmUgcmV1 c2VkLiBUaGVzZSByb3V0aW5lcwo+IGN1cnJlbnRseSBsaXZlIGluIGRyaXZlcnMvbWZkLiBUaGUg bGFyZ2VzdCBjaGFuZ2VzIGhhdmUgdGFrZW4gcGxhY2UgaW4gdGhlCj4gaW5pdGlhbGl6YXRpb246 Cj4gCj4gLSBXZSBub3cgc3VwcG9ydCBhbnkgbnVtYmVyIG9mIHRpbWVyIGRldmljZXMsIHBvc3Np Ymx5IHdpdGggb25seSBvbmUKPiAgIGNvdW50ZXIgZWFjaC4gVGhlIGZpcnN0IGNvdW50ZXIgd2ls bCBiZSB1c2VkIGFzIGEgY2xvY2tzb3VyY2UuIEV2ZXJ5Cj4gICBvdGhlciBjb3VudGVyIHdpbGwg YmUgdXNlZCBhcyBhIGNsb2NrZXZlbnQuCj4gLSBXZSBkbyBub3QgdXNlIHRpbWVyX29mX2luaXQg YmVjYXVzZSB3ZSBuZWVkIHRvIHBlcmZvcm0gc29tZSB0YXNrcyBpbgo+ICAgYmV0d2VlbiBkaWZm ZXJlbnQgc3RhZ2VzLiBGb3IgZXhhbXBsZSwgd2UgbXVzdCBlbnN1cmUgdGhhdCAtPnJlYWQgYW5k Cj4gICAtPndyaXRlIGFyZSBpbml0aWFsaXplZCBiZWZvcmUgcmVnaXN0ZXJpbmcgdGhlIGlycS4g VGhpcyBjYW4gb25seSBoYXBwZW4KPiAgIGFmdGVyIHdlIGhhdmUgZ290dGVuIHRoZSByZWdpc3Rl ciBiYXNlICh0byBkZXRlY3QgZW5kaWFubmVzcykuIFdlIGFsc28KPiAgIGhhdmUgYSByYXRoZXIg dW51c3VhbCBjbG9jayBpbml0aWFsaXphdGlvbiBzZXF1ZW5jZSBpbiBvcmRlciB0byByZW1haW4K PiAgIGJhY2t3YXJkcyBjb21wYXRpYmxlLiBEdWUgdG8gdGhpcywgaXQncyBvayBmb3IgdGhlIGlu aXRpYWwgY2xvY2sgcmVxdWVzdAo+ICAgdG8gZmFpbCwgYW5kIHdlIGRvIG5vdCB3YW50IG90aGVy IGluaXRpYWxpemF0aW9uIHRvIGJlIHVuZG9uZS4gTGFzdGx5LCBpdAo+ICAgaXMgbW9yZSBjb252 ZW5pZW50IHRvIGRvIG9uZSBhbGxvY2F0aW9uIGZvciB4aWxpbnhfY2xvY2tldmVudF9kZXZpY2Ug dGhhbgo+ICAgdG8gZG8gb25lIGZvciB0aW1lcl9vZiBhbmQgb25lIGZvciB4aWxpbnhfdGltZXJf cHJpdi4KPiAtIFdlIG5vdyBwYXkgYXR0ZW50aW9uIHRvIHhsbngsY291bnQtd2lkdGggYW5kIGhh bmRsZSBzbWFsbGVyIHdpZHRoIHRpbWVycy4KPiAgIFRoZSBkZWZhdWx0IHJlbWFpbnMgMzIuCj4g Cj4gU2lnbmVkLW9mZi1ieTogU2VhbiBBbmRlcnNvbiA8c2Vhbi5hbmRlcnNvbkBzZWNvLmNvbT4K PiAtLS0KPiBUaGlzIGhhcyBiZWVuIHRlc3RlZCBvbiBtaWNyb2JsYXplIHFlbXUuCj4gCj4gQ2hh bmdlcyBpbiB2NDoKPiAtIEJyZWFrIG91dCBjbG9jayogZHJpdmVycyBpbnRvIHRoZWlyIG93biBm aWxlCj4gCj4gIGFyY2gvbWljcm9ibGF6ZS9rZXJuZWwvTWFrZWZpbGUgICAgfCAgIDMgKy0KPiAg YXJjaC9taWNyb2JsYXplL2tlcm5lbC90aW1lci5jICAgICB8IDMyNiAtLS0tLS0tLS0tLS0tLS0t LS0tLS0tLS0tLS0tLQo+ICBkcml2ZXJzL2Nsb2Nrc291cmNlL0tjb25maWcgICAgICAgIHwgIDEx ICsKPiAgZHJpdmVycy9jbG9ja3NvdXJjZS9NYWtlZmlsZSAgICAgICB8ICAgMSArCj4gIGRyaXZl cnMvY2xvY2tzb3VyY2UvdGltZXIteGlsaW54LmMgfCAzMDAgKysrKysrKysrKysrKysrKysrKysr KysrKysKPiAgZHJpdmVycy9tZmQvTWFrZWZpbGUgICAgICAgICAgICAgICB8ICAgNCArCj4gIGRy aXZlcnMvbWZkL3hpbGlueC10aW1lci5jICAgICAgICAgfCAxNDcgKysrKysrKysrKysrKwoKSSdt IGNvbmZ1c2VkIQoKPiAgaW5jbHVkZS9saW51eC9tZmQveGlsaW54LXRpbWVyLmggICB8IDEzNCAr KysrKysrKysrKysKPiAgOCBmaWxlcyBjaGFuZ2VkLCA1OTggaW5zZXJ0aW9ucygrKSwgMzI4IGRl bGV0aW9ucygtKQo+ICBkZWxldGUgbW9kZSAxMDA2NDQgYXJjaC9taWNyb2JsYXplL2tlcm5lbC90 aW1lci5jCj4gIGNyZWF0ZSBtb2RlIDEwMDY0NCBkcml2ZXJzL2Nsb2Nrc291cmNlL3RpbWVyLXhp bGlueC5jCj4gIGNyZWF0ZSBtb2RlIDEwMDY0NCBkcml2ZXJzL21mZC94aWxpbngtdGltZXIuYwo+ ICBjcmVhdGUgbW9kZSAxMDA2NDQgaW5jbHVkZS9saW51eC9tZmQveGlsaW54LXRpbWVyLmgKClsu Li5dCgo+ICsvLyBTUERYLUxpY2Vuc2UtSWRlbnRpZmllcjogR1BMLTIuMCsKPiArLyoKPiArICog Q29weXJpZ2h0IChDKSAyMDIxIFNlYW4gQW5kZXJzb24gPHNlYW4uYW5kZXJzb25Ac2Vjby5jb20+ Cj4gKyAqCj4gKyAqIEZvciBYaWxpbnggTG9naUNPUkUgSVAgQVhJIFRpbWVyIGRvY3VtZW50YXRp b24sIHJlZmVyIHRvIERTNzY0Ogo+ICsgKiBodHRwczovL3d3dy54aWxpbnguY29tL3N1cHBvcnQv ZG9jdW1lbnRhdGlvbi9pcF9kb2N1bWVudGF0aW9uL2F4aV90aW1lci92MV8wM19hL2F4aV90aW1l cl9kczc2NC5wZGYKPiArICovCj4gKwo+ICsjaW5jbHVkZSA8bGludXgvY2xrLmg+Cj4gKyNpbmNs dWRlIDxsaW51eC9tZmQveGlsaW54LXRpbWVyLmg+Cj4gKyNpbmNsdWRlIDxsaW51eC9vZi5oPgo+ ICsjaW5jbHVkZSA8YXNtL2lvLmg+CgpSRUQgRkxBRzogWW91IGFyZSBub3QgdXNpbmcgdGhlIE1G RCBBUEkgaGVyZS4KCj4gKyNkZWZpbmUgVENTUjAJMHgwMAo+ICsjZGVmaW5lIFRMUjAJMHgwNAo+ ICsjZGVmaW5lIFRDUjAJMHgwOAo+ICsjZGVmaW5lIFRDU1IxCTB4MTAKPiArI2RlZmluZSBUTFIx CTB4MTQKPiArI2RlZmluZSBUQ1IxCTB4MTgKPiArCj4gKyNkZWZpbmUgVENTUl9NRFQJQklUKDAp Cj4gKyNkZWZpbmUgVENTUl9VRFQJQklUKDEpCj4gKyNkZWZpbmUgVENTUl9HRU5UCUJJVCgyKQo+ ICsjZGVmaW5lIFRDU1JfQ0FQVAlCSVQoMykKPiArI2RlZmluZSBUQ1NSX0FSSFQJQklUKDQpCj4g KyNkZWZpbmUgVENTUl9MT0FECUJJVCg1KQo+ICsjZGVmaW5lIFRDU1JfRU5JVAlCSVQoNikKPiAr I2RlZmluZSBUQ1NSX0VOVAlCSVQoNykKPiArI2RlZmluZSBUQ1NSX1RJTlQJQklUKDgpCj4gKyNk ZWZpbmUgVENTUl9QV01BCUJJVCg5KQo+ICsjZGVmaW5lIFRDU1JfRU5BTEwJQklUKDEwKQo+ICsj ZGVmaW5lIFRDU1JfQ0FTQwlCSVQoMTEpCj4gKwo+ICsvKiByZWFkbC93cml0ZWwgd3JhcHBlcnMg dG8gc3VwcG9ydCBCRSBzeXN0ZW1zICovCj4gKwo+ICtzdGF0aWMgdTMyIHhpbGlueF9pb3JlYWQz MmJlKGNvbnN0IHZvaWQgX19pb21lbSAqYWRkcikKPiArewo+ICsJcmV0dXJuIGlvcmVhZDMyYmUo YWRkcik7Cj4gK30KPiArCj4gK3N0YXRpYyB2b2lkIHhpbGlueF9pb3dyaXRlMzJiZSh1MzIgdmFs dWUsIHZvaWQgX19pb21lbSAqYWRkcikKPiArewo+ICsJaW93cml0ZTMyYmUodmFsdWUsIGFkZHIp Owo+ICt9Cj4gKwo+ICtzdGF0aWMgdTMyIHhpbGlueF9pb3JlYWQzMihjb25zdCB2b2lkIF9faW9t ZW0gKmFkZHIpCj4gK3sKPiArCXJldHVybiBpb3JlYWQzMihhZGRyKTsKPiArfQo+ICsKPiArc3Rh dGljIHZvaWQgeGlsaW54X2lvd3JpdGUzMih1MzIgdmFsdWUsIHZvaWQgX19pb21lbSAqYWRkcikK PiArewo+ICsJaW93cml0ZTMyKHZhbHVlLCBhZGRyKTsKPiArfQoKQWJzdHJhY3Rpb24gZm9yIHRo ZSBzYWtlIG9mIGFic3RyYWN0aW9uLCBpcyBub3QgYWxsb3dlZC4KCkp1c3QgdXNlIHRoZSBpbyoo KSBjYWxscyBkaXJlY3RseSBpbi1wbGFjZS4KCj4gK2ludCB4aWxpbnhfdGltZXJfdGxyX2N5Y2xl cyhzdHJ1Y3QgeGlsaW54X3RpbWVyX3ByaXYgKnByaXYsIHUzMiAqdGxyLAo+ICsJCQkgICAgdTMy IHRjc3IsIHU2NCBjeWNsZXMpCj4gK3sKPiArCWlmIChjeWNsZXMgPCAyIHx8IGN5Y2xlcyA+IHBy aXYtPm1heCArIDIpCj4gKwkJcmV0dXJuIC1FUkFOR0U7Cj4gKwo+ICsJaWYgKHRjc3IgJiBUQ1NS X1VEVCkKPiArCQkqdGxyID0gY3ljbGVzIC0gMjsKPiArCWVsc2UKPiArCQkqdGxyID0gcHJpdi0+ bWF4IC0gY3ljbGVzICsgMjsKPiArCj4gKwlyZXR1cm4gMDsKPiArfQo+ICsKPiAraW50IHhpbGlu eF90aW1lcl90bHJfcGVyaW9kKHN0cnVjdCB4aWxpbnhfdGltZXJfcHJpdiAqcHJpdiwgdTMyICp0 bHIsCj4gKwkJCSAgICB1MzIgdGNzciwgdW5zaWduZWQgaW50IHBlcmlvZCkKPiArewo+ICsJdTY0 IGN5Y2xlcyA9IERJVl9ST1VORF9ET1dOX1VMTCgodTY0KXBlcmlvZCAqIGNsa19nZXRfcmF0ZShw cml2LT5jbGspLAo+ICsJCQkJCU5TRUNfUEVSX1NFQyk7Cj4gKwo+ICsJcmV0dXJuIHhpbGlueF90 aW1lcl90bHJfY3ljbGVzKHByaXYsIHRsciwgdGNzciwgY3ljbGVzKTsKPiArfQo+ICsKPiArdW5z aWduZWQgaW50IHhpbGlueF90aW1lcl9nZXRfcGVyaW9kKHN0cnVjdCB4aWxpbnhfdGltZXJfcHJp diAqcHJpdiwKPiArCQkJCSAgICAgdTMyIHRsciwgdTMyIHRjc3IpCj4gK3sKPiArCXU2NCBjeWNs ZXM7Cj4gKwo+ICsJaWYgKHRjc3IgJiBUQ1NSX1VEVCkKPiArCQljeWNsZXMgPSB0bHIgKyAyOwo+ ICsJZWxzZQo+ICsJCWN5Y2xlcyA9IHByaXYtPm1heCAtIHRsciArIDI7Cj4gKwo+ICsJcmV0dXJu IERJVl9ST1VORF9VUF9VTEwoY3ljbGVzICogTlNFQ19QRVJfU0VDLAo+ICsJCQkJY2xrX2dldF9y YXRlKHByaXYtPmNsaykpOwo+ICt9Cj4gKwo+ICtpbnQgeGlsaW54X3RpbWVyX2NvbW1vbl9pbml0 KHN0cnVjdCBkZXZpY2Vfbm9kZSAqbnAsCj4gKwkJCSAgICAgc3RydWN0IHhpbGlueF90aW1lcl9w cml2ICpwcml2LAo+ICsJCQkgICAgIHUzMiAqb25lX3RpbWVyKQo+ICt7Cj4gKwlpbnQgcmV0Owo+ ICsJdTMyIHRjc3IwLCB3aWR0aDsKPiArCj4gKwo+ICsJcHJpdi0+cmVhZCA9IHhpbGlueF9pb3Jl YWQzMjsKPiArCXByaXYtPndyaXRlID0geGlsaW54X2lvd3JpdGUzMjsKPiArCS8qCj4gKwkgKiBJ ZiBQV00gbW9kZSBpcyBlbmFibGVkLCB3ZSBzaG91bGQgdHJ5IG5vdCB0byBkaXN0dXJiIGl0LiBV c2UKPiArCSAqIENBUFQgc2luY2UgaWYgUFdNIG1vZGUgaXMgZW5hYmxlZCB0aGVuIE1EVCB3aWxs IGJlIHNldCBhcwo+ICsJICogd2VsbC4KPiArCSAqCj4gKwkgKiBGaXJzdCwgY2xlYXIgQ0FQVCBh bmQgdmVyaWZ5IHRoYXQgaXQgaGFzIGJlZW4gY2xlYXJlZAo+ICsJICovCj4gKwl0Y3NyMCA9IHhp bGlueF90aW1lcl9yZWFkKHByaXYsIFRDU1IwKTsKPiArCXhpbGlueF90aW1lcl93cml0ZShwcml2 LCB0Y3NyMCAmIH4oVENTUl9DQVBUICYgc3dhYihUQ1NSX0NBUFQpKSwgVENTUjApOwo+ICsJdGNz cjAgPSB4aWxpbnhfdGltZXJfcmVhZChwcml2LCBUQ1NSMCk7Cj4gKwlpZiAodGNzcjAgJiAoVENT Ul9DQVBUIHwgc3dhYihUQ1NSX0NBUFQpKSkgewo+ICsJCXByX2VycigiJXBPRjogY2Fubm90IGRl dGVybWluZSBlbmRpYW5uZXNzXG4iLCBucCk7Cj4gKwkJcmV0dXJuIC1FT1BOT1RTVVBQOwo+ICsJ fQo+ICsKPiArCS8qIFRoZW4gY2hlY2sgdG8gbWFrZSBzdXJlIG91ciB3cml0ZSBzdGlja3MgKi8K PiArCXhpbGlueF90aW1lcl93cml0ZShwcml2LCB0Y3NyMCB8IFRDU1JfQ0FQVCwgVENTUjApOwo+ ICsJaWYgKCEoeGlsaW54X3RpbWVyX3JlYWQocHJpdiwgVENTUjApICYgVENTUl9DQVBUKSkgewo+ ICsJCXByaXYtPnJlYWQgPSB4aWxpbnhfaW9yZWFkMzJiZTsKPiArCQlwcml2LT53cml0ZSA9IHhp bGlueF9pb3dyaXRlMzJiZTsKPiArCX0KPiArCj4gKwlyZXQgPSBvZl9wcm9wZXJ0eV9yZWFkX3Uz MihucCwgInhsbngsb25lLXRpbWVyLW9ubHkiLCBvbmVfdGltZXIpOwo+ICsJaWYgKHJldCkgewo+ ICsJCXByX2VycigiJXBPRjogZXJyICVkOiB4bG54LG9uZS10aW1lci1vbmx5XG4iLCBucCwgcmV0 KTsKPiArCQlyZXR1cm4gcmV0Owo+ICsJfSBlbHNlIGlmICgqb25lX3RpbWVyICYmICpvbmVfdGlt ZXIgIT0gMSkgewo+ICsJCXByX2VycigiJXBPRjogeGxueCxvbmUtdGltZXItb25seSBtdXN0IGJl IDAgb3IgMVxuIiwgbnApOwo+ICsJCXJldHVybiAtRUlOVkFMOwo+ICsJfQo+ICsKPiArCXJldCA9 IG9mX3Byb3BlcnR5X3JlYWRfdTMyKG5wLCAieGxueCxjb3VudC13aWR0aCIsICZ3aWR0aCk7Cj4g KwlpZiAocmV0ID09IC1FSU5WQUwpIHsKPiArCQl3aWR0aCA9IDMyOwo+ICsJfSBlbHNlIGlmIChy ZXQpIHsKPiArCQlwcl9lcnIoIiVwT0Y6IGVyciAlZDogeGxueCxjb3VudC13aWR0aFxuIiwgbnAs IHJldCk7Cj4gKwkJcmV0dXJuIHJldDsKPiArCX0gZWxzZSBpZiAod2lkdGggPCA4IHx8IHdpZHRo ID4gMzIpIHsKPiArCQlwcl9lcnIoIiVwT0Y6IGludmFsaWQgY291bnRlciB3aWR0aFxuIiwgbnAp Owo+ICsJCXJldHVybiAtRUlOVkFMOwo+ICsJfQo+ICsJcHJpdi0+bWF4ID0gQklUX1VMTCh3aWR0 aCkgLSAxOwo+ICsKPiArCXJldHVybiAwOwo+ICt9CgpUaGlzIGlzICphbGwqIHRpbWVyIHN0dWZm LgoKV2hhdCBpcyB5b3VyIHJhdGlvbmFsZSBmb3IgZHVtcGluZyB0aGlzIGludG8gTUZEPwoKLS0g CkxlZSBKb25lcyBb5p2O55C85pavXQpTZW5pb3IgVGVjaG5pY2FsIExlYWQgLSBEZXZlbG9wZXIg U2VydmljZXMKTGluYXJvLm9yZyDilIIgT3BlbiBzb3VyY2Ugc29mdHdhcmUgZm9yIEFybSBTb0Nz CkZvbGxvdyBMaW5hcm86IEZhY2Vib29rIHwgVHdpdHRlciB8IEJsb2cKCl9fX19fX19fX19fX19f X19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fCmxpbnV4LWFybS1rZXJuZWwgbWFpbGlu ZyBsaXN0CmxpbnV4LWFybS1rZXJuZWxAbGlzdHMuaW5mcmFkZWFkLm9yZwpodHRwOi8vbGlzdHMu aW5mcmFkZWFkLm9yZy9tYWlsbWFuL2xpc3RpbmZvL2xpbnV4LWFybS1rZXJuZWwK