From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-16.8 required=3.0 tests=BAYES_00, HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_CR_TRAILER,INCLUDES_PATCH, MAILING_LIST_MULTI,SPF_HELO_NONE,SPF_PASS,URIBL_BLOCKED,USER_AGENT_GIT autolearn=unavailable autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 2C10AC11F69 for ; Wed, 14 Jul 2021 04:54:07 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by mail.kernel.org (Postfix) with ESMTP id 1665461361 for ; Wed, 14 Jul 2021 04:54:07 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S237861AbhGNE44 (ORCPT ); Wed, 14 Jul 2021 00:56:56 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:42678 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229451AbhGNE4z (ORCPT ); Wed, 14 Jul 2021 00:56:55 -0400 Received: from metis.ext.pengutronix.de (metis.ext.pengutronix.de [IPv6:2001:67c:670:201:290:27ff:fe1d:cc33]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id D480DC0613DD for ; Tue, 13 Jul 2021 21:54:04 -0700 (PDT) Received: from dude.hi.pengutronix.de ([2001:67c:670:100:1d::7]) by metis.ext.pengutronix.de with esmtps (TLS1.3:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.92) (envelope-from ) id 1m3Wu8-0001DV-Lb; Wed, 14 Jul 2021 06:53:52 +0200 Received: from ore by dude.hi.pengutronix.de with local (Exim 4.92) (envelope-from ) id 1m3Wu6-0002sN-Ln; Wed, 14 Jul 2021 06:53:50 +0200 From: Oleksij Rempel List-Id: To: Arnd Bergmann , Daniel Vetter , David Airlie , Olof Johansson , Rob Herring , Sascha Hauer , Shawn Guo , soc@kernel.org, Thierry Reding Cc: Sam Ravnborg , =?UTF-8?q?S=C3=B8ren=20Andersen?= , Juergen Borleis , =?UTF-8?q?Ulrich=20=C3=96lmann?= , Michael Grzeschik , Marco Felsch , Lucas Stach , Oleksij Rempel , devicetree@vger.kernel.org, Fabio Estevam , linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, Pengutronix Kernel Team , dri-devel@lists.freedesktop.org Subject: [PATCH v2 4/4] ARM: dts: add SKOV imx6q and imx6dl based boards Date: Wed, 14 Jul 2021 06:53:49 +0200 Message-Id: <20210714045349.10963-5-o.rempel@pengutronix.de> X-Mailer: git-send-email 2.30.2 In-Reply-To: <20210714045349.10963-1-o.rempel@pengutronix.de> References: <20210714045349.10963-1-o.rempel@pengutronix.de> MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit X-SA-Exim-Connect-IP: 2001:67c:670:100:1d::7 X-SA-Exim-Mail-From: ore@pengutronix.de X-SA-Exim-Scanned: No (on metis.ext.pengutronix.de); SAEximRunCond expanded to false X-PTX-Original-Recipient: linux-kernel@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Sam Ravnborg Add SKOV imx6q/dl LT2, LT6 and mi1010ait-1cp1 boards. Signed-off-by: Sam Ravnborg Signed-off-by: Søren Andersen Signed-off-by: Juergen Borleis Signed-off-by: Ulrich Ölmann Signed-off-by: Michael Grzeschik Signed-off-by: Marco Felsch Signed-off-by: Lucas Stach Signed-off-by: Oleksij Rempel --- arch/arm/boot/dts/Makefile | 5 + arch/arm/boot/dts/imx6dl-skov-revc-lt2.dts | 13 + arch/arm/boot/dts/imx6dl-skov-revc-lt6.dts | 108 ++++ arch/arm/boot/dts/imx6q-skov-revc-lt2.dts | 36 ++ arch/arm/boot/dts/imx6q-skov-revc-lt6.dts | 128 +++++ .../dts/imx6q-skov-reve-mi1010ait-1cp1.dts | 127 +++++ arch/arm/boot/dts/imx6qdl-skov-cpu-revc.dtsi | 54 ++ arch/arm/boot/dts/imx6qdl-skov-cpu.dtsi | 475 ++++++++++++++++++ 8 files changed, 946 insertions(+) create mode 100644 arch/arm/boot/dts/imx6dl-skov-revc-lt2.dts create mode 100644 arch/arm/boot/dts/imx6dl-skov-revc-lt6.dts create mode 100644 arch/arm/boot/dts/imx6q-skov-revc-lt2.dts create mode 100644 arch/arm/boot/dts/imx6q-skov-revc-lt6.dts create mode 100644 arch/arm/boot/dts/imx6q-skov-reve-mi1010ait-1cp1.dts create mode 100644 arch/arm/boot/dts/imx6qdl-skov-cpu-revc.dtsi create mode 100644 arch/arm/boot/dts/imx6qdl-skov-cpu.dtsi diff --git a/arch/arm/boot/dts/Makefile b/arch/arm/boot/dts/Makefile index a2389b17026a..66aef5c6526d 100644 --- a/arch/arm/boot/dts/Makefile +++ b/arch/arm/boot/dts/Makefile @@ -473,6 +473,8 @@ dtb-$(CONFIG_SOC_IMX6Q) += \ imx6dl-sabrelite.dtb \ imx6dl-sabresd.dtb \ imx6dl-savageboard.dtb \ + imx6dl-skov-revc-lt2.dtb \ + imx6dl-skov-revc-lt6.dtb \ imx6dl-ts4900.dtb \ imx6dl-ts7970.dtb \ imx6dl-tx6dl-comtft.dtb \ @@ -573,6 +575,9 @@ dtb-$(CONFIG_SOC_IMX6Q) += \ imx6q-sabresd.dtb \ imx6q-savageboard.dtb \ imx6q-sbc6x.dtb \ + imx6q-skov-revc-lt2.dtb \ + imx6q-skov-revc-lt6.dtb \ + imx6q-skov-reve-mi1010ait-1cp1.dtb \ imx6q-tbs2910.dtb \ imx6q-ts4900.dtb \ imx6q-ts7970.dtb \ diff --git a/arch/arm/boot/dts/imx6dl-skov-revc-lt2.dts b/arch/arm/boot/dts/imx6dl-skov-revc-lt2.dts new file mode 100644 index 000000000000..667b8faa1807 --- /dev/null +++ b/arch/arm/boot/dts/imx6dl-skov-revc-lt2.dts @@ -0,0 +1,13 @@ +// SPDX-License-Identifier: (GPL-2.0 OR MIT) +// +// Copyright (C) 2020 Pengutronix, Ulrich Oelmann + +/dts-v1/; +#include "imx6dl.dtsi" +#include "imx6qdl-skov-cpu.dtsi" +#include "imx6qdl-skov-cpu-revc.dtsi" + +/ { + model = "SKOV IMX6 CPU SoloCore"; + compatible = "skov,imx6dl-skov-revc-lt2", "fsl,imx6dl"; +}; diff --git a/arch/arm/boot/dts/imx6dl-skov-revc-lt6.dts b/arch/arm/boot/dts/imx6dl-skov-revc-lt6.dts new file mode 100644 index 000000000000..25071c7c4e29 --- /dev/null +++ b/arch/arm/boot/dts/imx6dl-skov-revc-lt6.dts @@ -0,0 +1,108 @@ +// SPDX-License-Identifier: (GPL-2.0 OR MIT) +// +// Copyright (C) 2020 Pengutronix, Ulrich Oelmann + +/dts-v1/; +#include "imx6dl.dtsi" +#include "imx6qdl-skov-cpu.dtsi" +#include "imx6qdl-skov-cpu-revc.dtsi" + +/ { + model = "SKOV IMX6 CPU SoloCore"; + compatible = "skov,imx6dl-skov-revc-lt6", "fsl,imx6dl"; + + backlight: backlight { + compatible = "pwm-backlight"; + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_backlight>; + enable-gpios = <&gpio6 23 GPIO_ACTIVE_LOW>; + pwms = <&pwm2 0 20000 0>; + brightness-levels = <0 255>; + num-interpolated-steps = <17>; + default-brightness-level = <8>; + power-supply = <®_24v0>; + }; + + display { + #address-cells = <1>; + #size-cells = <0>; + + compatible = "fsl,imx-parallel-display"; + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_ipu1>; + + port@0 { + reg = <0>; + + display0_in: endpoint { + remote-endpoint = <&ipu1_di0_disp0>; + }; + }; + + port@1 { + reg = <1>; + + display0_out: endpoint { + remote-endpoint = <&panel_in>; + }; + }; + }; + + + panel { + compatible = "logictechno,lttd800480070-l6wh-rt"; + backlight = <&backlight>; + power-supply = <®_3v3>; + + port { + panel_in: endpoint { + remote-endpoint = <&display0_out>; + }; + }; + }; +}; + +&ipu1_di0_disp0 { + remote-endpoint = <&display0_in>; +}; + +&iomuxc { + pinctrl_backlight: backlightgrp { + fsl,pins = < + MX6QDL_PAD_RGMII_TD3__GPIO6_IO23 0x58 + >; + }; + + pinctrl_ipu1: ipu1grp { + fsl,pins = < + MX6QDL_PAD_DI0_DISP_CLK__IPU1_DI0_DISP_CLK 0x10 + MX6QDL_PAD_DI0_PIN15__IPU1_DI0_PIN15 0x10 + MX6QDL_PAD_DI0_PIN2__IPU1_DI0_PIN02 0x10 + MX6QDL_PAD_DI0_PIN3__IPU1_DI0_PIN03 0x10 + MX6QDL_PAD_DISP0_DAT0__IPU1_DISP0_DATA00 0x10 + MX6QDL_PAD_DISP0_DAT1__IPU1_DISP0_DATA01 0x10 + MX6QDL_PAD_DISP0_DAT2__IPU1_DISP0_DATA02 0x10 + MX6QDL_PAD_DISP0_DAT3__IPU1_DISP0_DATA03 0x10 + MX6QDL_PAD_DISP0_DAT4__IPU1_DISP0_DATA04 0x10 + MX6QDL_PAD_DISP0_DAT5__IPU1_DISP0_DATA05 0x10 + MX6QDL_PAD_DISP0_DAT6__IPU1_DISP0_DATA06 0x10 + MX6QDL_PAD_DISP0_DAT7__IPU1_DISP0_DATA07 0x10 + MX6QDL_PAD_DISP0_DAT8__IPU1_DISP0_DATA08 0x10 + MX6QDL_PAD_DISP0_DAT9__IPU1_DISP0_DATA09 0x10 + MX6QDL_PAD_DISP0_DAT10__IPU1_DISP0_DATA10 0x10 + MX6QDL_PAD_DISP0_DAT11__IPU1_DISP0_DATA11 0x10 + MX6QDL_PAD_DISP0_DAT12__IPU1_DISP0_DATA12 0x10 + MX6QDL_PAD_DISP0_DAT13__IPU1_DISP0_DATA13 0x10 + MX6QDL_PAD_DISP0_DAT14__IPU1_DISP0_DATA14 0x10 + MX6QDL_PAD_DISP0_DAT15__IPU1_DISP0_DATA15 0x10 + MX6QDL_PAD_DISP0_DAT16__IPU1_DISP0_DATA16 0x10 + MX6QDL_PAD_DISP0_DAT17__IPU1_DISP0_DATA17 0x10 + MX6QDL_PAD_DISP0_DAT18__IPU1_DISP0_DATA18 0x10 + MX6QDL_PAD_DISP0_DAT19__IPU1_DISP0_DATA19 0x10 + MX6QDL_PAD_DISP0_DAT20__IPU1_DISP0_DATA20 0x10 + MX6QDL_PAD_DISP0_DAT21__IPU1_DISP0_DATA21 0x10 + MX6QDL_PAD_DISP0_DAT22__IPU1_DISP0_DATA22 0x10 + MX6QDL_PAD_DISP0_DAT23__IPU1_DISP0_DATA23 0x10 + >; + }; +}; diff --git a/arch/arm/boot/dts/imx6q-skov-revc-lt2.dts b/arch/arm/boot/dts/imx6q-skov-revc-lt2.dts new file mode 100644 index 000000000000..25332e57ba7b --- /dev/null +++ b/arch/arm/boot/dts/imx6q-skov-revc-lt2.dts @@ -0,0 +1,36 @@ +// SPDX-License-Identifier: (GPL-2.0 OR MIT) +// +// Copyright (C) 2020 Pengutronix, Ulrich Oelmann + +/dts-v1/; +#include "imx6q.dtsi" +#include "imx6qdl-skov-cpu.dtsi" +#include "imx6qdl-skov-cpu-revc.dtsi" + +/ { + model = "SKOV IMX6 CPU QuadCore"; + compatible = "skov,imx6q-skov-revc-lt2", "fsl,imx6q"; +}; + +&hdmi { + ddc-i2c-bus = <&i2c2>; + status = "okay"; +}; + +&i2c2 { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_i2c2>; + clock-frequency = <100000>; + status = "okay"; +}; + +&iomuxc { + pinctrl_i2c2: i2c2grp { + fsl,pins = < + /* internal 22 k pull up required */ + MX6QDL_PAD_KEY_COL3__I2C2_SCL 0x4001F878 + /* internal 22 k pull up required */ + MX6QDL_PAD_KEY_ROW3__I2C2_SDA 0x4001F878 + >; + }; +}; diff --git a/arch/arm/boot/dts/imx6q-skov-revc-lt6.dts b/arch/arm/boot/dts/imx6q-skov-revc-lt6.dts new file mode 100644 index 000000000000..3e3b36ad362a --- /dev/null +++ b/arch/arm/boot/dts/imx6q-skov-revc-lt6.dts @@ -0,0 +1,128 @@ +// SPDX-License-Identifier: (GPL-2.0 OR MIT) +// +// Copyright (C) 2020 Pengutronix, Ulrich Oelmann + +/dts-v1/; +#include "imx6q.dtsi" +#include "imx6qdl-skov-cpu.dtsi" +#include "imx6qdl-skov-cpu-revc.dtsi" + +/ { + model = "SKOV IMX6 CPU QuadCore"; + compatible = "skov,imx6q-skov-revc-lt6", "fsl,imx6q"; + + backlight: backlight { + compatible = "pwm-backlight"; + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_backlight>; + enable-gpios = <&gpio6 23 GPIO_ACTIVE_LOW>; + pwms = <&pwm2 0 20000 0>; + brightness-levels = <0 255>; + num-interpolated-steps = <17>; + default-brightness-level = <8>; + power-supply = <®_24v0>; + }; + + display { + #address-cells = <1>; + #size-cells = <0>; + + compatible = "fsl,imx-parallel-display"; + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_ipu1>; + + port@0 { + reg = <0>; + + display0_in: endpoint { + remote-endpoint = <&ipu1_di0_disp0>; + }; + }; + + port@1 { + reg = <1>; + + display0_out: endpoint { + remote-endpoint = <&panel_in>; + }; + }; + }; + + panel { + compatible = "logictechno,lttd800480070-l6wh-rt"; + backlight = <&backlight>; + power-supply = <®_3v3>; + + port { + panel_in: endpoint { + remote-endpoint = <&display0_out>; + }; + }; + }; +}; + +&hdmi { + ddc-i2c-bus = <&i2c2>; + status = "okay"; +}; + +&i2c2 { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_i2c2>; + clock-frequency = <100000>; + status = "okay"; +}; + +&ipu1_di0_disp0 { + remote-endpoint = <&display0_in>; +}; + +&iomuxc { + pinctrl_backlight: backlightgrp { + fsl,pins = < + MX6QDL_PAD_RGMII_TD3__GPIO6_IO23 0x58 + >; + }; + + pinctrl_i2c2: i2c2grp { + fsl,pins = < + /* internal 22 k pull up required */ + MX6QDL_PAD_KEY_COL3__I2C2_SCL 0x4001F878 + /* internal 22 k pull up required */ + MX6QDL_PAD_KEY_ROW3__I2C2_SDA 0x4001F878 + >; + }; + + pinctrl_ipu1: ipu1grp { + fsl,pins = < + MX6QDL_PAD_DI0_DISP_CLK__IPU1_DI0_DISP_CLK 0x10 + MX6QDL_PAD_DI0_PIN15__IPU1_DI0_PIN15 0x10 + MX6QDL_PAD_DI0_PIN2__IPU1_DI0_PIN02 0x10 + MX6QDL_PAD_DI0_PIN3__IPU1_DI0_PIN03 0x10 + MX6QDL_PAD_DISP0_DAT0__IPU1_DISP0_DATA00 0x10 + MX6QDL_PAD_DISP0_DAT1__IPU1_DISP0_DATA01 0x10 + MX6QDL_PAD_DISP0_DAT2__IPU1_DISP0_DATA02 0x10 + MX6QDL_PAD_DISP0_DAT3__IPU1_DISP0_DATA03 0x10 + MX6QDL_PAD_DISP0_DAT4__IPU1_DISP0_DATA04 0x10 + MX6QDL_PAD_DISP0_DAT5__IPU1_DISP0_DATA05 0x10 + MX6QDL_PAD_DISP0_DAT6__IPU1_DISP0_DATA06 0x10 + MX6QDL_PAD_DISP0_DAT7__IPU1_DISP0_DATA07 0x10 + MX6QDL_PAD_DISP0_DAT8__IPU1_DISP0_DATA08 0x10 + MX6QDL_PAD_DISP0_DAT9__IPU1_DISP0_DATA09 0x10 + MX6QDL_PAD_DISP0_DAT10__IPU1_DISP0_DATA10 0x10 + MX6QDL_PAD_DISP0_DAT11__IPU1_DISP0_DATA11 0x10 + MX6QDL_PAD_DISP0_DAT12__IPU1_DISP0_DATA12 0x10 + MX6QDL_PAD_DISP0_DAT13__IPU1_DISP0_DATA13 0x10 + MX6QDL_PAD_DISP0_DAT14__IPU1_DISP0_DATA14 0x10 + MX6QDL_PAD_DISP0_DAT15__IPU1_DISP0_DATA15 0x10 + MX6QDL_PAD_DISP0_DAT16__IPU1_DISP0_DATA16 0x10 + MX6QDL_PAD_DISP0_DAT17__IPU1_DISP0_DATA17 0x10 + MX6QDL_PAD_DISP0_DAT18__IPU1_DISP0_DATA18 0x10 + MX6QDL_PAD_DISP0_DAT19__IPU1_DISP0_DATA19 0x10 + MX6QDL_PAD_DISP0_DAT20__IPU1_DISP0_DATA20 0x10 + MX6QDL_PAD_DISP0_DAT21__IPU1_DISP0_DATA21 0x10 + MX6QDL_PAD_DISP0_DAT22__IPU1_DISP0_DATA22 0x10 + MX6QDL_PAD_DISP0_DAT23__IPU1_DISP0_DATA23 0x10 + >; + }; +}; diff --git a/arch/arm/boot/dts/imx6q-skov-reve-mi1010ait-1cp1.dts b/arch/arm/boot/dts/imx6q-skov-reve-mi1010ait-1cp1.dts new file mode 100644 index 000000000000..7f1f19b74bfa --- /dev/null +++ b/arch/arm/boot/dts/imx6q-skov-reve-mi1010ait-1cp1.dts @@ -0,0 +1,127 @@ +// SPDX-License-Identifier: (GPL-2.0 OR MIT) +// +// Copyright (C) 2020 Pengutronix, Ulrich Oelmann + +/dts-v1/; +#include "imx6q.dtsi" +#include "imx6qdl-skov-cpu.dtsi" + +/ { + model = "SKOV IMX6 CPU QuadCore"; + compatible = "skov,imx6q-skov-reve-mi1010ait-1cp1", "fsl,imx6q"; + + backlight: backlight { + compatible = "pwm-backlight"; + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_backlight>; + enable-gpios = <&gpio6 23 GPIO_ACTIVE_LOW>; + pwms = <&pwm2 0 20000 0>; + brightness-levels = <0 255>; + num-interpolated-steps = <17>; + default-brightness-level = <8>; + power-supply = <®_24v0>; + }; + + panel { + compatible = "multi-inno,mi1010ait-1cp"; + backlight = <&backlight>; + power-supply = <®_3v3>; + + port { + panel_in: endpoint { + remote-endpoint = <&lvds0_out>; + }; + }; + }; +}; + +&clks { + assigned-clocks = <&clks IMX6QDL_CLK_LDB_DI0_SEL>, + <&clks IMX6QDL_CLK_LDB_DI1_SEL>; + assigned-clock-parents = <&clks IMX6QDL_CLK_PLL5_VIDEO_DIV>, + <&clks IMX6QDL_CLK_PLL5_VIDEO_DIV>; +}; + +&hdmi { + ddc-i2c-bus = <&i2c2>; + status = "okay"; +}; + +&i2c1 { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_i2c1>; + clock-frequency = <100000>; + status = "okay"; + + touchscreen@38 { + compatible = "edt,edt-ft5406"; + reg = <0x38>; + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_touchscreen>; + interrupt-parent = <&gpio3>; + interrupts = <19 IRQ_TYPE_EDGE_FALLING>; + reset-gpios = <&gpio3 23 GPIO_ACTIVE_LOW>; + touchscreen-size-x = <1280>; + touchscreen-size-y = <800>; + wakeup-source; + }; +}; + +&i2c2 { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_i2c2>; + clock-frequency = <100000>; + status = "okay"; +}; + +&ldb { + status = "okay"; + + lvds-channel@0 { + status = "okay"; + + port@4 { + reg = <4>; + + lvds0_out: endpoint { + remote-endpoint = <&panel_in>; + }; + }; + }; +}; + +&iomuxc { + pinctrl_backlight: backlightgrp { + fsl,pins = < + MX6QDL_PAD_RGMII_TD3__GPIO6_IO23 0x58 + >; + }; + + pinctrl_i2c1: i2c1grp { + fsl,pins = < + /* external 1 k pull up */ + MX6QDL_PAD_EIM_D21__I2C1_SCL 0x40010878 + /* external 1 k pull up */ + MX6QDL_PAD_EIM_D28__I2C1_SDA 0x40010878 + >; + }; + + pinctrl_i2c2: i2c2grp { + fsl,pins = < + /* internal 22 k pull up required */ + MX6QDL_PAD_KEY_COL3__I2C2_SCL 0x4001F878 + /* internal 22 k pull up required */ + MX6QDL_PAD_KEY_ROW3__I2C2_SDA 0x4001F878 + >; + }; + + pinctrl_touchscreen: touchscreengrp { + fsl,pins = < + /* external 10 k pull up */ + /* CTP_INT */ + MX6QDL_PAD_EIM_D19__GPIO3_IO19 0x1b0b0 + /* CTP_RST */ + MX6QDL_PAD_EIM_D23__GPIO3_IO23 0x1b0b0 + >; + }; +}; diff --git a/arch/arm/boot/dts/imx6qdl-skov-cpu-revc.dtsi b/arch/arm/boot/dts/imx6qdl-skov-cpu-revc.dtsi new file mode 100644 index 000000000000..69ae430a53bd --- /dev/null +++ b/arch/arm/boot/dts/imx6qdl-skov-cpu-revc.dtsi @@ -0,0 +1,54 @@ +// SPDX-License-Identifier: (GPL-2.0 OR MIT) +// +// Copyright (C) 2020 Pengutronix, Ulrich Oelmann + +&ecspi4 { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_ecspi4>; + cs-gpios = <&gpio3 20 GPIO_ACTIVE_LOW>; + status = "okay"; + + touchscreen@0 { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_touch>; + compatible = "ti,tsc2046"; + reg = <0>; + spi-max-frequency = <1000000>; + interrupts-extended = <&gpio3 19 IRQ_TYPE_LEVEL_LOW>; + vcc-supply = <®_3v3>; + pendown-gpio = <&gpio3 19 GPIO_ACTIVE_LOW>; + ti,x-plate-ohms = /bits/ 16 <850>; + ti,y-plate-ohms = /bits/ 16 <295>; + ti,pressure-min = /bits/ 16 <2>; + ti,pressure-max = /bits/ 16 <1500>; + ti,vref-mv = /bits/ 16 <3300>; + ti,settle-delay-usec = /bits/ 16 <15>; + ti,vref-delay-usecs = /bits/ 16 <0>; + ti,penirq-recheck-delay-usecs = /bits/ 16 <100>; + ti,debounce-max = /bits/ 16 <100>; + ti,debounce-tol = /bits/ 16 <(~0)>; + ti,debounce-rep = /bits/ 16 <4>; + touchscreen-swapped-x-y; + touchscreen-inverted-y; + wakeup-source; + }; +}; + +&iomuxc { + pinctrl_ecspi4: ecspi4grp { + fsl,pins = < + MX6QDL_PAD_EIM_D28__ECSPI4_MOSI 0x100b1 + MX6QDL_PAD_EIM_D22__ECSPI4_MISO 0x000b1 + MX6QDL_PAD_EIM_D21__ECSPI4_SCLK 0x000b1 + /* *no* external pull up */ + MX6QDL_PAD_EIM_D20__GPIO3_IO20 0x40000058 + >; + }; + + pinctrl_touch: touchgrp { + fsl,pins = < + /* external pull up */ + MX6QDL_PAD_EIM_D19__GPIO3_IO19 0x10040 + >; + }; +}; diff --git a/arch/arm/boot/dts/imx6qdl-skov-cpu.dtsi b/arch/arm/boot/dts/imx6qdl-skov-cpu.dtsi new file mode 100644 index 000000000000..16ff49465f5f --- /dev/null +++ b/arch/arm/boot/dts/imx6qdl-skov-cpu.dtsi @@ -0,0 +1,475 @@ +// SPDX-License-Identifier: (GPL-2.0 OR MIT) +// +// Copyright (C) 2020 Pengutronix, Ulrich Oelmann + +#include +#include + +/ { + chosen { + stdout-path = &uart2; + }; + + aliases { + can0 = &can1; + can1 = &can2; + mdio-gpio0 = &mdio; + nand = &gpmi; + rtc0 = &i2c_rtc; + rtc1 = &snvs; + usb0 = &usbh1; + usb1 = &usbotg; + }; + + iio-hwmon { + compatible = "iio-hwmon"; + io-channels = <&adc 0>, /* 24V */ + <&adc 1>; /* temperature */ + }; + + leds { + compatible = "gpio-leds"; + + led-0 { + label = "D1"; + gpios = <&gpio1 2 GPIO_ACTIVE_HIGH>; + function = LED_FUNCTION_STATUS; + default-state = "on"; + linux,default-trigger = "heartbeat"; + }; + + led-1 { + label = "D2"; + gpios = <&gpio1 0 GPIO_ACTIVE_HIGH>; + default-state = "off"; + }; + + led-2 { + label = "D3"; + gpios = <&gpio1 4 GPIO_ACTIVE_HIGH>; + default-state = "on"; + }; + }; + + mdio: mdio { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_mdio>; + compatible = "microchip,mdio-smi0"; + #address-cells = <1>; + #size-cells = <0>; + gpios = <&gpio1 31 GPIO_ACTIVE_HIGH + &gpio1 22 GPIO_ACTIVE_HIGH>; + + switch@0 { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_switch>; + compatible = "microchip,ksz8873"; + interrupt-parent = <&gpio3>; + interrupt = <30 IRQ_TYPE_LEVEL_HIGH>; + reset-gpios = <&gpio1 5 GPIO_ACTIVE_LOW>; + reg = <0>; + + ports { + #address-cells = <1>; + #size-cells = <0>; + + ports@0 { + reg = <0>; + phy-mode = "internal"; + label = "lan1"; + }; + + ports@1 { + reg = <1>; + phy-mode = "internal"; + label = "lan2"; + }; + + ports@2 { + reg = <2>; + label = "cpu"; + ethernet = <&fec>; + phy-mode = "rmii"; + + fixed-link { + speed = <100>; + full-duplex; + }; + }; + }; + }; + + }; + + clk50m_phy: phy-clock { + compatible = "fixed-clock"; + #clock-cells = <0>; + clock-frequency = <50000000>; + }; + + reg_3v3: regulator-3v3 { + compatible = "regulator-fixed"; + vin-supply = <®_5v0>; + regulator-name = "3v3"; + regulator-min-microvolt = <3300000>; + regulator-max-microvolt = <3300000>; + }; + + reg_5v0: regulator-5v0 { + compatible = "regulator-fixed"; + regulator-name = "5v0"; + regulator-min-microvolt = <5000000>; + regulator-max-microvolt = <5000000>; + }; + + reg_24v0: regulator-24v0 { + compatible = "regulator-fixed"; + regulator-name = "24v0"; + regulator-min-microvolt = <24000000>; + regulator-max-microvolt = <24000000>; + }; + + reg_can1_stby: regulator-can1-stby { + compatible = "regulator-fixed"; + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_can1_stby>; + regulator-name = "can1-3v3"; + regulator-min-microvolt = <3300000>; + regulator-max-microvolt = <3300000>; + gpio = <&gpio3 31 GPIO_ACTIVE_LOW>; + }; + + reg_can2_stby: regulator-can2-stby { + compatible = "regulator-fixed"; + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_can2_stby>; + regulator-name = "can2-3v3"; + regulator-min-microvolt = <3300000>; + regulator-max-microvolt = <3300000>; + gpio = <&gpio4 11 GPIO_ACTIVE_LOW>; + }; + + reg_vcc_mmc: regulator-vcc-mmc { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_vcc_mmc>; + compatible = "regulator-fixed"; + vin-supply = <®_3v3>; + regulator-name = "mmc_vcc_supply"; + regulator-min-microvolt = <3300000>; + regulator-max-microvolt = <3300000>; + regulator-always-on; + regulator-boot-on; + gpio = <&gpio7 8 GPIO_ACTIVE_HIGH>; + enable-active-high; + startup-delay-us = <100>; + }; + + reg_vcc_mmc_io: regulator-vcc-mmc-io { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_vcc_mmc_io>; + compatible = "regulator-gpio"; + vin-supply = <®_5v0>; + regulator-name = "mmc_io_supply"; + regulator-type = "voltage"; + regulator-min-microvolt = <1800000>; + regulator-max-microvolt = <3300000>; + gpios = <&gpio7 13 GPIO_ACTIVE_HIGH>; + states = <1800000 0x1>, <3300000 0x0>; + startup-delay-us = <100>; + }; +}; + +&can1 { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_can1>; + xceiver-supply = <®_can1_stby>; + status = "okay"; +}; + +&can2 { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_can2>; + xceiver-supply = <®_can2_stby>; + status = "okay"; +}; + +&ecspi1 { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_ecspi1>; + cs-gpios = <&gpio3 24 GPIO_ACTIVE_LOW>; + status = "okay"; + + flash@0 { + compatible = "jedec,spi-nor"; + spi-max-frequency = <54000000>; + reg = <0>; + }; +}; + +&ecspi2 { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_ecspi2>; + cs-gpios = <&gpio2 26 GPIO_ACTIVE_LOW>; + status = "okay"; + + adc: adc@0 { + compatible = "microchip,mcp3002"; + reg = <0>; + spi-max-frequency = <1000000>; + #io-channel-cells = <1>; + }; +}; + +&fec { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_enet>; + clocks = <&clks IMX6QDL_CLK_ENET>, + <&clks IMX6QDL_CLK_ENET>, + <&clk50m_phy>; + clock-names = "ipg", "ahb", "ptp"; + phy-mode = "rmii"; + phy-supply = <®_3v3>; + status = "okay"; + + fixed-link { + speed = <100>; + full-duplex; + }; +}; + +&gpmi { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_gpmi_nand>; + nand-on-flash-bbt; + #address-cells = <1>; + #size-cells = <0>; + status = "okay"; +}; + +&i2c3 { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_i2c3>; + clock-frequency = <400000>; + status = "okay"; + + i2c_rtc: rtc@51 { + compatible = "nxp,pcf85063"; + reg = <0x51>; + quartz-load-femtofarads = <12500>; + }; +}; + +&pwm2 { + #pwm-cells = <2>; + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_pwm2>; + status = "okay"; +}; + +&pwm3 { + /* used for LCD contrast control */ + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_pwm3>; + status = "okay"; +}; + +&uart2 { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_uart2>; + status = "okay"; +}; + +&usbh1 { + vbus-supply = <®_5v0>; + disable-over-current; + status = "okay"; +}; + +/* no usbh2 */ +&usbphynop1 { + status = "disabled"; +}; + +/* no usbh3 */ +&usbphynop2 { + status = "disabled"; +}; + +&usbotg { + vbus-supply = <®_5v0>; + disable-over-current; + status = "okay"; +}; + +&usdhc3 { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_usdhc3>; + wp-gpios = <&gpio7 1 GPIO_ACTIVE_HIGH>; + cd-gpios = <&gpio7 0 GPIO_ACTIVE_LOW>; + cap-power-off-card; + full-pwr-cycle; + bus-width = <4>; + max-frequency = <50000000>; + cap-sd-highspeed; + sd-uhs-sdr12; + sd-uhs-sdr25; + sd-uhs-sdr50; + sd-uhs-ddr50; + mmc-ddr-1_8v; + vmmc-supply = <®_vcc_mmc>; + vqmmc-supply = <®_vcc_mmc_io>; + status = "okay"; +}; + +&iomuxc { + pinctrl_can1: can1grp { + fsl,pins = < + MX6QDL_PAD_GPIO_7__FLEXCAN1_TX 0x3008 + MX6QDL_PAD_GPIO_8__FLEXCAN1_RX 0x1b000 + >; + }; + + pinctrl_can1_stby: can1stbygrp { + fsl,pins = < + MX6QDL_PAD_EIM_D31__GPIO3_IO31 0x13008 + >; + }; + + pinctrl_can2: can2grp { + fsl,pins = < + MX6QDL_PAD_KEY_COL4__FLEXCAN2_TX 0x3008 + MX6QDL_PAD_KEY_ROW4__FLEXCAN2_RX 0x1b000 + >; + }; + + pinctrl_can2_stby: can2stbygrp { + fsl,pins = < + MX6QDL_PAD_KEY_ROW2__GPIO4_IO11 0x13008 + >; + }; + + pinctrl_ecspi1: ecspi1grp { + fsl,pins = < + MX6QDL_PAD_EIM_D17__ECSPI1_MISO 0x100b1 + MX6QDL_PAD_EIM_D18__ECSPI1_MOSI 0xb1 + MX6QDL_PAD_EIM_D16__ECSPI1_SCLK 0xb1 + /* *no* external pull up */ + MX6QDL_PAD_EIM_D24__GPIO3_IO24 0x58 + >; + }; + + pinctrl_ecspi2: ecspi2grp { + fsl,pins = < + MX6QDL_PAD_EIM_OE__ECSPI2_MISO 0x100b1 + MX6QDL_PAD_EIM_CS1__ECSPI2_MOSI 0xb1 + MX6QDL_PAD_EIM_CS0__ECSPI2_SCLK 0xb1 + /* external pull up */ + MX6QDL_PAD_EIM_RW__GPIO2_IO26 0x58 + >; + }; + + pinctrl_enet: enetgrp { + fsl,pins = < + /* RMII 50 MHz */ + MX6QDL_PAD_ENET_CRS_DV__ENET_RX_EN 0x100f5 + MX6QDL_PAD_ENET_TX_EN__ENET_TX_EN 0x100f5 + MX6QDL_PAD_ENET_RXD0__ENET_RX_DATA0 0x100c0 + MX6QDL_PAD_ENET_RXD1__ENET_RX_DATA1 0x100c0 + MX6QDL_PAD_ENET_TXD0__ENET_TX_DATA0 0x100f5 + MX6QDL_PAD_ENET_TXD1__ENET_TX_DATA1 0x100f5 + MX6QDL_PAD_GPIO_16__ENET_REF_CLK 0x1b0b0 + MX6QDL_PAD_GPIO_5__GPIO1_IO05 0x58 + /* GPIO for "link active" */ + MX6QDL_PAD_ENET_RX_ER__GPIO1_IO24 0x3038 + >; + }; + + pinctrl_gpmi_nand: gpminandgrp { + fsl,pins = < + MX6QDL_PAD_NANDF_CLE__NAND_CLE 0xb0b1 + MX6QDL_PAD_NANDF_ALE__NAND_ALE 0xb0b1 + MX6QDL_PAD_NANDF_RB0__NAND_READY_B 0xb000 + MX6QDL_PAD_NANDF_CS0__NAND_CE0_B 0xb0b1 + MX6QDL_PAD_NANDF_CS1__NAND_CE1_B 0xb0b1 + MX6QDL_PAD_SD4_CMD__NAND_RE_B 0xb0b1 + MX6QDL_PAD_SD4_CLK__NAND_WE_B 0xb0b1 + MX6QDL_PAD_NANDF_D0__NAND_DATA00 0xb0b1 + MX6QDL_PAD_NANDF_D1__NAND_DATA01 0xb0b1 + MX6QDL_PAD_NANDF_D2__NAND_DATA02 0xb0b1 + MX6QDL_PAD_NANDF_D3__NAND_DATA03 0xb0b1 + MX6QDL_PAD_NANDF_D4__NAND_DATA04 0xb0b1 + MX6QDL_PAD_NANDF_D5__NAND_DATA05 0xb0b1 + MX6QDL_PAD_NANDF_D6__NAND_DATA06 0xb0b1 + MX6QDL_PAD_NANDF_D7__NAND_DATA07 0xb0b1 + >; + }; + + pinctrl_i2c3: i2c3grp { + fsl,pins = < + /* external 10 k pull up */ + MX6QDL_PAD_GPIO_3__I2C3_SCL 0x40010878 + /* external 10 k pull up */ + MX6QDL_PAD_GPIO_6__I2C3_SDA 0x40010878 + >; + }; + + pinctrl_mdio: mdiogrp { + fsl,pins = < + MX6QDL_PAD_ENET_MDIO__GPIO1_IO22 0x100b1 + MX6QDL_PAD_ENET_MDC__GPIO1_IO31 0xb1 + >; + }; + + pinctrl_pwm2: pwm2grp { + fsl,pins = < + MX6QDL_PAD_GPIO_1__PWM2_OUT 0x58 + >; + }; + + pinctrl_pwm3: pwm3grp { + fsl,pins = < + MX6QDL_PAD_SD1_DAT1__PWM3_OUT 0x58 + >; + }; + + pinctrl_switch: switchgrp { + fsl,pins = < + MX6QDL_PAD_EIM_D30__GPIO3_IO30 0xb0 + >; + }; + + pinctrl_uart2: uart2grp { + fsl,pins = < + MX6QDL_PAD_EIM_D26__UART2_TX_DATA 0x1b0b1 + MX6QDL_PAD_EIM_D27__UART2_RX_DATA 0x1b0b1 + >; + }; + + pinctrl_usdhc3: usdhc3grp { + fsl,pins = < + /* SoC internal pull up required */ + MX6QDL_PAD_SD3_CMD__SD3_CMD 0x17059 + MX6QDL_PAD_SD3_CLK__SD3_CLK 0x10059 + MX6QDL_PAD_SD3_DAT0__SD3_DATA0 0x17059 + MX6QDL_PAD_SD3_DAT1__SD3_DATA1 0x17059 + MX6QDL_PAD_SD3_DAT2__SD3_DATA2 0x17059 + MX6QDL_PAD_SD3_DAT3__SD3_DATA3 0x17059 + /* SoC internal pull up required */ + MX6QDL_PAD_SD3_DAT4__GPIO7_IO01 0x1b040 + /* SoC internal pull up required */ + MX6QDL_PAD_SD3_DAT5__GPIO7_IO00 0x1b040 + >; + }; + + pinctrl_vcc_mmc: vccmmcgrp { + fsl,pins = < + MX6QDL_PAD_SD3_RST__GPIO7_IO08 0x58 + >; + }; + + pinctrl_vcc_mmc_io: vccmmciogrp { + fsl,pins = < + MX6QDL_PAD_GPIO_18__GPIO7_IO13 0x58 + >; + }; +}; -- 2.30.2 From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-16.8 required=3.0 tests=BAYES_00, HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_CR_TRAILER,INCLUDES_PATCH, MAILING_LIST_MULTI,SPF_HELO_NONE,SPF_PASS,URIBL_BLOCKED,USER_AGENT_GIT autolearn=unavailable autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 19850C07E9A for ; Wed, 14 Jul 2021 04:54:11 +0000 (UTC) Received: from gabe.freedesktop.org (gabe.freedesktop.org [131.252.210.177]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id D38F261279 for ; Wed, 14 Jul 2021 04:54:10 +0000 (UTC) DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org D38F261279 Authentication-Results: mail.kernel.org; dmarc=none (p=none dis=none) header.from=pengutronix.de Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=dri-devel-bounces@lists.freedesktop.org Received: from gabe.freedesktop.org (localhost [127.0.0.1]) by gabe.freedesktop.org (Postfix) with ESMTP id 2B1166E159; Wed, 14 Jul 2021 04:54:09 +0000 (UTC) Received: from metis.ext.pengutronix.de (metis.ext.pengutronix.de [IPv6:2001:67c:670:201:290:27ff:fe1d:cc33]) by gabe.freedesktop.org (Postfix) with ESMTPS id 992736E15C for ; Wed, 14 Jul 2021 04:54:06 +0000 (UTC) Received: from dude.hi.pengutronix.de ([2001:67c:670:100:1d::7]) by metis.ext.pengutronix.de with esmtps (TLS1.3:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.92) (envelope-from ) id 1m3Wu8-0001DV-Lb; Wed, 14 Jul 2021 06:53:52 +0200 Received: from ore by dude.hi.pengutronix.de with local (Exim 4.92) (envelope-from ) id 1m3Wu6-0002sN-Ln; Wed, 14 Jul 2021 06:53:50 +0200 From: Oleksij Rempel List-Id: To: Arnd Bergmann , Daniel Vetter , David Airlie , Olof Johansson , Rob Herring , Sascha Hauer , Shawn Guo , soc@kernel.org, Thierry Reding Subject: [PATCH v2 4/4] ARM: dts: add SKOV imx6q and imx6dl based boards Date: Wed, 14 Jul 2021 06:53:49 +0200 Message-ID: <20210714045349.10963-5-o.rempel@pengutronix.de> X-Mailer: git-send-email 2.30.2 In-Reply-To: <20210714045349.10963-1-o.rempel@pengutronix.de> References: <20210714045349.10963-1-o.rempel@pengutronix.de> MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit X-SA-Exim-Connect-IP: 2001:67c:670:100:1d::7 X-SA-Exim-Mail-From: ore@pengutronix.de X-SA-Exim-Scanned: No (on metis.ext.pengutronix.de); SAEximRunCond expanded to false X-PTX-Original-Recipient: dri-devel@lists.freedesktop.org X-BeenThere: dri-devel@lists.freedesktop.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: Direct Rendering Infrastructure - Development List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: =?UTF-8?q?Ulrich=20=C3=96lmann?= , Michael Grzeschik , devicetree@vger.kernel.org, Marco Felsch , dri-devel@lists.freedesktop.org, linux-kernel@vger.kernel.org, Oleksij Rempel , Juergen Borleis , Pengutronix Kernel Team , =?UTF-8?q?S=C3=B8ren=20Andersen?= , Sam Ravnborg , linux-arm-kernel@lists.infradead.org Errors-To: dri-devel-bounces@lists.freedesktop.org Sender: "dri-devel" Message-ID: <20210714045349.bGaiAv0off9jXfE0JutQX2QmznIBw55Lot6YEnhLbPU@z> From: Sam Ravnborg Add SKOV imx6q/dl LT2, LT6 and mi1010ait-1cp1 boards. Signed-off-by: Sam Ravnborg Signed-off-by: Søren Andersen Signed-off-by: Juergen Borleis Signed-off-by: Ulrich Ölmann Signed-off-by: Michael Grzeschik Signed-off-by: Marco Felsch Signed-off-by: Lucas Stach Signed-off-by: Oleksij Rempel --- arch/arm/boot/dts/Makefile | 5 + arch/arm/boot/dts/imx6dl-skov-revc-lt2.dts | 13 + arch/arm/boot/dts/imx6dl-skov-revc-lt6.dts | 108 ++++ arch/arm/boot/dts/imx6q-skov-revc-lt2.dts | 36 ++ arch/arm/boot/dts/imx6q-skov-revc-lt6.dts | 128 +++++ .../dts/imx6q-skov-reve-mi1010ait-1cp1.dts | 127 +++++ arch/arm/boot/dts/imx6qdl-skov-cpu-revc.dtsi | 54 ++ arch/arm/boot/dts/imx6qdl-skov-cpu.dtsi | 475 ++++++++++++++++++ 8 files changed, 946 insertions(+) create mode 100644 arch/arm/boot/dts/imx6dl-skov-revc-lt2.dts create mode 100644 arch/arm/boot/dts/imx6dl-skov-revc-lt6.dts create mode 100644 arch/arm/boot/dts/imx6q-skov-revc-lt2.dts create mode 100644 arch/arm/boot/dts/imx6q-skov-revc-lt6.dts create mode 100644 arch/arm/boot/dts/imx6q-skov-reve-mi1010ait-1cp1.dts create mode 100644 arch/arm/boot/dts/imx6qdl-skov-cpu-revc.dtsi create mode 100644 arch/arm/boot/dts/imx6qdl-skov-cpu.dtsi diff --git a/arch/arm/boot/dts/Makefile b/arch/arm/boot/dts/Makefile index a2389b17026a..66aef5c6526d 100644 --- a/arch/arm/boot/dts/Makefile +++ b/arch/arm/boot/dts/Makefile @@ -473,6 +473,8 @@ dtb-$(CONFIG_SOC_IMX6Q) += \ imx6dl-sabrelite.dtb \ imx6dl-sabresd.dtb \ imx6dl-savageboard.dtb \ + imx6dl-skov-revc-lt2.dtb \ + imx6dl-skov-revc-lt6.dtb \ imx6dl-ts4900.dtb \ imx6dl-ts7970.dtb \ imx6dl-tx6dl-comtft.dtb \ @@ -573,6 +575,9 @@ dtb-$(CONFIG_SOC_IMX6Q) += \ imx6q-sabresd.dtb \ imx6q-savageboard.dtb \ imx6q-sbc6x.dtb \ + imx6q-skov-revc-lt2.dtb \ + imx6q-skov-revc-lt6.dtb \ + imx6q-skov-reve-mi1010ait-1cp1.dtb \ imx6q-tbs2910.dtb \ imx6q-ts4900.dtb \ imx6q-ts7970.dtb \ diff --git a/arch/arm/boot/dts/imx6dl-skov-revc-lt2.dts b/arch/arm/boot/dts/imx6dl-skov-revc-lt2.dts new file mode 100644 index 000000000000..667b8faa1807 --- /dev/null +++ b/arch/arm/boot/dts/imx6dl-skov-revc-lt2.dts @@ -0,0 +1,13 @@ +// SPDX-License-Identifier: (GPL-2.0 OR MIT) +// +// Copyright (C) 2020 Pengutronix, Ulrich Oelmann + +/dts-v1/; +#include "imx6dl.dtsi" +#include "imx6qdl-skov-cpu.dtsi" +#include "imx6qdl-skov-cpu-revc.dtsi" + +/ { + model = "SKOV IMX6 CPU SoloCore"; + compatible = "skov,imx6dl-skov-revc-lt2", "fsl,imx6dl"; +}; diff --git a/arch/arm/boot/dts/imx6dl-skov-revc-lt6.dts b/arch/arm/boot/dts/imx6dl-skov-revc-lt6.dts new file mode 100644 index 000000000000..25071c7c4e29 --- /dev/null +++ b/arch/arm/boot/dts/imx6dl-skov-revc-lt6.dts @@ -0,0 +1,108 @@ +// SPDX-License-Identifier: (GPL-2.0 OR MIT) +// +// Copyright (C) 2020 Pengutronix, Ulrich Oelmann + +/dts-v1/; +#include "imx6dl.dtsi" +#include "imx6qdl-skov-cpu.dtsi" +#include "imx6qdl-skov-cpu-revc.dtsi" + +/ { + model = "SKOV IMX6 CPU SoloCore"; + compatible = "skov,imx6dl-skov-revc-lt6", "fsl,imx6dl"; + + backlight: backlight { + compatible = "pwm-backlight"; + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_backlight>; + enable-gpios = <&gpio6 23 GPIO_ACTIVE_LOW>; + pwms = <&pwm2 0 20000 0>; + brightness-levels = <0 255>; + num-interpolated-steps = <17>; + default-brightness-level = <8>; + power-supply = <®_24v0>; + }; + + display { + #address-cells = <1>; + #size-cells = <0>; + + compatible = "fsl,imx-parallel-display"; + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_ipu1>; + + port@0 { + reg = <0>; + + display0_in: endpoint { + remote-endpoint = <&ipu1_di0_disp0>; + }; + }; + + port@1 { + reg = <1>; + + display0_out: endpoint { + remote-endpoint = <&panel_in>; + }; + }; + }; + + + panel { + compatible = "logictechno,lttd800480070-l6wh-rt"; + backlight = <&backlight>; + power-supply = <®_3v3>; + + port { + panel_in: endpoint { + remote-endpoint = <&display0_out>; + }; + }; + }; +}; + +&ipu1_di0_disp0 { + remote-endpoint = <&display0_in>; +}; + +&iomuxc { + pinctrl_backlight: backlightgrp { + fsl,pins = < + MX6QDL_PAD_RGMII_TD3__GPIO6_IO23 0x58 + >; + }; + + pinctrl_ipu1: ipu1grp { + fsl,pins = < + MX6QDL_PAD_DI0_DISP_CLK__IPU1_DI0_DISP_CLK 0x10 + MX6QDL_PAD_DI0_PIN15__IPU1_DI0_PIN15 0x10 + MX6QDL_PAD_DI0_PIN2__IPU1_DI0_PIN02 0x10 + MX6QDL_PAD_DI0_PIN3__IPU1_DI0_PIN03 0x10 + MX6QDL_PAD_DISP0_DAT0__IPU1_DISP0_DATA00 0x10 + MX6QDL_PAD_DISP0_DAT1__IPU1_DISP0_DATA01 0x10 + MX6QDL_PAD_DISP0_DAT2__IPU1_DISP0_DATA02 0x10 + MX6QDL_PAD_DISP0_DAT3__IPU1_DISP0_DATA03 0x10 + MX6QDL_PAD_DISP0_DAT4__IPU1_DISP0_DATA04 0x10 + MX6QDL_PAD_DISP0_DAT5__IPU1_DISP0_DATA05 0x10 + MX6QDL_PAD_DISP0_DAT6__IPU1_DISP0_DATA06 0x10 + MX6QDL_PAD_DISP0_DAT7__IPU1_DISP0_DATA07 0x10 + MX6QDL_PAD_DISP0_DAT8__IPU1_DISP0_DATA08 0x10 + MX6QDL_PAD_DISP0_DAT9__IPU1_DISP0_DATA09 0x10 + MX6QDL_PAD_DISP0_DAT10__IPU1_DISP0_DATA10 0x10 + MX6QDL_PAD_DISP0_DAT11__IPU1_DISP0_DATA11 0x10 + MX6QDL_PAD_DISP0_DAT12__IPU1_DISP0_DATA12 0x10 + MX6QDL_PAD_DISP0_DAT13__IPU1_DISP0_DATA13 0x10 + MX6QDL_PAD_DISP0_DAT14__IPU1_DISP0_DATA14 0x10 + MX6QDL_PAD_DISP0_DAT15__IPU1_DISP0_DATA15 0x10 + MX6QDL_PAD_DISP0_DAT16__IPU1_DISP0_DATA16 0x10 + MX6QDL_PAD_DISP0_DAT17__IPU1_DISP0_DATA17 0x10 + MX6QDL_PAD_DISP0_DAT18__IPU1_DISP0_DATA18 0x10 + MX6QDL_PAD_DISP0_DAT19__IPU1_DISP0_DATA19 0x10 + MX6QDL_PAD_DISP0_DAT20__IPU1_DISP0_DATA20 0x10 + MX6QDL_PAD_DISP0_DAT21__IPU1_DISP0_DATA21 0x10 + MX6QDL_PAD_DISP0_DAT22__IPU1_DISP0_DATA22 0x10 + MX6QDL_PAD_DISP0_DAT23__IPU1_DISP0_DATA23 0x10 + >; + }; +}; diff --git a/arch/arm/boot/dts/imx6q-skov-revc-lt2.dts b/arch/arm/boot/dts/imx6q-skov-revc-lt2.dts new file mode 100644 index 000000000000..25332e57ba7b --- /dev/null +++ b/arch/arm/boot/dts/imx6q-skov-revc-lt2.dts @@ -0,0 +1,36 @@ +// SPDX-License-Identifier: (GPL-2.0 OR MIT) +// +// Copyright (C) 2020 Pengutronix, Ulrich Oelmann + +/dts-v1/; +#include "imx6q.dtsi" +#include "imx6qdl-skov-cpu.dtsi" +#include "imx6qdl-skov-cpu-revc.dtsi" + +/ { + model = "SKOV IMX6 CPU QuadCore"; + compatible = "skov,imx6q-skov-revc-lt2", "fsl,imx6q"; +}; + +&hdmi { + ddc-i2c-bus = <&i2c2>; + status = "okay"; +}; + +&i2c2 { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_i2c2>; + clock-frequency = <100000>; + status = "okay"; +}; + +&iomuxc { + pinctrl_i2c2: i2c2grp { + fsl,pins = < + /* internal 22 k pull up required */ + MX6QDL_PAD_KEY_COL3__I2C2_SCL 0x4001F878 + /* internal 22 k pull up required */ + MX6QDL_PAD_KEY_ROW3__I2C2_SDA 0x4001F878 + >; + }; +}; diff --git a/arch/arm/boot/dts/imx6q-skov-revc-lt6.dts b/arch/arm/boot/dts/imx6q-skov-revc-lt6.dts new file mode 100644 index 000000000000..3e3b36ad362a --- /dev/null +++ b/arch/arm/boot/dts/imx6q-skov-revc-lt6.dts @@ -0,0 +1,128 @@ +// SPDX-License-Identifier: (GPL-2.0 OR MIT) +// +// Copyright (C) 2020 Pengutronix, Ulrich Oelmann + +/dts-v1/; +#include "imx6q.dtsi" +#include "imx6qdl-skov-cpu.dtsi" +#include "imx6qdl-skov-cpu-revc.dtsi" + +/ { + model = "SKOV IMX6 CPU QuadCore"; + compatible = "skov,imx6q-skov-revc-lt6", "fsl,imx6q"; + + backlight: backlight { + compatible = "pwm-backlight"; + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_backlight>; + enable-gpios = <&gpio6 23 GPIO_ACTIVE_LOW>; + pwms = <&pwm2 0 20000 0>; + brightness-levels = <0 255>; + num-interpolated-steps = <17>; + default-brightness-level = <8>; + power-supply = <®_24v0>; + }; + + display { + #address-cells = <1>; + #size-cells = <0>; + + compatible = "fsl,imx-parallel-display"; + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_ipu1>; + + port@0 { + reg = <0>; + + display0_in: endpoint { + remote-endpoint = <&ipu1_di0_disp0>; + }; + }; + + port@1 { + reg = <1>; + + display0_out: endpoint { + remote-endpoint = <&panel_in>; + }; + }; + }; + + panel { + compatible = "logictechno,lttd800480070-l6wh-rt"; + backlight = <&backlight>; + power-supply = <®_3v3>; + + port { + panel_in: endpoint { + remote-endpoint = <&display0_out>; + }; + }; + }; +}; + +&hdmi { + ddc-i2c-bus = <&i2c2>; + status = "okay"; +}; + +&i2c2 { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_i2c2>; + clock-frequency = <100000>; + status = "okay"; +}; + +&ipu1_di0_disp0 { + remote-endpoint = <&display0_in>; +}; + +&iomuxc { + pinctrl_backlight: backlightgrp { + fsl,pins = < + MX6QDL_PAD_RGMII_TD3__GPIO6_IO23 0x58 + >; + }; + + pinctrl_i2c2: i2c2grp { + fsl,pins = < + /* internal 22 k pull up required */ + MX6QDL_PAD_KEY_COL3__I2C2_SCL 0x4001F878 + /* internal 22 k pull up required */ + MX6QDL_PAD_KEY_ROW3__I2C2_SDA 0x4001F878 + >; + }; + + pinctrl_ipu1: ipu1grp { + fsl,pins = < + MX6QDL_PAD_DI0_DISP_CLK__IPU1_DI0_DISP_CLK 0x10 + MX6QDL_PAD_DI0_PIN15__IPU1_DI0_PIN15 0x10 + MX6QDL_PAD_DI0_PIN2__IPU1_DI0_PIN02 0x10 + MX6QDL_PAD_DI0_PIN3__IPU1_DI0_PIN03 0x10 + MX6QDL_PAD_DISP0_DAT0__IPU1_DISP0_DATA00 0x10 + MX6QDL_PAD_DISP0_DAT1__IPU1_DISP0_DATA01 0x10 + MX6QDL_PAD_DISP0_DAT2__IPU1_DISP0_DATA02 0x10 + MX6QDL_PAD_DISP0_DAT3__IPU1_DISP0_DATA03 0x10 + MX6QDL_PAD_DISP0_DAT4__IPU1_DISP0_DATA04 0x10 + MX6QDL_PAD_DISP0_DAT5__IPU1_DISP0_DATA05 0x10 + MX6QDL_PAD_DISP0_DAT6__IPU1_DISP0_DATA06 0x10 + MX6QDL_PAD_DISP0_DAT7__IPU1_DISP0_DATA07 0x10 + MX6QDL_PAD_DISP0_DAT8__IPU1_DISP0_DATA08 0x10 + MX6QDL_PAD_DISP0_DAT9__IPU1_DISP0_DATA09 0x10 + MX6QDL_PAD_DISP0_DAT10__IPU1_DISP0_DATA10 0x10 + MX6QDL_PAD_DISP0_DAT11__IPU1_DISP0_DATA11 0x10 + MX6QDL_PAD_DISP0_DAT12__IPU1_DISP0_DATA12 0x10 + MX6QDL_PAD_DISP0_DAT13__IPU1_DISP0_DATA13 0x10 + MX6QDL_PAD_DISP0_DAT14__IPU1_DISP0_DATA14 0x10 + MX6QDL_PAD_DISP0_DAT15__IPU1_DISP0_DATA15 0x10 + MX6QDL_PAD_DISP0_DAT16__IPU1_DISP0_DATA16 0x10 + MX6QDL_PAD_DISP0_DAT17__IPU1_DISP0_DATA17 0x10 + MX6QDL_PAD_DISP0_DAT18__IPU1_DISP0_DATA18 0x10 + MX6QDL_PAD_DISP0_DAT19__IPU1_DISP0_DATA19 0x10 + MX6QDL_PAD_DISP0_DAT20__IPU1_DISP0_DATA20 0x10 + MX6QDL_PAD_DISP0_DAT21__IPU1_DISP0_DATA21 0x10 + MX6QDL_PAD_DISP0_DAT22__IPU1_DISP0_DATA22 0x10 + MX6QDL_PAD_DISP0_DAT23__IPU1_DISP0_DATA23 0x10 + >; + }; +}; diff --git a/arch/arm/boot/dts/imx6q-skov-reve-mi1010ait-1cp1.dts b/arch/arm/boot/dts/imx6q-skov-reve-mi1010ait-1cp1.dts new file mode 100644 index 000000000000..7f1f19b74bfa --- /dev/null +++ b/arch/arm/boot/dts/imx6q-skov-reve-mi1010ait-1cp1.dts @@ -0,0 +1,127 @@ +// SPDX-License-Identifier: (GPL-2.0 OR MIT) +// +// Copyright (C) 2020 Pengutronix, Ulrich Oelmann + +/dts-v1/; +#include "imx6q.dtsi" +#include "imx6qdl-skov-cpu.dtsi" + +/ { + model = "SKOV IMX6 CPU QuadCore"; + compatible = "skov,imx6q-skov-reve-mi1010ait-1cp1", "fsl,imx6q"; + + backlight: backlight { + compatible = "pwm-backlight"; + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_backlight>; + enable-gpios = <&gpio6 23 GPIO_ACTIVE_LOW>; + pwms = <&pwm2 0 20000 0>; + brightness-levels = <0 255>; + num-interpolated-steps = <17>; + default-brightness-level = <8>; + power-supply = <®_24v0>; + }; + + panel { + compatible = "multi-inno,mi1010ait-1cp"; + backlight = <&backlight>; + power-supply = <®_3v3>; + + port { + panel_in: endpoint { + remote-endpoint = <&lvds0_out>; + }; + }; + }; +}; + +&clks { + assigned-clocks = <&clks IMX6QDL_CLK_LDB_DI0_SEL>, + <&clks IMX6QDL_CLK_LDB_DI1_SEL>; + assigned-clock-parents = <&clks IMX6QDL_CLK_PLL5_VIDEO_DIV>, + <&clks IMX6QDL_CLK_PLL5_VIDEO_DIV>; +}; + +&hdmi { + ddc-i2c-bus = <&i2c2>; + status = "okay"; +}; + +&i2c1 { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_i2c1>; + clock-frequency = <100000>; + status = "okay"; + + touchscreen@38 { + compatible = "edt,edt-ft5406"; + reg = <0x38>; + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_touchscreen>; + interrupt-parent = <&gpio3>; + interrupts = <19 IRQ_TYPE_EDGE_FALLING>; + reset-gpios = <&gpio3 23 GPIO_ACTIVE_LOW>; + touchscreen-size-x = <1280>; + touchscreen-size-y = <800>; + wakeup-source; + }; +}; + +&i2c2 { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_i2c2>; + clock-frequency = <100000>; + status = "okay"; +}; + +&ldb { + status = "okay"; + + lvds-channel@0 { + status = "okay"; + + port@4 { + reg = <4>; + + lvds0_out: endpoint { + remote-endpoint = <&panel_in>; + }; + }; + }; +}; + +&iomuxc { + pinctrl_backlight: backlightgrp { + fsl,pins = < + MX6QDL_PAD_RGMII_TD3__GPIO6_IO23 0x58 + >; + }; + + pinctrl_i2c1: i2c1grp { + fsl,pins = < + /* external 1 k pull up */ + MX6QDL_PAD_EIM_D21__I2C1_SCL 0x40010878 + /* external 1 k pull up */ + MX6QDL_PAD_EIM_D28__I2C1_SDA 0x40010878 + >; + }; + + pinctrl_i2c2: i2c2grp { + fsl,pins = < + /* internal 22 k pull up required */ + MX6QDL_PAD_KEY_COL3__I2C2_SCL 0x4001F878 + /* internal 22 k pull up required */ + MX6QDL_PAD_KEY_ROW3__I2C2_SDA 0x4001F878 + >; + }; + + pinctrl_touchscreen: touchscreengrp { + fsl,pins = < + /* external 10 k pull up */ + /* CTP_INT */ + MX6QDL_PAD_EIM_D19__GPIO3_IO19 0x1b0b0 + /* CTP_RST */ + MX6QDL_PAD_EIM_D23__GPIO3_IO23 0x1b0b0 + >; + }; +}; diff --git a/arch/arm/boot/dts/imx6qdl-skov-cpu-revc.dtsi b/arch/arm/boot/dts/imx6qdl-skov-cpu-revc.dtsi new file mode 100644 index 000000000000..69ae430a53bd --- /dev/null +++ b/arch/arm/boot/dts/imx6qdl-skov-cpu-revc.dtsi @@ -0,0 +1,54 @@ +// SPDX-License-Identifier: (GPL-2.0 OR MIT) +// +// Copyright (C) 2020 Pengutronix, Ulrich Oelmann + +&ecspi4 { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_ecspi4>; + cs-gpios = <&gpio3 20 GPIO_ACTIVE_LOW>; + status = "okay"; + + touchscreen@0 { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_touch>; + compatible = "ti,tsc2046"; + reg = <0>; + spi-max-frequency = <1000000>; + interrupts-extended = <&gpio3 19 IRQ_TYPE_LEVEL_LOW>; + vcc-supply = <®_3v3>; + pendown-gpio = <&gpio3 19 GPIO_ACTIVE_LOW>; + ti,x-plate-ohms = /bits/ 16 <850>; + ti,y-plate-ohms = /bits/ 16 <295>; + ti,pressure-min = /bits/ 16 <2>; + ti,pressure-max = /bits/ 16 <1500>; + ti,vref-mv = /bits/ 16 <3300>; + ti,settle-delay-usec = /bits/ 16 <15>; + ti,vref-delay-usecs = /bits/ 16 <0>; + ti,penirq-recheck-delay-usecs = /bits/ 16 <100>; + ti,debounce-max = /bits/ 16 <100>; + ti,debounce-tol = /bits/ 16 <(~0)>; + ti,debounce-rep = /bits/ 16 <4>; + touchscreen-swapped-x-y; + touchscreen-inverted-y; + wakeup-source; + }; +}; + +&iomuxc { + pinctrl_ecspi4: ecspi4grp { + fsl,pins = < + MX6QDL_PAD_EIM_D28__ECSPI4_MOSI 0x100b1 + MX6QDL_PAD_EIM_D22__ECSPI4_MISO 0x000b1 + MX6QDL_PAD_EIM_D21__ECSPI4_SCLK 0x000b1 + /* *no* external pull up */ + MX6QDL_PAD_EIM_D20__GPIO3_IO20 0x40000058 + >; + }; + + pinctrl_touch: touchgrp { + fsl,pins = < + /* external pull up */ + MX6QDL_PAD_EIM_D19__GPIO3_IO19 0x10040 + >; + }; +}; diff --git a/arch/arm/boot/dts/imx6qdl-skov-cpu.dtsi b/arch/arm/boot/dts/imx6qdl-skov-cpu.dtsi new file mode 100644 index 000000000000..16ff49465f5f --- /dev/null +++ b/arch/arm/boot/dts/imx6qdl-skov-cpu.dtsi @@ -0,0 +1,475 @@ +// SPDX-License-Identifier: (GPL-2.0 OR MIT) +// +// Copyright (C) 2020 Pengutronix, Ulrich Oelmann + +#include +#include + +/ { + chosen { + stdout-path = &uart2; + }; + + aliases { + can0 = &can1; + can1 = &can2; + mdio-gpio0 = &mdio; + nand = &gpmi; + rtc0 = &i2c_rtc; + rtc1 = &snvs; + usb0 = &usbh1; + usb1 = &usbotg; + }; + + iio-hwmon { + compatible = "iio-hwmon"; + io-channels = <&adc 0>, /* 24V */ + <&adc 1>; /* temperature */ + }; + + leds { + compatible = "gpio-leds"; + + led-0 { + label = "D1"; + gpios = <&gpio1 2 GPIO_ACTIVE_HIGH>; + function = LED_FUNCTION_STATUS; + default-state = "on"; + linux,default-trigger = "heartbeat"; + }; + + led-1 { + label = "D2"; + gpios = <&gpio1 0 GPIO_ACTIVE_HIGH>; + default-state = "off"; + }; + + led-2 { + label = "D3"; + gpios = <&gpio1 4 GPIO_ACTIVE_HIGH>; + default-state = "on"; + }; + }; + + mdio: mdio { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_mdio>; + compatible = "microchip,mdio-smi0"; + #address-cells = <1>; + #size-cells = <0>; + gpios = <&gpio1 31 GPIO_ACTIVE_HIGH + &gpio1 22 GPIO_ACTIVE_HIGH>; + + switch@0 { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_switch>; + compatible = "microchip,ksz8873"; + interrupt-parent = <&gpio3>; + interrupt = <30 IRQ_TYPE_LEVEL_HIGH>; + reset-gpios = <&gpio1 5 GPIO_ACTIVE_LOW>; + reg = <0>; + + ports { + #address-cells = <1>; + #size-cells = <0>; + + ports@0 { + reg = <0>; + phy-mode = "internal"; + label = "lan1"; + }; + + ports@1 { + reg = <1>; + phy-mode = "internal"; + label = "lan2"; + }; + + ports@2 { + reg = <2>; + label = "cpu"; + ethernet = <&fec>; + phy-mode = "rmii"; + + fixed-link { + speed = <100>; + full-duplex; + }; + }; + }; + }; + + }; + + clk50m_phy: phy-clock { + compatible = "fixed-clock"; + #clock-cells = <0>; + clock-frequency = <50000000>; + }; + + reg_3v3: regulator-3v3 { + compatible = "regulator-fixed"; + vin-supply = <®_5v0>; + regulator-name = "3v3"; + regulator-min-microvolt = <3300000>; + regulator-max-microvolt = <3300000>; + }; + + reg_5v0: regulator-5v0 { + compatible = "regulator-fixed"; + regulator-name = "5v0"; + regulator-min-microvolt = <5000000>; + regulator-max-microvolt = <5000000>; + }; + + reg_24v0: regulator-24v0 { + compatible = "regulator-fixed"; + regulator-name = "24v0"; + regulator-min-microvolt = <24000000>; + regulator-max-microvolt = <24000000>; + }; + + reg_can1_stby: regulator-can1-stby { + compatible = "regulator-fixed"; + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_can1_stby>; + regulator-name = "can1-3v3"; + regulator-min-microvolt = <3300000>; + regulator-max-microvolt = <3300000>; + gpio = <&gpio3 31 GPIO_ACTIVE_LOW>; + }; + + reg_can2_stby: regulator-can2-stby { + compatible = "regulator-fixed"; + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_can2_stby>; + regulator-name = "can2-3v3"; + regulator-min-microvolt = <3300000>; + regulator-max-microvolt = <3300000>; + gpio = <&gpio4 11 GPIO_ACTIVE_LOW>; + }; + + reg_vcc_mmc: regulator-vcc-mmc { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_vcc_mmc>; + compatible = "regulator-fixed"; + vin-supply = <®_3v3>; + regulator-name = "mmc_vcc_supply"; + regulator-min-microvolt = <3300000>; + regulator-max-microvolt = <3300000>; + regulator-always-on; + regulator-boot-on; + gpio = <&gpio7 8 GPIO_ACTIVE_HIGH>; + enable-active-high; + startup-delay-us = <100>; + }; + + reg_vcc_mmc_io: regulator-vcc-mmc-io { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_vcc_mmc_io>; + compatible = "regulator-gpio"; + vin-supply = <®_5v0>; + regulator-name = "mmc_io_supply"; + regulator-type = "voltage"; + regulator-min-microvolt = <1800000>; + regulator-max-microvolt = <3300000>; + gpios = <&gpio7 13 GPIO_ACTIVE_HIGH>; + states = <1800000 0x1>, <3300000 0x0>; + startup-delay-us = <100>; + }; +}; + +&can1 { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_can1>; + xceiver-supply = <®_can1_stby>; + status = "okay"; +}; + +&can2 { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_can2>; + xceiver-supply = <®_can2_stby>; + status = "okay"; +}; + +&ecspi1 { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_ecspi1>; + cs-gpios = <&gpio3 24 GPIO_ACTIVE_LOW>; + status = "okay"; + + flash@0 { + compatible = "jedec,spi-nor"; + spi-max-frequency = <54000000>; + reg = <0>; + }; +}; + +&ecspi2 { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_ecspi2>; + cs-gpios = <&gpio2 26 GPIO_ACTIVE_LOW>; + status = "okay"; + + adc: adc@0 { + compatible = "microchip,mcp3002"; + reg = <0>; + spi-max-frequency = <1000000>; + #io-channel-cells = <1>; + }; +}; + +&fec { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_enet>; + clocks = <&clks IMX6QDL_CLK_ENET>, + <&clks IMX6QDL_CLK_ENET>, + <&clk50m_phy>; + clock-names = "ipg", "ahb", "ptp"; + phy-mode = "rmii"; + phy-supply = <®_3v3>; + status = "okay"; + + fixed-link { + speed = <100>; + full-duplex; + }; +}; + +&gpmi { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_gpmi_nand>; + nand-on-flash-bbt; + #address-cells = <1>; + #size-cells = <0>; + status = "okay"; +}; + +&i2c3 { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_i2c3>; + clock-frequency = <400000>; + status = "okay"; + + i2c_rtc: rtc@51 { + compatible = "nxp,pcf85063"; + reg = <0x51>; + quartz-load-femtofarads = <12500>; + }; +}; + +&pwm2 { + #pwm-cells = <2>; + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_pwm2>; + status = "okay"; +}; + +&pwm3 { + /* used for LCD contrast control */ + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_pwm3>; + status = "okay"; +}; + +&uart2 { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_uart2>; + status = "okay"; +}; + +&usbh1 { + vbus-supply = <®_5v0>; + disable-over-current; + status = "okay"; +}; + +/* no usbh2 */ +&usbphynop1 { + status = "disabled"; +}; + +/* no usbh3 */ +&usbphynop2 { + status = "disabled"; +}; + +&usbotg { + vbus-supply = <®_5v0>; + disable-over-current; + status = "okay"; +}; + +&usdhc3 { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_usdhc3>; + wp-gpios = <&gpio7 1 GPIO_ACTIVE_HIGH>; + cd-gpios = <&gpio7 0 GPIO_ACTIVE_LOW>; + cap-power-off-card; + full-pwr-cycle; + bus-width = <4>; + max-frequency = <50000000>; + cap-sd-highspeed; + sd-uhs-sdr12; + sd-uhs-sdr25; + sd-uhs-sdr50; + sd-uhs-ddr50; + mmc-ddr-1_8v; + vmmc-supply = <®_vcc_mmc>; + vqmmc-supply = <®_vcc_mmc_io>; + status = "okay"; +}; + +&iomuxc { + pinctrl_can1: can1grp { + fsl,pins = < + MX6QDL_PAD_GPIO_7__FLEXCAN1_TX 0x3008 + MX6QDL_PAD_GPIO_8__FLEXCAN1_RX 0x1b000 + >; + }; + + pinctrl_can1_stby: can1stbygrp { + fsl,pins = < + MX6QDL_PAD_EIM_D31__GPIO3_IO31 0x13008 + >; + }; + + pinctrl_can2: can2grp { + fsl,pins = < + MX6QDL_PAD_KEY_COL4__FLEXCAN2_TX 0x3008 + MX6QDL_PAD_KEY_ROW4__FLEXCAN2_RX 0x1b000 + >; + }; + + pinctrl_can2_stby: can2stbygrp { + fsl,pins = < + MX6QDL_PAD_KEY_ROW2__GPIO4_IO11 0x13008 + >; + }; + + pinctrl_ecspi1: ecspi1grp { + fsl,pins = < + MX6QDL_PAD_EIM_D17__ECSPI1_MISO 0x100b1 + MX6QDL_PAD_EIM_D18__ECSPI1_MOSI 0xb1 + MX6QDL_PAD_EIM_D16__ECSPI1_SCLK 0xb1 + /* *no* external pull up */ + MX6QDL_PAD_EIM_D24__GPIO3_IO24 0x58 + >; + }; + + pinctrl_ecspi2: ecspi2grp { + fsl,pins = < + MX6QDL_PAD_EIM_OE__ECSPI2_MISO 0x100b1 + MX6QDL_PAD_EIM_CS1__ECSPI2_MOSI 0xb1 + MX6QDL_PAD_EIM_CS0__ECSPI2_SCLK 0xb1 + /* external pull up */ + MX6QDL_PAD_EIM_RW__GPIO2_IO26 0x58 + >; + }; + + pinctrl_enet: enetgrp { + fsl,pins = < + /* RMII 50 MHz */ + MX6QDL_PAD_ENET_CRS_DV__ENET_RX_EN 0x100f5 + MX6QDL_PAD_ENET_TX_EN__ENET_TX_EN 0x100f5 + MX6QDL_PAD_ENET_RXD0__ENET_RX_DATA0 0x100c0 + MX6QDL_PAD_ENET_RXD1__ENET_RX_DATA1 0x100c0 + MX6QDL_PAD_ENET_TXD0__ENET_TX_DATA0 0x100f5 + MX6QDL_PAD_ENET_TXD1__ENET_TX_DATA1 0x100f5 + MX6QDL_PAD_GPIO_16__ENET_REF_CLK 0x1b0b0 + MX6QDL_PAD_GPIO_5__GPIO1_IO05 0x58 + /* GPIO for "link active" */ + MX6QDL_PAD_ENET_RX_ER__GPIO1_IO24 0x3038 + >; + }; + + pinctrl_gpmi_nand: gpminandgrp { + fsl,pins = < + MX6QDL_PAD_NANDF_CLE__NAND_CLE 0xb0b1 + MX6QDL_PAD_NANDF_ALE__NAND_ALE 0xb0b1 + MX6QDL_PAD_NANDF_RB0__NAND_READY_B 0xb000 + MX6QDL_PAD_NANDF_CS0__NAND_CE0_B 0xb0b1 + MX6QDL_PAD_NANDF_CS1__NAND_CE1_B 0xb0b1 + MX6QDL_PAD_SD4_CMD__NAND_RE_B 0xb0b1 + MX6QDL_PAD_SD4_CLK__NAND_WE_B 0xb0b1 + MX6QDL_PAD_NANDF_D0__NAND_DATA00 0xb0b1 + MX6QDL_PAD_NANDF_D1__NAND_DATA01 0xb0b1 + MX6QDL_PAD_NANDF_D2__NAND_DATA02 0xb0b1 + MX6QDL_PAD_NANDF_D3__NAND_DATA03 0xb0b1 + MX6QDL_PAD_NANDF_D4__NAND_DATA04 0xb0b1 + MX6QDL_PAD_NANDF_D5__NAND_DATA05 0xb0b1 + MX6QDL_PAD_NANDF_D6__NAND_DATA06 0xb0b1 + MX6QDL_PAD_NANDF_D7__NAND_DATA07 0xb0b1 + >; + }; + + pinctrl_i2c3: i2c3grp { + fsl,pins = < + /* external 10 k pull up */ + MX6QDL_PAD_GPIO_3__I2C3_SCL 0x40010878 + /* external 10 k pull up */ + MX6QDL_PAD_GPIO_6__I2C3_SDA 0x40010878 + >; + }; + + pinctrl_mdio: mdiogrp { + fsl,pins = < + MX6QDL_PAD_ENET_MDIO__GPIO1_IO22 0x100b1 + MX6QDL_PAD_ENET_MDC__GPIO1_IO31 0xb1 + >; + }; + + pinctrl_pwm2: pwm2grp { + fsl,pins = < + MX6QDL_PAD_GPIO_1__PWM2_OUT 0x58 + >; + }; + + pinctrl_pwm3: pwm3grp { + fsl,pins = < + MX6QDL_PAD_SD1_DAT1__PWM3_OUT 0x58 + >; + }; + + pinctrl_switch: switchgrp { + fsl,pins = < + MX6QDL_PAD_EIM_D30__GPIO3_IO30 0xb0 + >; + }; + + pinctrl_uart2: uart2grp { + fsl,pins = < + MX6QDL_PAD_EIM_D26__UART2_TX_DATA 0x1b0b1 + MX6QDL_PAD_EIM_D27__UART2_RX_DATA 0x1b0b1 + >; + }; + + pinctrl_usdhc3: usdhc3grp { + fsl,pins = < + /* SoC internal pull up required */ + MX6QDL_PAD_SD3_CMD__SD3_CMD 0x17059 + MX6QDL_PAD_SD3_CLK__SD3_CLK 0x10059 + MX6QDL_PAD_SD3_DAT0__SD3_DATA0 0x17059 + MX6QDL_PAD_SD3_DAT1__SD3_DATA1 0x17059 + MX6QDL_PAD_SD3_DAT2__SD3_DATA2 0x17059 + MX6QDL_PAD_SD3_DAT3__SD3_DATA3 0x17059 + /* SoC internal pull up required */ + MX6QDL_PAD_SD3_DAT4__GPIO7_IO01 0x1b040 + /* SoC internal pull up required */ + MX6QDL_PAD_SD3_DAT5__GPIO7_IO00 0x1b040 + >; + }; + + pinctrl_vcc_mmc: vccmmcgrp { + fsl,pins = < + MX6QDL_PAD_SD3_RST__GPIO7_IO08 0x58 + >; + }; + + pinctrl_vcc_mmc_io: vccmmciogrp { + fsl,pins = < + MX6QDL_PAD_GPIO_18__GPIO7_IO13 0x58 + >; + }; +}; -- 2.30.2 From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-17.4 required=3.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_CR_TRAILER, INCLUDES_PATCH,MAILING_LIST_MULTI,SPF_HELO_NONE,SPF_PASS,URIBL_BLOCKED, USER_AGENT_GIT autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id C5CECC07E9A for ; Wed, 14 Jul 2021 04:56:14 +0000 (UTC) Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 8CFC5613B2 for ; Wed, 14 Jul 2021 04:56:14 +0000 (UTC) DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org 8CFC5613B2 Authentication-Results: mail.kernel.org; dmarc=none (p=none dis=none) header.from=pengutronix.de Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To: Message-Id:Date:Subject:Cc:To:From:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=tZUpo0+VF7hwD44aJyzof2HqNtKMCXGaajrWZBiGjNQ=; b=V/bMoo3gr/Ae5N xpaeTLBC58exKx+sL4hcqvN+tpThFbNpHNYw4MBCoTb+ghbvAQqT8nFtiVHY1Q6qmc5vAhf7EcCCd zrzDrK8gHTfdtuTobpoHT431NHsWYrjjJrEtfRSFSB4X3DTVz2HAmh3Zxu4MRXrG8YJYxwQyhcbHy Rjb2MYDCzTBgcPfNhqG/6WQ3z1dt2bsQ5TZAqhouKd5IqoAXa7IM/qSwaQukMdUlOzk/iWvu3ZSOW DHmYmpU3GF40LqKeV1mt2wNiM05COO1CorzNi1zcrW4VrYa+gciVaJqS6xflmfm7OcT893KjFFXM0 K3lTMMyBrDRIHzcNOCaQ==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.94.2 #2 (Red Hat Linux)) id 1m3WuV-00CJOt-96; Wed, 14 Jul 2021 04:54:15 +0000 Received: from metis.ext.pengutronix.de ([2001:67c:670:201:290:27ff:fe1d:cc33]) by bombadil.infradead.org with esmtps (Exim 4.94.2 #2 (Red Hat Linux)) id 1m3WuI-00CJLl-7s for linux-arm-kernel@lists.infradead.org; Wed, 14 Jul 2021 04:54:05 +0000 Received: from dude.hi.pengutronix.de ([2001:67c:670:100:1d::7]) by metis.ext.pengutronix.de with esmtps (TLS1.3:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.92) (envelope-from ) id 1m3Wu8-0001DV-Lb; Wed, 14 Jul 2021 06:53:52 +0200 Received: from ore by dude.hi.pengutronix.de with local (Exim 4.92) (envelope-from ) id 1m3Wu6-0002sN-Ln; Wed, 14 Jul 2021 06:53:50 +0200 From: Oleksij Rempel List-Id: To: Arnd Bergmann , Daniel Vetter , David Airlie , Olof Johansson , Rob Herring , Sascha Hauer , Shawn Guo , soc@kernel.org, Thierry Reding Cc: Sam Ravnborg , =?UTF-8?q?S=C3=B8ren=20Andersen?= , Juergen Borleis , =?UTF-8?q?Ulrich=20=C3=96lmann?= , Michael Grzeschik , Marco Felsch , Lucas Stach , Oleksij Rempel , devicetree@vger.kernel.org, Fabio Estevam , linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, Pengutronix Kernel Team , dri-devel@lists.freedesktop.org Subject: [PATCH v2 4/4] ARM: dts: add SKOV imx6q and imx6dl based boards Date: Wed, 14 Jul 2021 06:53:49 +0200 Message-ID: <20210714045349.10963-5-o.rempel@pengutronix.de> X-Mailer: git-send-email 2.30.2 In-Reply-To: <20210714045349.10963-1-o.rempel@pengutronix.de> References: <20210714045349.10963-1-o.rempel@pengutronix.de> MIME-Version: 1.0 X-SA-Exim-Connect-IP: 2001:67c:670:100:1d::7 X-SA-Exim-Mail-From: ore@pengutronix.de X-SA-Exim-Scanned: No (on metis.ext.pengutronix.de); SAEximRunCond expanded to false X-PTX-Original-Recipient: linux-arm-kernel@lists.infradead.org X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20210713_215402_675943_F53B6D4B X-CRM114-Status: GOOD ( 18.31 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: base64 Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org Message-ID: <20210714045349.EfkGDLYIlFl6M_ZDFi9TU3T0nLF4m2-5znM_FWiZ9jM@z> RnJvbTogU2FtIFJhdm5ib3JnIDxzYW1AcmF2bmJvcmcub3JnPgoKQWRkIFNLT1YgaW14NnEvZGwg TFQyLCBMVDYgYW5kIG1pMTAxMGFpdC0xY3AxIGJvYXJkcy4KClNpZ25lZC1vZmYtYnk6IFNhbSBS YXZuYm9yZyA8c2FtQHJhdm5ib3JnLm9yZz4KU2lnbmVkLW9mZi1ieTogU8O4cmVuIEFuZGVyc2Vu IDxzYW5Ac2tvdi5kaz4KU2lnbmVkLW9mZi1ieTogSnVlcmdlbiBCb3JsZWlzIDxqYmVAcGVuZ3V0 cm9uaXguZGU+ClNpZ25lZC1vZmYtYnk6IFVscmljaCDDlmxtYW5uIDx1Lm9lbG1hbm5AcGVuZ3V0 cm9uaXguZGU+ClNpZ25lZC1vZmYtYnk6IE1pY2hhZWwgR3J6ZXNjaGlrIDxtLmdyemVzY2hpa0Bw ZW5ndXRyb25peC5kZT4KU2lnbmVkLW9mZi1ieTogTWFyY28gRmVsc2NoIDxtLmZlbHNjaEBwZW5n dXRyb25peC5kZT4KU2lnbmVkLW9mZi1ieTogTHVjYXMgU3RhY2ggPGwuc3RhY2hAcGVuZ3V0cm9u aXguZGU+ClNpZ25lZC1vZmYtYnk6IE9sZWtzaWogUmVtcGVsIDxvLnJlbXBlbEBwZW5ndXRyb25p eC5kZT4KLS0tCiBhcmNoL2FybS9ib290L2R0cy9NYWtlZmlsZSAgICAgICAgICAgICAgICAgICAg fCAgIDUgKwogYXJjaC9hcm0vYm9vdC9kdHMvaW14NmRsLXNrb3YtcmV2Yy1sdDIuZHRzICAgIHwg IDEzICsKIGFyY2gvYXJtL2Jvb3QvZHRzL2lteDZkbC1za292LXJldmMtbHQ2LmR0cyAgICB8IDEw OCArKysrCiBhcmNoL2FybS9ib290L2R0cy9pbXg2cS1za292LXJldmMtbHQyLmR0cyAgICAgfCAg MzYgKysKIGFyY2gvYXJtL2Jvb3QvZHRzL2lteDZxLXNrb3YtcmV2Yy1sdDYuZHRzICAgICB8IDEy OCArKysrKwogLi4uL2R0cy9pbXg2cS1za292LXJldmUtbWkxMDEwYWl0LTFjcDEuZHRzICAgIHwg MTI3ICsrKysrCiBhcmNoL2FybS9ib290L2R0cy9pbXg2cWRsLXNrb3YtY3B1LXJldmMuZHRzaSAg fCAgNTQgKysKIGFyY2gvYXJtL2Jvb3QvZHRzL2lteDZxZGwtc2tvdi1jcHUuZHRzaSAgICAgICB8 IDQ3NSArKysrKysrKysrKysrKysrKysKIDggZmlsZXMgY2hhbmdlZCwgOTQ2IGluc2VydGlvbnMo KykKIGNyZWF0ZSBtb2RlIDEwMDY0NCBhcmNoL2FybS9ib290L2R0cy9pbXg2ZGwtc2tvdi1yZXZj LWx0Mi5kdHMKIGNyZWF0ZSBtb2RlIDEwMDY0NCBhcmNoL2FybS9ib290L2R0cy9pbXg2ZGwtc2tv di1yZXZjLWx0Ni5kdHMKIGNyZWF0ZSBtb2RlIDEwMDY0NCBhcmNoL2FybS9ib290L2R0cy9pbXg2 cS1za292LXJldmMtbHQyLmR0cwogY3JlYXRlIG1vZGUgMTAwNjQ0IGFyY2gvYXJtL2Jvb3QvZHRz L2lteDZxLXNrb3YtcmV2Yy1sdDYuZHRzCiBjcmVhdGUgbW9kZSAxMDA2NDQgYXJjaC9hcm0vYm9v dC9kdHMvaW14NnEtc2tvdi1yZXZlLW1pMTAxMGFpdC0xY3AxLmR0cwogY3JlYXRlIG1vZGUgMTAw NjQ0IGFyY2gvYXJtL2Jvb3QvZHRzL2lteDZxZGwtc2tvdi1jcHUtcmV2Yy5kdHNpCiBjcmVhdGUg bW9kZSAxMDA2NDQgYXJjaC9hcm0vYm9vdC9kdHMvaW14NnFkbC1za292LWNwdS5kdHNpCgpkaWZm IC0tZ2l0IGEvYXJjaC9hcm0vYm9vdC9kdHMvTWFrZWZpbGUgYi9hcmNoL2FybS9ib290L2R0cy9N YWtlZmlsZQppbmRleCBhMjM4OWIxNzAyNmEuLjY2YWVmNWM2NTI2ZCAxMDA2NDQKLS0tIGEvYXJj aC9hcm0vYm9vdC9kdHMvTWFrZWZpbGUKKysrIGIvYXJjaC9hcm0vYm9vdC9kdHMvTWFrZWZpbGUK QEAgLTQ3Myw2ICs0NzMsOCBAQCBkdGItJChDT05GSUdfU09DX0lNWDZRKSArPSBcCiAJaW14NmRs LXNhYnJlbGl0ZS5kdGIgXAogCWlteDZkbC1zYWJyZXNkLmR0YiBcCiAJaW14NmRsLXNhdmFnZWJv YXJkLmR0YiBcCisJaW14NmRsLXNrb3YtcmV2Yy1sdDIuZHRiIFwKKwlpbXg2ZGwtc2tvdi1yZXZj LWx0Ni5kdGIgXAogCWlteDZkbC10czQ5MDAuZHRiIFwKIAlpbXg2ZGwtdHM3OTcwLmR0YiBcCiAJ aW14NmRsLXR4NmRsLWNvbXRmdC5kdGIgXApAQCAtNTczLDYgKzU3NSw5IEBAIGR0Yi0kKENPTkZJ R19TT0NfSU1YNlEpICs9IFwKIAlpbXg2cS1zYWJyZXNkLmR0YiBcCiAJaW14NnEtc2F2YWdlYm9h cmQuZHRiIFwKIAlpbXg2cS1zYmM2eC5kdGIgXAorCWlteDZxLXNrb3YtcmV2Yy1sdDIuZHRiIFwK KwlpbXg2cS1za292LXJldmMtbHQ2LmR0YiBcCisJaW14NnEtc2tvdi1yZXZlLW1pMTAxMGFpdC0x Y3AxLmR0YiBcCiAJaW14NnEtdGJzMjkxMC5kdGIgXAogCWlteDZxLXRzNDkwMC5kdGIgXAogCWlt eDZxLXRzNzk3MC5kdGIgXApkaWZmIC0tZ2l0IGEvYXJjaC9hcm0vYm9vdC9kdHMvaW14NmRsLXNr b3YtcmV2Yy1sdDIuZHRzIGIvYXJjaC9hcm0vYm9vdC9kdHMvaW14NmRsLXNrb3YtcmV2Yy1sdDIu ZHRzCm5ldyBmaWxlIG1vZGUgMTAwNjQ0CmluZGV4IDAwMDAwMDAwMDAwMC4uNjY3YjhmYWExODA3 Ci0tLSAvZGV2L251bGwKKysrIGIvYXJjaC9hcm0vYm9vdC9kdHMvaW14NmRsLXNrb3YtcmV2Yy1s dDIuZHRzCkBAIC0wLDAgKzEsMTMgQEAKKy8vIFNQRFgtTGljZW5zZS1JZGVudGlmaWVyOiAoR1BM LTIuMCBPUiBNSVQpCisvLworLy8gQ29weXJpZ2h0IChDKSAyMDIwIFBlbmd1dHJvbml4LCBVbHJp Y2ggT2VsbWFubiA8a2VybmVsQHBlbmd1dHJvbml4LmRlPgorCisvZHRzLXYxLzsKKyNpbmNsdWRl ICJpbXg2ZGwuZHRzaSIKKyNpbmNsdWRlICJpbXg2cWRsLXNrb3YtY3B1LmR0c2kiCisjaW5jbHVk ZSAiaW14NnFkbC1za292LWNwdS1yZXZjLmR0c2kiCisKKy8geworCW1vZGVsID0gIlNLT1YgSU1Y NiBDUFUgU29sb0NvcmUiOworCWNvbXBhdGlibGUgPSAic2tvdixpbXg2ZGwtc2tvdi1yZXZjLWx0 MiIsICJmc2wsaW14NmRsIjsKK307CmRpZmYgLS1naXQgYS9hcmNoL2FybS9ib290L2R0cy9pbXg2 ZGwtc2tvdi1yZXZjLWx0Ni5kdHMgYi9hcmNoL2FybS9ib290L2R0cy9pbXg2ZGwtc2tvdi1yZXZj LWx0Ni5kdHMKbmV3IGZpbGUgbW9kZSAxMDA2NDQKaW5kZXggMDAwMDAwMDAwMDAwLi4yNTA3MWM3 YzRlMjkKLS0tIC9kZXYvbnVsbAorKysgYi9hcmNoL2FybS9ib290L2R0cy9pbXg2ZGwtc2tvdi1y ZXZjLWx0Ni5kdHMKQEAgLTAsMCArMSwxMDggQEAKKy8vIFNQRFgtTGljZW5zZS1JZGVudGlmaWVy OiAoR1BMLTIuMCBPUiBNSVQpCisvLworLy8gQ29weXJpZ2h0IChDKSAyMDIwIFBlbmd1dHJvbml4 LCBVbHJpY2ggT2VsbWFubiA8a2VybmVsQHBlbmd1dHJvbml4LmRlPgorCisvZHRzLXYxLzsKKyNp bmNsdWRlICJpbXg2ZGwuZHRzaSIKKyNpbmNsdWRlICJpbXg2cWRsLXNrb3YtY3B1LmR0c2kiCisj aW5jbHVkZSAiaW14NnFkbC1za292LWNwdS1yZXZjLmR0c2kiCisKKy8geworCW1vZGVsID0gIlNL T1YgSU1YNiBDUFUgU29sb0NvcmUiOworCWNvbXBhdGlibGUgPSAic2tvdixpbXg2ZGwtc2tvdi1y ZXZjLWx0NiIsICJmc2wsaW14NmRsIjsKKworCWJhY2tsaWdodDogYmFja2xpZ2h0IHsKKwkJY29t cGF0aWJsZSA9ICJwd20tYmFja2xpZ2h0IjsKKwkJcGluY3RybC1uYW1lcyA9ICJkZWZhdWx0IjsK KwkJcGluY3RybC0wID0gPCZwaW5jdHJsX2JhY2tsaWdodD47CisJCWVuYWJsZS1ncGlvcyA9IDwm Z3BpbzYgMjMgR1BJT19BQ1RJVkVfTE9XPjsKKwkJcHdtcyA9IDwmcHdtMiAwIDIwMDAwIDA+Owor CQlicmlnaHRuZXNzLWxldmVscyA9IDwwIDI1NT47CisJCW51bS1pbnRlcnBvbGF0ZWQtc3RlcHMg PSA8MTc+OworCQlkZWZhdWx0LWJyaWdodG5lc3MtbGV2ZWwgPSA8OD47CisJCXBvd2VyLXN1cHBs eSA9IDwmcmVnXzI0djA+OworCX07CisKKwlkaXNwbGF5IHsKKwkJI2FkZHJlc3MtY2VsbHMgPSA8 MT47CisJCSNzaXplLWNlbGxzID0gPDA+OworCisJCWNvbXBhdGlibGUgPSAiZnNsLGlteC1wYXJh bGxlbC1kaXNwbGF5IjsKKwkJcGluY3RybC1uYW1lcyA9ICJkZWZhdWx0IjsKKwkJcGluY3RybC0w ID0gPCZwaW5jdHJsX2lwdTE+OworCisJCXBvcnRAMCB7CisJCQlyZWcgPSA8MD47CisKKwkJCWRp c3BsYXkwX2luOiBlbmRwb2ludCB7CisJCQkJcmVtb3RlLWVuZHBvaW50ID0gPCZpcHUxX2RpMF9k aXNwMD47CisJCQl9OworCQl9OworCisJCXBvcnRAMSB7CisJCQlyZWcgPSA8MT47CisKKwkJCWRp c3BsYXkwX291dDogZW5kcG9pbnQgeworCQkJCXJlbW90ZS1lbmRwb2ludCA9IDwmcGFuZWxfaW4+ OworCQkJfTsKKwkJfTsKKwl9OworCisKKwlwYW5lbCB7CisJCWNvbXBhdGlibGUgPSAibG9naWN0 ZWNobm8sbHR0ZDgwMDQ4MDA3MC1sNndoLXJ0IjsKKwkJYmFja2xpZ2h0ID0gPCZiYWNrbGlnaHQ+ OworCQlwb3dlci1zdXBwbHkgPSA8JnJlZ18zdjM+OworCisJCXBvcnQgeworCQkJcGFuZWxfaW46 IGVuZHBvaW50IHsKKwkJCQlyZW1vdGUtZW5kcG9pbnQgPSA8JmRpc3BsYXkwX291dD47CisJCQl9 OworCQl9OworCX07Cit9OworCismaXB1MV9kaTBfZGlzcDAgeworCXJlbW90ZS1lbmRwb2ludCA9 IDwmZGlzcGxheTBfaW4+OworfTsKKworJmlvbXV4YyB7CisJcGluY3RybF9iYWNrbGlnaHQ6IGJh Y2tsaWdodGdycCB7CisJCWZzbCxwaW5zID0gPAorCQkJTVg2UURMX1BBRF9SR01JSV9URDNfX0dQ SU82X0lPMjMJCTB4NTgKKwkJPjsKKwl9OworCisJcGluY3RybF9pcHUxOiBpcHUxZ3JwIHsKKwkJ ZnNsLHBpbnMgPSA8CisJCQlNWDZRRExfUEFEX0RJMF9ESVNQX0NMS19fSVBVMV9ESTBfRElTUF9D TEsJMHgxMAorCQkJTVg2UURMX1BBRF9ESTBfUElOMTVfX0lQVTFfREkwX1BJTjE1CQkweDEwCisJ CQlNWDZRRExfUEFEX0RJMF9QSU4yX19JUFUxX0RJMF9QSU4wMgkJMHgxMAorCQkJTVg2UURMX1BB RF9ESTBfUElOM19fSVBVMV9ESTBfUElOMDMJCTB4MTAKKwkJCU1YNlFETF9QQURfRElTUDBfREFU MF9fSVBVMV9ESVNQMF9EQVRBMDAJMHgxMAorCQkJTVg2UURMX1BBRF9ESVNQMF9EQVQxX19JUFUx X0RJU1AwX0RBVEEwMQkweDEwCisJCQlNWDZRRExfUEFEX0RJU1AwX0RBVDJfX0lQVTFfRElTUDBf REFUQTAyCTB4MTAKKwkJCU1YNlFETF9QQURfRElTUDBfREFUM19fSVBVMV9ESVNQMF9EQVRBMDMJ MHgxMAorCQkJTVg2UURMX1BBRF9ESVNQMF9EQVQ0X19JUFUxX0RJU1AwX0RBVEEwNAkweDEwCisJ CQlNWDZRRExfUEFEX0RJU1AwX0RBVDVfX0lQVTFfRElTUDBfREFUQTA1CTB4MTAKKwkJCU1YNlFE TF9QQURfRElTUDBfREFUNl9fSVBVMV9ESVNQMF9EQVRBMDYJMHgxMAorCQkJTVg2UURMX1BBRF9E SVNQMF9EQVQ3X19JUFUxX0RJU1AwX0RBVEEwNwkweDEwCisJCQlNWDZRRExfUEFEX0RJU1AwX0RB VDhfX0lQVTFfRElTUDBfREFUQTA4CTB4MTAKKwkJCU1YNlFETF9QQURfRElTUDBfREFUOV9fSVBV MV9ESVNQMF9EQVRBMDkJMHgxMAorCQkJTVg2UURMX1BBRF9ESVNQMF9EQVQxMF9fSVBVMV9ESVNQ MF9EQVRBMTAJMHgxMAorCQkJTVg2UURMX1BBRF9ESVNQMF9EQVQxMV9fSVBVMV9ESVNQMF9EQVRB MTEJMHgxMAorCQkJTVg2UURMX1BBRF9ESVNQMF9EQVQxMl9fSVBVMV9ESVNQMF9EQVRBMTIJMHgx MAorCQkJTVg2UURMX1BBRF9ESVNQMF9EQVQxM19fSVBVMV9ESVNQMF9EQVRBMTMJMHgxMAorCQkJ TVg2UURMX1BBRF9ESVNQMF9EQVQxNF9fSVBVMV9ESVNQMF9EQVRBMTQJMHgxMAorCQkJTVg2UURM X1BBRF9ESVNQMF9EQVQxNV9fSVBVMV9ESVNQMF9EQVRBMTUJMHgxMAorCQkJTVg2UURMX1BBRF9E SVNQMF9EQVQxNl9fSVBVMV9ESVNQMF9EQVRBMTYJMHgxMAorCQkJTVg2UURMX1BBRF9ESVNQMF9E QVQxN19fSVBVMV9ESVNQMF9EQVRBMTcJMHgxMAorCQkJTVg2UURMX1BBRF9ESVNQMF9EQVQxOF9f SVBVMV9ESVNQMF9EQVRBMTgJMHgxMAorCQkJTVg2UURMX1BBRF9ESVNQMF9EQVQxOV9fSVBVMV9E SVNQMF9EQVRBMTkJMHgxMAorCQkJTVg2UURMX1BBRF9ESVNQMF9EQVQyMF9fSVBVMV9ESVNQMF9E QVRBMjAJMHgxMAorCQkJTVg2UURMX1BBRF9ESVNQMF9EQVQyMV9fSVBVMV9ESVNQMF9EQVRBMjEJ MHgxMAorCQkJTVg2UURMX1BBRF9ESVNQMF9EQVQyMl9fSVBVMV9ESVNQMF9EQVRBMjIJMHgxMAor CQkJTVg2UURMX1BBRF9ESVNQMF9EQVQyM19fSVBVMV9ESVNQMF9EQVRBMjMJMHgxMAorCQk+Owor CX07Cit9OwpkaWZmIC0tZ2l0IGEvYXJjaC9hcm0vYm9vdC9kdHMvaW14NnEtc2tvdi1yZXZjLWx0 Mi5kdHMgYi9hcmNoL2FybS9ib290L2R0cy9pbXg2cS1za292LXJldmMtbHQyLmR0cwpuZXcgZmls ZSBtb2RlIDEwMDY0NAppbmRleCAwMDAwMDAwMDAwMDAuLjI1MzMyZTU3YmE3YgotLS0gL2Rldi9u dWxsCisrKyBiL2FyY2gvYXJtL2Jvb3QvZHRzL2lteDZxLXNrb3YtcmV2Yy1sdDIuZHRzCkBAIC0w LDAgKzEsMzYgQEAKKy8vIFNQRFgtTGljZW5zZS1JZGVudGlmaWVyOiAoR1BMLTIuMCBPUiBNSVQp CisvLworLy8gQ29weXJpZ2h0IChDKSAyMDIwIFBlbmd1dHJvbml4LCBVbHJpY2ggT2VsbWFubiA8 a2VybmVsQHBlbmd1dHJvbml4LmRlPgorCisvZHRzLXYxLzsKKyNpbmNsdWRlICJpbXg2cS5kdHNp IgorI2luY2x1ZGUgImlteDZxZGwtc2tvdi1jcHUuZHRzaSIKKyNpbmNsdWRlICJpbXg2cWRsLXNr b3YtY3B1LXJldmMuZHRzaSIKKworLyB7CisJbW9kZWwgPSAiU0tPViBJTVg2IENQVSBRdWFkQ29y ZSI7CisJY29tcGF0aWJsZSA9ICJza292LGlteDZxLXNrb3YtcmV2Yy1sdDIiLCAiZnNsLGlteDZx IjsKK307CisKKyZoZG1pIHsKKwlkZGMtaTJjLWJ1cyA9IDwmaTJjMj47CisJc3RhdHVzID0gIm9r YXkiOworfTsKKworJmkyYzIgeworCXBpbmN0cmwtbmFtZXMgPSAiZGVmYXVsdCI7CisJcGluY3Ry bC0wID0gPCZwaW5jdHJsX2kyYzI+OworCWNsb2NrLWZyZXF1ZW5jeSA9IDwxMDAwMDA+OworCXN0 YXR1cyA9ICJva2F5IjsKK307CisKKyZpb211eGMgeworCXBpbmN0cmxfaTJjMjogaTJjMmdycCB7 CisJCWZzbCxwaW5zID0gPAorCQkJLyogaW50ZXJuYWwgMjIgayBwdWxsIHVwIHJlcXVpcmVkICov CisJCQlNWDZRRExfUEFEX0tFWV9DT0wzX19JMkMyX1NDTAkJMHg0MDAxRjg3OAorCQkJLyogaW50 ZXJuYWwgMjIgayBwdWxsIHVwIHJlcXVpcmVkICovCisJCQlNWDZRRExfUEFEX0tFWV9ST1czX19J MkMyX1NEQQkJMHg0MDAxRjg3OAorCQk+OworCX07Cit9OwpkaWZmIC0tZ2l0IGEvYXJjaC9hcm0v Ym9vdC9kdHMvaW14NnEtc2tvdi1yZXZjLWx0Ni5kdHMgYi9hcmNoL2FybS9ib290L2R0cy9pbXg2 cS1za292LXJldmMtbHQ2LmR0cwpuZXcgZmlsZSBtb2RlIDEwMDY0NAppbmRleCAwMDAwMDAwMDAw MDAuLjNlM2IzNmFkMzYyYQotLS0gL2Rldi9udWxsCisrKyBiL2FyY2gvYXJtL2Jvb3QvZHRzL2lt eDZxLXNrb3YtcmV2Yy1sdDYuZHRzCkBAIC0wLDAgKzEsMTI4IEBACisvLyBTUERYLUxpY2Vuc2Ut SWRlbnRpZmllcjogKEdQTC0yLjAgT1IgTUlUKQorLy8KKy8vIENvcHlyaWdodCAoQykgMjAyMCBQ ZW5ndXRyb25peCwgVWxyaWNoIE9lbG1hbm4gPGtlcm5lbEBwZW5ndXRyb25peC5kZT4KKworL2R0 cy12MS87CisjaW5jbHVkZSAiaW14NnEuZHRzaSIKKyNpbmNsdWRlICJpbXg2cWRsLXNrb3YtY3B1 LmR0c2kiCisjaW5jbHVkZSAiaW14NnFkbC1za292LWNwdS1yZXZjLmR0c2kiCisKKy8geworCW1v ZGVsID0gIlNLT1YgSU1YNiBDUFUgUXVhZENvcmUiOworCWNvbXBhdGlibGUgPSAic2tvdixpbXg2 cS1za292LXJldmMtbHQ2IiwgImZzbCxpbXg2cSI7CisKKwliYWNrbGlnaHQ6IGJhY2tsaWdodCB7 CisJCWNvbXBhdGlibGUgPSAicHdtLWJhY2tsaWdodCI7CisJCXBpbmN0cmwtbmFtZXMgPSAiZGVm YXVsdCI7CisJCXBpbmN0cmwtMCA9IDwmcGluY3RybF9iYWNrbGlnaHQ+OworCQllbmFibGUtZ3Bp b3MgPSA8JmdwaW82IDIzIEdQSU9fQUNUSVZFX0xPVz47CisJCXB3bXMgPSA8JnB3bTIgMCAyMDAw MCAwPjsKKwkJYnJpZ2h0bmVzcy1sZXZlbHMgPSA8MCAyNTU+OworCQludW0taW50ZXJwb2xhdGVk LXN0ZXBzID0gPDE3PjsKKwkJZGVmYXVsdC1icmlnaHRuZXNzLWxldmVsID0gPDg+OworCQlwb3dl ci1zdXBwbHkgPSA8JnJlZ18yNHYwPjsKKwl9OworCisJZGlzcGxheSB7CisJCSNhZGRyZXNzLWNl bGxzID0gPDE+OworCQkjc2l6ZS1jZWxscyA9IDwwPjsKKworCQljb21wYXRpYmxlID0gImZzbCxp bXgtcGFyYWxsZWwtZGlzcGxheSI7CisJCXBpbmN0cmwtbmFtZXMgPSAiZGVmYXVsdCI7CisJCXBp bmN0cmwtMCA9IDwmcGluY3RybF9pcHUxPjsKKworCQlwb3J0QDAgeworCQkJcmVnID0gPDA+Owor CisJCQlkaXNwbGF5MF9pbjogZW5kcG9pbnQgeworCQkJCXJlbW90ZS1lbmRwb2ludCA9IDwmaXB1 MV9kaTBfZGlzcDA+OworCQkJfTsKKwkJfTsKKworCQlwb3J0QDEgeworCQkJcmVnID0gPDE+Owor CisJCQlkaXNwbGF5MF9vdXQ6IGVuZHBvaW50IHsKKwkJCQlyZW1vdGUtZW5kcG9pbnQgPSA8JnBh bmVsX2luPjsKKwkJCX07CisJCX07CisJfTsKKworCXBhbmVsIHsKKwkJY29tcGF0aWJsZSA9ICJs b2dpY3RlY2hubyxsdHRkODAwNDgwMDcwLWw2d2gtcnQiOworCQliYWNrbGlnaHQgPSA8JmJhY2ts aWdodD47CisJCXBvd2VyLXN1cHBseSA9IDwmcmVnXzN2Mz47CisKKwkJcG9ydCB7CisJCQlwYW5l bF9pbjogZW5kcG9pbnQgeworCQkJCXJlbW90ZS1lbmRwb2ludCA9IDwmZGlzcGxheTBfb3V0PjsK KwkJCX07CisJCX07CisJfTsKK307CisKKyZoZG1pIHsKKwlkZGMtaTJjLWJ1cyA9IDwmaTJjMj47 CisJc3RhdHVzID0gIm9rYXkiOworfTsKKworJmkyYzIgeworCXBpbmN0cmwtbmFtZXMgPSAiZGVm YXVsdCI7CisJcGluY3RybC0wID0gPCZwaW5jdHJsX2kyYzI+OworCWNsb2NrLWZyZXF1ZW5jeSA9 IDwxMDAwMDA+OworCXN0YXR1cyA9ICJva2F5IjsKK307CisKKyZpcHUxX2RpMF9kaXNwMCB7CisJ cmVtb3RlLWVuZHBvaW50ID0gPCZkaXNwbGF5MF9pbj47Cit9OworCismaW9tdXhjIHsKKwlwaW5j dHJsX2JhY2tsaWdodDogYmFja2xpZ2h0Z3JwIHsKKwkJZnNsLHBpbnMgPSA8CisJCQlNWDZRRExf UEFEX1JHTUlJX1REM19fR1BJTzZfSU8yMwkJMHg1OAorCQk+OworCX07CisKKwlwaW5jdHJsX2ky YzI6IGkyYzJncnAgeworCQlmc2wscGlucyA9IDwKKwkJCS8qIGludGVybmFsIDIyIGsgcHVsbCB1 cCByZXF1aXJlZCAqLworCQkJTVg2UURMX1BBRF9LRVlfQ09MM19fSTJDMl9TQ0wJCTB4NDAwMUY4 NzgKKwkJCS8qIGludGVybmFsIDIyIGsgcHVsbCB1cCByZXF1aXJlZCAqLworCQkJTVg2UURMX1BB RF9LRVlfUk9XM19fSTJDMl9TREEJCTB4NDAwMUY4NzgKKwkJPjsKKwl9OworCisJcGluY3RybF9p cHUxOiBpcHUxZ3JwIHsKKwkJZnNsLHBpbnMgPSA8CisJCQlNWDZRRExfUEFEX0RJMF9ESVNQX0NM S19fSVBVMV9ESTBfRElTUF9DTEsJMHgxMAorCQkJTVg2UURMX1BBRF9ESTBfUElOMTVfX0lQVTFf REkwX1BJTjE1CQkweDEwCisJCQlNWDZRRExfUEFEX0RJMF9QSU4yX19JUFUxX0RJMF9QSU4wMgkJ MHgxMAorCQkJTVg2UURMX1BBRF9ESTBfUElOM19fSVBVMV9ESTBfUElOMDMJCTB4MTAKKwkJCU1Y NlFETF9QQURfRElTUDBfREFUMF9fSVBVMV9ESVNQMF9EQVRBMDAJMHgxMAorCQkJTVg2UURMX1BB RF9ESVNQMF9EQVQxX19JUFUxX0RJU1AwX0RBVEEwMQkweDEwCisJCQlNWDZRRExfUEFEX0RJU1Aw X0RBVDJfX0lQVTFfRElTUDBfREFUQTAyCTB4MTAKKwkJCU1YNlFETF9QQURfRElTUDBfREFUM19f SVBVMV9ESVNQMF9EQVRBMDMJMHgxMAorCQkJTVg2UURMX1BBRF9ESVNQMF9EQVQ0X19JUFUxX0RJ U1AwX0RBVEEwNAkweDEwCisJCQlNWDZRRExfUEFEX0RJU1AwX0RBVDVfX0lQVTFfRElTUDBfREFU QTA1CTB4MTAKKwkJCU1YNlFETF9QQURfRElTUDBfREFUNl9fSVBVMV9ESVNQMF9EQVRBMDYJMHgx MAorCQkJTVg2UURMX1BBRF9ESVNQMF9EQVQ3X19JUFUxX0RJU1AwX0RBVEEwNwkweDEwCisJCQlN WDZRRExfUEFEX0RJU1AwX0RBVDhfX0lQVTFfRElTUDBfREFUQTA4CTB4MTAKKwkJCU1YNlFETF9Q QURfRElTUDBfREFUOV9fSVBVMV9ESVNQMF9EQVRBMDkJMHgxMAorCQkJTVg2UURMX1BBRF9ESVNQ MF9EQVQxMF9fSVBVMV9ESVNQMF9EQVRBMTAJMHgxMAorCQkJTVg2UURMX1BBRF9ESVNQMF9EQVQx MV9fSVBVMV9ESVNQMF9EQVRBMTEJMHgxMAorCQkJTVg2UURMX1BBRF9ESVNQMF9EQVQxMl9fSVBV MV9ESVNQMF9EQVRBMTIJMHgxMAorCQkJTVg2UURMX1BBRF9ESVNQMF9EQVQxM19fSVBVMV9ESVNQ MF9EQVRBMTMJMHgxMAorCQkJTVg2UURMX1BBRF9ESVNQMF9EQVQxNF9fSVBVMV9ESVNQMF9EQVRB MTQJMHgxMAorCQkJTVg2UURMX1BBRF9ESVNQMF9EQVQxNV9fSVBVMV9ESVNQMF9EQVRBMTUJMHgx MAorCQkJTVg2UURMX1BBRF9ESVNQMF9EQVQxNl9fSVBVMV9ESVNQMF9EQVRBMTYJMHgxMAorCQkJ TVg2UURMX1BBRF9ESVNQMF9EQVQxN19fSVBVMV9ESVNQMF9EQVRBMTcJMHgxMAorCQkJTVg2UURM X1BBRF9ESVNQMF9EQVQxOF9fSVBVMV9ESVNQMF9EQVRBMTgJMHgxMAorCQkJTVg2UURMX1BBRF9E SVNQMF9EQVQxOV9fSVBVMV9ESVNQMF9EQVRBMTkJMHgxMAorCQkJTVg2UURMX1BBRF9ESVNQMF9E QVQyMF9fSVBVMV9ESVNQMF9EQVRBMjAJMHgxMAorCQkJTVg2UURMX1BBRF9ESVNQMF9EQVQyMV9f SVBVMV9ESVNQMF9EQVRBMjEJMHgxMAorCQkJTVg2UURMX1BBRF9ESVNQMF9EQVQyMl9fSVBVMV9E SVNQMF9EQVRBMjIJMHgxMAorCQkJTVg2UURMX1BBRF9ESVNQMF9EQVQyM19fSVBVMV9ESVNQMF9E QVRBMjMJMHgxMAorCQk+OworCX07Cit9OwpkaWZmIC0tZ2l0IGEvYXJjaC9hcm0vYm9vdC9kdHMv aW14NnEtc2tvdi1yZXZlLW1pMTAxMGFpdC0xY3AxLmR0cyBiL2FyY2gvYXJtL2Jvb3QvZHRzL2lt eDZxLXNrb3YtcmV2ZS1taTEwMTBhaXQtMWNwMS5kdHMKbmV3IGZpbGUgbW9kZSAxMDA2NDQKaW5k ZXggMDAwMDAwMDAwMDAwLi43ZjFmMTliNzRiZmEKLS0tIC9kZXYvbnVsbAorKysgYi9hcmNoL2Fy bS9ib290L2R0cy9pbXg2cS1za292LXJldmUtbWkxMDEwYWl0LTFjcDEuZHRzCkBAIC0wLDAgKzEs MTI3IEBACisvLyBTUERYLUxpY2Vuc2UtSWRlbnRpZmllcjogKEdQTC0yLjAgT1IgTUlUKQorLy8K Ky8vIENvcHlyaWdodCAoQykgMjAyMCBQZW5ndXRyb25peCwgVWxyaWNoIE9lbG1hbm4gPGtlcm5l bEBwZW5ndXRyb25peC5kZT4KKworL2R0cy12MS87CisjaW5jbHVkZSAiaW14NnEuZHRzaSIKKyNp bmNsdWRlICJpbXg2cWRsLXNrb3YtY3B1LmR0c2kiCisKKy8geworCW1vZGVsID0gIlNLT1YgSU1Y NiBDUFUgUXVhZENvcmUiOworCWNvbXBhdGlibGUgPSAic2tvdixpbXg2cS1za292LXJldmUtbWkx MDEwYWl0LTFjcDEiLCAiZnNsLGlteDZxIjsKKworCWJhY2tsaWdodDogYmFja2xpZ2h0IHsKKwkJ Y29tcGF0aWJsZSA9ICJwd20tYmFja2xpZ2h0IjsKKwkJcGluY3RybC1uYW1lcyA9ICJkZWZhdWx0 IjsKKwkJcGluY3RybC0wID0gPCZwaW5jdHJsX2JhY2tsaWdodD47CisJCWVuYWJsZS1ncGlvcyA9 IDwmZ3BpbzYgMjMgR1BJT19BQ1RJVkVfTE9XPjsKKwkJcHdtcyA9IDwmcHdtMiAwIDIwMDAwIDA+ OworCQlicmlnaHRuZXNzLWxldmVscyA9IDwwIDI1NT47CisJCW51bS1pbnRlcnBvbGF0ZWQtc3Rl cHMgPSA8MTc+OworCQlkZWZhdWx0LWJyaWdodG5lc3MtbGV2ZWwgPSA8OD47CisJCXBvd2VyLXN1 cHBseSA9IDwmcmVnXzI0djA+OworCX07CisKKwlwYW5lbCB7CisJCWNvbXBhdGlibGUgPSAibXVs dGktaW5ubyxtaTEwMTBhaXQtMWNwIjsKKwkJYmFja2xpZ2h0ID0gPCZiYWNrbGlnaHQ+OworCQlw b3dlci1zdXBwbHkgPSA8JnJlZ18zdjM+OworCisJCXBvcnQgeworCQkJcGFuZWxfaW46IGVuZHBv aW50IHsKKwkJCQlyZW1vdGUtZW5kcG9pbnQgPSA8Jmx2ZHMwX291dD47CisJCQl9OworCQl9Owor CX07Cit9OworCismY2xrcyB7CisJYXNzaWduZWQtY2xvY2tzID0gPCZjbGtzIElNWDZRRExfQ0xL X0xEQl9ESTBfU0VMPiwKKwkJCSAgPCZjbGtzIElNWDZRRExfQ0xLX0xEQl9ESTFfU0VMPjsKKwlh c3NpZ25lZC1jbG9jay1wYXJlbnRzID0gPCZjbGtzIElNWDZRRExfQ0xLX1BMTDVfVklERU9fRElW PiwKKwkJCQkgPCZjbGtzIElNWDZRRExfQ0xLX1BMTDVfVklERU9fRElWPjsKK307CisKKyZoZG1p IHsKKwlkZGMtaTJjLWJ1cyA9IDwmaTJjMj47CisJc3RhdHVzID0gIm9rYXkiOworfTsKKworJmky YzEgeworCXBpbmN0cmwtbmFtZXMgPSAiZGVmYXVsdCI7CisJcGluY3RybC0wID0gPCZwaW5jdHJs X2kyYzE+OworCWNsb2NrLWZyZXF1ZW5jeSA9IDwxMDAwMDA+OworCXN0YXR1cyA9ICJva2F5IjsK KworCXRvdWNoc2NyZWVuQDM4IHsKKwkJY29tcGF0aWJsZSA9ICJlZHQsZWR0LWZ0NTQwNiI7CisJ CXJlZyA9IDwweDM4PjsKKwkJcGluY3RybC1uYW1lcyA9ICJkZWZhdWx0IjsKKwkJcGluY3RybC0w ID0gPCZwaW5jdHJsX3RvdWNoc2NyZWVuPjsKKwkJaW50ZXJydXB0LXBhcmVudCA9IDwmZ3BpbzM+ OworCQlpbnRlcnJ1cHRzID0gPDE5IElSUV9UWVBFX0VER0VfRkFMTElORz47CisJCXJlc2V0LWdw aW9zID0gPCZncGlvMyAyMyBHUElPX0FDVElWRV9MT1c+OworCQl0b3VjaHNjcmVlbi1zaXplLXgg PSA8MTI4MD47CisJCXRvdWNoc2NyZWVuLXNpemUteSA9IDw4MDA+OworCQl3YWtldXAtc291cmNl OworCX07Cit9OworCismaTJjMiB7CisJcGluY3RybC1uYW1lcyA9ICJkZWZhdWx0IjsKKwlwaW5j dHJsLTAgPSA8JnBpbmN0cmxfaTJjMj47CisJY2xvY2stZnJlcXVlbmN5ID0gPDEwMDAwMD47CisJ c3RhdHVzID0gIm9rYXkiOworfTsKKworJmxkYiB7CisJc3RhdHVzID0gIm9rYXkiOworCisJbHZk cy1jaGFubmVsQDAgeworCQlzdGF0dXMgPSAib2theSI7CisKKwkJcG9ydEA0IHsKKwkJCXJlZyA9 IDw0PjsKKworCQkJbHZkczBfb3V0OiBlbmRwb2ludCB7CisJCQkJcmVtb3RlLWVuZHBvaW50ID0g PCZwYW5lbF9pbj47CisJCQl9OworCQl9OworCX07Cit9OworCismaW9tdXhjIHsKKwlwaW5jdHJs X2JhY2tsaWdodDogYmFja2xpZ2h0Z3JwIHsKKwkJZnNsLHBpbnMgPSA8CisJCQlNWDZRRExfUEFE X1JHTUlJX1REM19fR1BJTzZfSU8yMwkJMHg1OAorCQk+OworCX07CisKKwlwaW5jdHJsX2kyYzE6 IGkyYzFncnAgeworCQlmc2wscGlucyA9IDwKKwkJCS8qIGV4dGVybmFsIDEgayBwdWxsIHVwICov CisJCQlNWDZRRExfUEFEX0VJTV9EMjFfX0kyQzFfU0NMCQkweDQwMDEwODc4CisJCQkvKiBleHRl cm5hbCAxIGsgcHVsbCB1cCAqLworCQkJTVg2UURMX1BBRF9FSU1fRDI4X19JMkMxX1NEQQkJMHg0 MDAxMDg3OAorCQk+OworCX07CisKKwlwaW5jdHJsX2kyYzI6IGkyYzJncnAgeworCQlmc2wscGlu cyA9IDwKKwkJCS8qIGludGVybmFsIDIyIGsgcHVsbCB1cCByZXF1aXJlZCAqLworCQkJTVg2UURM X1BBRF9LRVlfQ09MM19fSTJDMl9TQ0wJCTB4NDAwMUY4NzgKKwkJCS8qIGludGVybmFsIDIyIGsg cHVsbCB1cCByZXF1aXJlZCAqLworCQkJTVg2UURMX1BBRF9LRVlfUk9XM19fSTJDMl9TREEJCTB4 NDAwMUY4NzgKKwkJPjsKKwl9OworCisJcGluY3RybF90b3VjaHNjcmVlbjogdG91Y2hzY3JlZW5n cnAgeworCQlmc2wscGlucyA9IDwKKwkJCS8qIGV4dGVybmFsIDEwIGsgcHVsbCB1cCAqLworCQkJ LyogQ1RQX0lOVCAqLworCQkJTVg2UURMX1BBRF9FSU1fRDE5X19HUElPM19JTzE5CQkweDFiMGIw CisJCQkvKiBDVFBfUlNUICovCisJCQlNWDZRRExfUEFEX0VJTV9EMjNfX0dQSU8zX0lPMjMJCTB4 MWIwYjAKKwkJPjsKKwl9OworfTsKZGlmZiAtLWdpdCBhL2FyY2gvYXJtL2Jvb3QvZHRzL2lteDZx ZGwtc2tvdi1jcHUtcmV2Yy5kdHNpIGIvYXJjaC9hcm0vYm9vdC9kdHMvaW14NnFkbC1za292LWNw dS1yZXZjLmR0c2kKbmV3IGZpbGUgbW9kZSAxMDA2NDQKaW5kZXggMDAwMDAwMDAwMDAwLi42OWFl NDMwYTUzYmQKLS0tIC9kZXYvbnVsbAorKysgYi9hcmNoL2FybS9ib290L2R0cy9pbXg2cWRsLXNr b3YtY3B1LXJldmMuZHRzaQpAQCAtMCwwICsxLDU0IEBACisvLyBTUERYLUxpY2Vuc2UtSWRlbnRp ZmllcjogKEdQTC0yLjAgT1IgTUlUKQorLy8KKy8vIENvcHlyaWdodCAoQykgMjAyMCBQZW5ndXRy b25peCwgVWxyaWNoIE9lbG1hbm4gPGtlcm5lbEBwZW5ndXRyb25peC5kZT4KKworJmVjc3BpNCB7 CisJcGluY3RybC1uYW1lcyA9ICJkZWZhdWx0IjsKKwlwaW5jdHJsLTAgPSA8JnBpbmN0cmxfZWNz cGk0PjsKKwljcy1ncGlvcyA9IDwmZ3BpbzMgMjAgR1BJT19BQ1RJVkVfTE9XPjsKKwlzdGF0dXMg PSAib2theSI7CisKKwl0b3VjaHNjcmVlbkAwIHsKKwkJcGluY3RybC1uYW1lcyA9ICJkZWZhdWx0 IjsKKwkJcGluY3RybC0wID0gPCZwaW5jdHJsX3RvdWNoPjsKKwkJY29tcGF0aWJsZSA9ICJ0aSx0 c2MyMDQ2IjsKKwkJcmVnID0gPDA+OworCQlzcGktbWF4LWZyZXF1ZW5jeSA9IDwxMDAwMDAwPjsK KwkJaW50ZXJydXB0cy1leHRlbmRlZCA9IDwmZ3BpbzMgMTkgSVJRX1RZUEVfTEVWRUxfTE9XPjsK KwkJdmNjLXN1cHBseSAgPSA8JnJlZ18zdjM+OworCQlwZW5kb3duLWdwaW8gPSA8JmdwaW8zIDE5 IEdQSU9fQUNUSVZFX0xPVz47CisJCXRpLHgtcGxhdGUtb2htcyA9IC9iaXRzLyAxNiA8ODUwPjsK KwkJdGkseS1wbGF0ZS1vaG1zID0gL2JpdHMvIDE2IDwyOTU+OworCQl0aSxwcmVzc3VyZS1taW4g PSAvYml0cy8gMTYgPDI+OworCQl0aSxwcmVzc3VyZS1tYXggPSAvYml0cy8gMTYgPDE1MDA+Owor CQl0aSx2cmVmLW12CT0gL2JpdHMvIDE2IDwzMzAwPjsKKwkJdGksc2V0dGxlLWRlbGF5LXVzZWMg PSAvYml0cy8gMTYgPDE1PjsKKwkJdGksdnJlZi1kZWxheS11c2VjcyA9IC9iaXRzLyAxNiA8MD47 CisJCXRpLHBlbmlycS1yZWNoZWNrLWRlbGF5LXVzZWNzID0gL2JpdHMvIDE2IDwxMDA+OworCQl0 aSxkZWJvdW5jZS1tYXggPSAvYml0cy8gMTYgPDEwMD47CisJCXRpLGRlYm91bmNlLXRvbCA9IC9i aXRzLyAxNiA8KH4wKT47CisJCXRpLGRlYm91bmNlLXJlcCA9IC9iaXRzLyAxNiA8ND47CisJCXRv dWNoc2NyZWVuLXN3YXBwZWQteC15OworCQl0b3VjaHNjcmVlbi1pbnZlcnRlZC15OworCQl3YWtl dXAtc291cmNlOworCX07Cit9OworCismaW9tdXhjIHsKKwlwaW5jdHJsX2Vjc3BpNDogZWNzcGk0 Z3JwIHsKKwkJZnNsLHBpbnMgPSA8CisJCQlNWDZRRExfUEFEX0VJTV9EMjhfX0VDU1BJNF9NT1NJ CQkJMHgxMDBiMQorCQkJTVg2UURMX1BBRF9FSU1fRDIyX19FQ1NQSTRfTUlTTwkJCTB4MDAwYjEK KwkJCU1YNlFETF9QQURfRUlNX0QyMV9fRUNTUEk0X1NDTEsJCQkweDAwMGIxCisJCQkvKiAqbm8q IGV4dGVybmFsIHB1bGwgdXAgKi8KKwkJCU1YNlFETF9QQURfRUlNX0QyMF9fR1BJTzNfSU8yMAkJ MHg0MDAwMDA1OAorCQk+OworCX07CisKKwlwaW5jdHJsX3RvdWNoOiB0b3VjaGdycCB7CisJCWZz bCxwaW5zID0gPAorCQkJLyogZXh0ZXJuYWwgcHVsbCB1cCAqLworCQkJTVg2UURMX1BBRF9FSU1f RDE5X19HUElPM19JTzE5CQkJMHgxMDA0MAorCQk+OworCX07Cit9OwpkaWZmIC0tZ2l0IGEvYXJj aC9hcm0vYm9vdC9kdHMvaW14NnFkbC1za292LWNwdS5kdHNpIGIvYXJjaC9hcm0vYm9vdC9kdHMv aW14NnFkbC1za292LWNwdS5kdHNpCm5ldyBmaWxlIG1vZGUgMTAwNjQ0CmluZGV4IDAwMDAwMDAw MDAwMC4uMTZmZjQ5NDY1ZjVmCi0tLSAvZGV2L251bGwKKysrIGIvYXJjaC9hcm0vYm9vdC9kdHMv aW14NnFkbC1za292LWNwdS5kdHNpCkBAIC0wLDAgKzEsNDc1IEBACisvLyBTUERYLUxpY2Vuc2Ut SWRlbnRpZmllcjogKEdQTC0yLjAgT1IgTUlUKQorLy8KKy8vIENvcHlyaWdodCAoQykgMjAyMCBQ ZW5ndXRyb25peCwgVWxyaWNoIE9lbG1hbm4gPGtlcm5lbEBwZW5ndXRyb25peC5kZT4KKworI2lu Y2x1ZGUgPGR0LWJpbmRpbmdzL2dwaW8vZ3Bpby5oPgorI2luY2x1ZGUgPGR0LWJpbmRpbmdzL2xl ZHMvY29tbW9uLmg+CisKKy8geworCWNob3NlbiB7CisJCXN0ZG91dC1wYXRoID0gJnVhcnQyOwor CX07CisKKwlhbGlhc2VzIHsKKwkJY2FuMCA9ICZjYW4xOworCQljYW4xID0gJmNhbjI7CisJCW1k aW8tZ3BpbzAgPSAmbWRpbzsKKwkJbmFuZCA9ICZncG1pOworCQlydGMwID0gJmkyY19ydGM7CisJ CXJ0YzEgPSAmc252czsKKwkJdXNiMCA9ICZ1c2JoMTsKKwkJdXNiMSA9ICZ1c2JvdGc7CisJfTsK KworCWlpby1od21vbiB7CisJCWNvbXBhdGlibGUgPSAiaWlvLWh3bW9uIjsKKwkJaW8tY2hhbm5l bHMgPSA8JmFkYyAwPiwgLyogMjRWICovCisJCSAgICAgICAgICAgICAgPCZhZGMgMT47IC8qIHRl bXBlcmF0dXJlICovCisJfTsKKworCWxlZHMgeworCQljb21wYXRpYmxlID0gImdwaW8tbGVkcyI7 CisKKwkJbGVkLTAgeworCQkJbGFiZWwgPSAiRDEiOworCQkJZ3Bpb3MgPSA8JmdwaW8xIDIgR1BJ T19BQ1RJVkVfSElHSD47CisJCQlmdW5jdGlvbiA9IExFRF9GVU5DVElPTl9TVEFUVVM7CisJCQlk ZWZhdWx0LXN0YXRlID0gIm9uIjsKKwkJCWxpbnV4LGRlZmF1bHQtdHJpZ2dlciA9ICJoZWFydGJl YXQiOworCQl9OworCisJCWxlZC0xIHsKKwkJCWxhYmVsID0gIkQyIjsKKwkJCWdwaW9zID0gPCZn cGlvMSAwIEdQSU9fQUNUSVZFX0hJR0g+OworCQkJZGVmYXVsdC1zdGF0ZSA9ICJvZmYiOworCQl9 OworCisJCWxlZC0yIHsKKwkJCWxhYmVsID0gIkQzIjsKKwkJCWdwaW9zID0gPCZncGlvMSA0IEdQ SU9fQUNUSVZFX0hJR0g+OworCQkJZGVmYXVsdC1zdGF0ZSA9ICJvbiI7CisJCX07CisJfTsKKwor CW1kaW86IG1kaW8geworCQlwaW5jdHJsLW5hbWVzID0gImRlZmF1bHQiOworCQlwaW5jdHJsLTAg PSA8JnBpbmN0cmxfbWRpbz47CisJCWNvbXBhdGlibGUgPSAibWljcm9jaGlwLG1kaW8tc21pMCI7 CisJCSNhZGRyZXNzLWNlbGxzID0gPDE+OworCQkjc2l6ZS1jZWxscyA9IDwwPjsKKwkJZ3Bpb3Mg PSA8JmdwaW8xIDMxIEdQSU9fQUNUSVZFX0hJR0gKKwkJCSAmZ3BpbzEgMjIgR1BJT19BQ1RJVkVf SElHSD47CisKKwkJc3dpdGNoQDAgeworCQkJcGluY3RybC1uYW1lcyA9ICJkZWZhdWx0IjsKKwkJ CXBpbmN0cmwtMCA9IDwmcGluY3RybF9zd2l0Y2g+OworCQkJY29tcGF0aWJsZSA9ICJtaWNyb2No aXAsa3N6ODg3MyI7CisJCQlpbnRlcnJ1cHQtcGFyZW50ID0gPCZncGlvMz47CisJCQlpbnRlcnJ1 cHQgPSA8MzAgSVJRX1RZUEVfTEVWRUxfSElHSD47CisJCQlyZXNldC1ncGlvcyA9IDwmZ3BpbzEg NSBHUElPX0FDVElWRV9MT1c+OworCQkJcmVnID0gPDA+OworCisJCQlwb3J0cyB7CisJCQkJI2Fk ZHJlc3MtY2VsbHMgPSA8MT47CisJCQkJI3NpemUtY2VsbHMgPSA8MD47CisKKwkJCQlwb3J0c0Aw IHsKKwkJCQkJcmVnID0gPDA+OworCQkJCQlwaHktbW9kZSA9ICJpbnRlcm5hbCI7CisJCQkJCWxh YmVsID0gImxhbjEiOworCQkJCX07CisKKwkJCQlwb3J0c0AxIHsKKwkJCQkJcmVnID0gPDE+Owor CQkJCQlwaHktbW9kZSA9ICJpbnRlcm5hbCI7CisJCQkJCWxhYmVsID0gImxhbjIiOworCQkJCX07 CisKKwkJCQlwb3J0c0AyIHsKKwkJCQkJcmVnID0gPDI+OworCQkJCQlsYWJlbCA9ICJjcHUiOwor CQkJCQlldGhlcm5ldCA9IDwmZmVjPjsKKwkJCQkJcGh5LW1vZGUgPSAicm1paSI7CisKKwkJCQkJ Zml4ZWQtbGluayB7CisJCQkJCQlzcGVlZCA9IDwxMDA+OworCQkJCQkJZnVsbC1kdXBsZXg7CisJ CQkJCX07CisJCQkJfTsKKwkJCX07CisJCX07CisKKwl9OworCisJY2xrNTBtX3BoeTogcGh5LWNs b2NrIHsKKwkJY29tcGF0aWJsZSA9ICJmaXhlZC1jbG9jayI7CisJCSNjbG9jay1jZWxscyA9IDww PjsKKwkJY2xvY2stZnJlcXVlbmN5ID0gPDUwMDAwMDAwPjsKKwl9OworCisJcmVnXzN2MzogcmVn dWxhdG9yLTN2MyB7CisJCWNvbXBhdGlibGUgPSAicmVndWxhdG9yLWZpeGVkIjsKKwkJdmluLXN1 cHBseSA9IDwmcmVnXzV2MD47CisJCXJlZ3VsYXRvci1uYW1lID0gIjN2MyI7CisJCXJlZ3VsYXRv ci1taW4tbWljcm92b2x0ID0gPDMzMDAwMDA+OworCQlyZWd1bGF0b3ItbWF4LW1pY3Jvdm9sdCA9 IDwzMzAwMDAwPjsKKwl9OworCisJcmVnXzV2MDogcmVndWxhdG9yLTV2MCB7CisJCWNvbXBhdGli bGUgPSAicmVndWxhdG9yLWZpeGVkIjsKKwkJcmVndWxhdG9yLW5hbWUgPSAiNXYwIjsKKwkJcmVn dWxhdG9yLW1pbi1taWNyb3ZvbHQgPSA8NTAwMDAwMD47CisJCXJlZ3VsYXRvci1tYXgtbWljcm92 b2x0ID0gPDUwMDAwMDA+OworCX07CisKKwlyZWdfMjR2MDogcmVndWxhdG9yLTI0djAgeworCQlj b21wYXRpYmxlID0gInJlZ3VsYXRvci1maXhlZCI7CisJCXJlZ3VsYXRvci1uYW1lID0gIjI0djAi OworCQlyZWd1bGF0b3ItbWluLW1pY3Jvdm9sdCA9IDwyNDAwMDAwMD47CisJCXJlZ3VsYXRvci1t YXgtbWljcm92b2x0ID0gPDI0MDAwMDAwPjsKKwl9OworCisJcmVnX2NhbjFfc3RieTogcmVndWxh dG9yLWNhbjEtc3RieSB7CisJCWNvbXBhdGlibGUgPSAicmVndWxhdG9yLWZpeGVkIjsKKwkJcGlu Y3RybC1uYW1lcyA9ICJkZWZhdWx0IjsKKwkJcGluY3RybC0wID0gPCZwaW5jdHJsX2NhbjFfc3Ri eT47CisJCXJlZ3VsYXRvci1uYW1lID0gImNhbjEtM3YzIjsKKwkJcmVndWxhdG9yLW1pbi1taWNy b3ZvbHQgPSA8MzMwMDAwMD47CisJCXJlZ3VsYXRvci1tYXgtbWljcm92b2x0ID0gPDMzMDAwMDA+ OworCQlncGlvID0gPCZncGlvMyAzMSBHUElPX0FDVElWRV9MT1c+OworCX07CisKKwlyZWdfY2Fu Ml9zdGJ5OiByZWd1bGF0b3ItY2FuMi1zdGJ5IHsKKwkJY29tcGF0aWJsZSA9ICJyZWd1bGF0b3It Zml4ZWQiOworCQlwaW5jdHJsLW5hbWVzID0gImRlZmF1bHQiOworCQlwaW5jdHJsLTAgPSA8JnBp bmN0cmxfY2FuMl9zdGJ5PjsKKwkJcmVndWxhdG9yLW5hbWUgPSAiY2FuMi0zdjMiOworCQlyZWd1 bGF0b3ItbWluLW1pY3Jvdm9sdCA9IDwzMzAwMDAwPjsKKwkJcmVndWxhdG9yLW1heC1taWNyb3Zv bHQgPSA8MzMwMDAwMD47CisJCWdwaW8gPSA8JmdwaW80IDExIEdQSU9fQUNUSVZFX0xPVz47CisJ fTsKKworCXJlZ192Y2NfbW1jOiByZWd1bGF0b3ItdmNjLW1tYyB7CisJCXBpbmN0cmwtbmFtZXMg PSAiZGVmYXVsdCI7CisJCXBpbmN0cmwtMCA9IDwmcGluY3RybF92Y2NfbW1jPjsKKwkJY29tcGF0 aWJsZSA9ICJyZWd1bGF0b3ItZml4ZWQiOworCQl2aW4tc3VwcGx5ID0gPCZyZWdfM3YzPjsKKwkJ cmVndWxhdG9yLW5hbWUgPSAibW1jX3ZjY19zdXBwbHkiOworCQlyZWd1bGF0b3ItbWluLW1pY3Jv dm9sdCA9IDwzMzAwMDAwPjsKKwkJcmVndWxhdG9yLW1heC1taWNyb3ZvbHQgPSA8MzMwMDAwMD47 CisJCXJlZ3VsYXRvci1hbHdheXMtb247CisJCXJlZ3VsYXRvci1ib290LW9uOworCQlncGlvID0g PCZncGlvNyA4IEdQSU9fQUNUSVZFX0hJR0g+OworCQllbmFibGUtYWN0aXZlLWhpZ2g7CisJCXN0 YXJ0dXAtZGVsYXktdXMgPSA8MTAwPjsKKwl9OworCisJcmVnX3ZjY19tbWNfaW86IHJlZ3VsYXRv ci12Y2MtbW1jLWlvIHsKKwkJcGluY3RybC1uYW1lcyA9ICJkZWZhdWx0IjsKKwkJcGluY3RybC0w ID0gPCZwaW5jdHJsX3ZjY19tbWNfaW8+OworCQljb21wYXRpYmxlID0gInJlZ3VsYXRvci1ncGlv IjsKKwkJdmluLXN1cHBseSA9IDwmcmVnXzV2MD47CisJCXJlZ3VsYXRvci1uYW1lID0gIm1tY19p b19zdXBwbHkiOworCQlyZWd1bGF0b3ItdHlwZSA9ICJ2b2x0YWdlIjsKKwkJcmVndWxhdG9yLW1p bi1taWNyb3ZvbHQgPSA8MTgwMDAwMD47CisJCXJlZ3VsYXRvci1tYXgtbWljcm92b2x0ID0gPDMz MDAwMDA+OworCQlncGlvcyA9IDwmZ3BpbzcgMTMgR1BJT19BQ1RJVkVfSElHSD47CisJCXN0YXRl cyA9IDwxODAwMDAwIDB4MT4sIDwzMzAwMDAwIDB4MD47CisJCXN0YXJ0dXAtZGVsYXktdXMgPSA8 MTAwPjsKKwl9OworfTsKKworJmNhbjEgeworCXBpbmN0cmwtbmFtZXMgPSAiZGVmYXVsdCI7CisJ cGluY3RybC0wID0gPCZwaW5jdHJsX2NhbjE+OworCXhjZWl2ZXItc3VwcGx5ID0gPCZyZWdfY2Fu MV9zdGJ5PjsKKwlzdGF0dXMgPSAib2theSI7Cit9OworCismY2FuMiB7CisJcGluY3RybC1uYW1l cyA9ICJkZWZhdWx0IjsKKwlwaW5jdHJsLTAgPSA8JnBpbmN0cmxfY2FuMj47CisJeGNlaXZlci1z dXBwbHkgPSA8JnJlZ19jYW4yX3N0Ynk+OworCXN0YXR1cyA9ICJva2F5IjsKK307CisKKyZlY3Nw aTEgeworCXBpbmN0cmwtbmFtZXMgPSAiZGVmYXVsdCI7CisJcGluY3RybC0wID0gPCZwaW5jdHJs X2Vjc3BpMT47CisJY3MtZ3Bpb3MgPSA8JmdwaW8zIDI0IEdQSU9fQUNUSVZFX0xPVz47CisJc3Rh dHVzID0gIm9rYXkiOworCisJZmxhc2hAMCB7CisJCWNvbXBhdGlibGUgPSAiamVkZWMsc3BpLW5v ciI7CisJCXNwaS1tYXgtZnJlcXVlbmN5ID0gPDU0MDAwMDAwPjsKKwkJcmVnID0gPDA+OworCX07 Cit9OworCismZWNzcGkyIHsKKwlwaW5jdHJsLW5hbWVzID0gImRlZmF1bHQiOworCXBpbmN0cmwt MCA9IDwmcGluY3RybF9lY3NwaTI+OworCWNzLWdwaW9zID0gPCZncGlvMiAyNiBHUElPX0FDVElW RV9MT1c+OworCXN0YXR1cyA9ICJva2F5IjsKKworCWFkYzogYWRjQDAgeworCQljb21wYXRpYmxl ID0gIm1pY3JvY2hpcCxtY3AzMDAyIjsKKwkJcmVnID0gPDA+OworCQlzcGktbWF4LWZyZXF1ZW5j eSA9IDwxMDAwMDAwPjsKKwkJI2lvLWNoYW5uZWwtY2VsbHMgPSA8MT47CisJfTsKK307CisKKyZm ZWMgeworCXBpbmN0cmwtbmFtZXMgPSAiZGVmYXVsdCI7CisJcGluY3RybC0wID0gPCZwaW5jdHJs X2VuZXQ+OworCWNsb2NrcyA9IDwmY2xrcyBJTVg2UURMX0NMS19FTkVUPiwKKwkJIDwmY2xrcyBJ TVg2UURMX0NMS19FTkVUPiwKKwkJIDwmY2xrNTBtX3BoeT47CisJY2xvY2stbmFtZXMgPSAiaXBn IiwgImFoYiIsICJwdHAiOworCXBoeS1tb2RlID0gInJtaWkiOworCXBoeS1zdXBwbHkgPSA8JnJl Z18zdjM+OworCXN0YXR1cyA9ICJva2F5IjsKKworCWZpeGVkLWxpbmsgeworCQlzcGVlZCA9IDwx MDA+OworCQlmdWxsLWR1cGxleDsKKwl9OworfTsKKworJmdwbWkgeworCXBpbmN0cmwtbmFtZXMg PSAiZGVmYXVsdCI7CisJcGluY3RybC0wID0gPCZwaW5jdHJsX2dwbWlfbmFuZD47CisJbmFuZC1v bi1mbGFzaC1iYnQ7CisJI2FkZHJlc3MtY2VsbHMgPSA8MT47CisJI3NpemUtY2VsbHMgPSA8MD47 CisJc3RhdHVzID0gIm9rYXkiOworfTsKKworJmkyYzMgeworCXBpbmN0cmwtbmFtZXMgPSAiZGVm YXVsdCI7CisJcGluY3RybC0wID0gPCZwaW5jdHJsX2kyYzM+OworCWNsb2NrLWZyZXF1ZW5jeSA9 IDw0MDAwMDA+OworCXN0YXR1cyA9ICJva2F5IjsKKworCWkyY19ydGM6IHJ0Y0A1MSB7CisJCWNv bXBhdGlibGUgPSAibnhwLHBjZjg1MDYzIjsKKwkJcmVnID0gPDB4NTE+OworCQlxdWFydHotbG9h ZC1mZW10b2ZhcmFkcyA9IDwxMjUwMD47CisJfTsKK307CisKKyZwd20yIHsKKwkjcHdtLWNlbGxz ID0gPDI+OworCXBpbmN0cmwtbmFtZXMgPSAiZGVmYXVsdCI7CisJcGluY3RybC0wID0gPCZwaW5j dHJsX3B3bTI+OworCXN0YXR1cyA9ICJva2F5IjsKK307CisKKyZwd20zIHsKKwkvKiB1c2VkIGZv ciBMQ0QgY29udHJhc3QgY29udHJvbCAqLworCXBpbmN0cmwtbmFtZXMgPSAiZGVmYXVsdCI7CisJ cGluY3RybC0wID0gPCZwaW5jdHJsX3B3bTM+OworCXN0YXR1cyA9ICJva2F5IjsKK307CisKKyZ1 YXJ0MiB7CisJcGluY3RybC1uYW1lcyA9ICJkZWZhdWx0IjsKKwlwaW5jdHJsLTAgPSA8JnBpbmN0 cmxfdWFydDI+OworCXN0YXR1cyA9ICJva2F5IjsKK307CisKKyZ1c2JoMSB7CisJdmJ1cy1zdXBw bHkgPSA8JnJlZ181djA+OworCWRpc2FibGUtb3Zlci1jdXJyZW50OworCXN0YXR1cyA9ICJva2F5 IjsKK307CisKKy8qIG5vIHVzYmgyICovCismdXNicGh5bm9wMSB7CisJc3RhdHVzID0gImRpc2Fi bGVkIjsKK307CisKKy8qIG5vIHVzYmgzICovCismdXNicGh5bm9wMiB7CisJc3RhdHVzID0gImRp c2FibGVkIjsKK307CisKKyZ1c2JvdGcgeworCXZidXMtc3VwcGx5ID0gPCZyZWdfNXYwPjsKKwlk aXNhYmxlLW92ZXItY3VycmVudDsKKwlzdGF0dXMgPSAib2theSI7Cit9OworCismdXNkaGMzIHsK KwlwaW5jdHJsLW5hbWVzID0gImRlZmF1bHQiOworCXBpbmN0cmwtMCA9IDwmcGluY3RybF91c2Ro YzM+OworCXdwLWdwaW9zID0gPCZncGlvNyAxIEdQSU9fQUNUSVZFX0hJR0g+OworCWNkLWdwaW9z ID0gPCZncGlvNyAwIEdQSU9fQUNUSVZFX0xPVz47CisJY2FwLXBvd2VyLW9mZi1jYXJkOworCWZ1 bGwtcHdyLWN5Y2xlOworCWJ1cy13aWR0aCA9IDw0PjsKKwltYXgtZnJlcXVlbmN5ID0gPDUwMDAw MDAwPjsKKwljYXAtc2QtaGlnaHNwZWVkOworCXNkLXVocy1zZHIxMjsKKwlzZC11aHMtc2RyMjU7 CisJc2QtdWhzLXNkcjUwOworCXNkLXVocy1kZHI1MDsKKwltbWMtZGRyLTFfOHY7CisJdm1tYy1z dXBwbHkgPSA8JnJlZ192Y2NfbW1jPjsKKwl2cW1tYy1zdXBwbHkgPSA8JnJlZ192Y2NfbW1jX2lv PjsKKwlzdGF0dXMgPSAib2theSI7Cit9OworCismaW9tdXhjIHsKKwlwaW5jdHJsX2NhbjE6IGNh bjFncnAgeworCQlmc2wscGlucyA9IDwKKwkJCU1YNlFETF9QQURfR1BJT183X19GTEVYQ0FOMV9U WAkJCTB4MzAwOAorCQkJTVg2UURMX1BBRF9HUElPXzhfX0ZMRVhDQU4xX1JYCQkJMHgxYjAwMAor CQk+OworCX07CisKKwlwaW5jdHJsX2NhbjFfc3RieTogY2FuMXN0YnlncnAgeworCQlmc2wscGlu cyA9IDwKKwkJCU1YNlFETF9QQURfRUlNX0QzMV9fR1BJTzNfSU8zMQkJCTB4MTMwMDgKKwkJPjsK Kwl9OworCisJcGluY3RybF9jYW4yOiBjYW4yZ3JwIHsKKwkJZnNsLHBpbnMgPSA8CisJCQlNWDZR RExfUEFEX0tFWV9DT0w0X19GTEVYQ0FOMl9UWAkJMHgzMDA4CisJCQlNWDZRRExfUEFEX0tFWV9S T1c0X19GTEVYQ0FOMl9SWAkJMHgxYjAwMAorCQk+OworCX07CisKKwlwaW5jdHJsX2NhbjJfc3Ri eTogY2FuMnN0YnlncnAgeworCQlmc2wscGlucyA9IDwKKwkJCU1YNlFETF9QQURfS0VZX1JPVzJf X0dQSU80X0lPMTEJCQkweDEzMDA4CisJCT47CisJfTsKKworCXBpbmN0cmxfZWNzcGkxOiBlY3Nw aTFncnAgeworCQlmc2wscGlucyA9IDwKKwkJCU1YNlFETF9QQURfRUlNX0QxN19fRUNTUEkxX01J U08JCQkweDEwMGIxCisJCQlNWDZRRExfUEFEX0VJTV9EMThfX0VDU1BJMV9NT1NJCQkJMHhiMQor CQkJTVg2UURMX1BBRF9FSU1fRDE2X19FQ1NQSTFfU0NMSwkJCTB4YjEKKwkJCS8qICpubyogZXh0 ZXJuYWwgcHVsbCB1cCAqLworCQkJTVg2UURMX1BBRF9FSU1fRDI0X19HUElPM19JTzI0CQkJMHg1 OAorCQk+OworCX07CisKKwlwaW5jdHJsX2Vjc3BpMjogZWNzcGkyZ3JwIHsKKwkJZnNsLHBpbnMg PSA8CisJCQlNWDZRRExfUEFEX0VJTV9PRV9fRUNTUEkyX01JU08JCQkweDEwMGIxCisJCQlNWDZR RExfUEFEX0VJTV9DUzFfX0VDU1BJMl9NT1NJCQkJMHhiMQorCQkJTVg2UURMX1BBRF9FSU1fQ1Mw X19FQ1NQSTJfU0NMSwkJCTB4YjEKKwkJCS8qIGV4dGVybmFsIHB1bGwgdXAgKi8KKwkJCU1YNlFE TF9QQURfRUlNX1JXX19HUElPMl9JTzI2CQkJMHg1OAorCQk+OworCX07CisKKwlwaW5jdHJsX2Vu ZXQ6IGVuZXRncnAgeworCQlmc2wscGlucyA9IDwKKwkJCS8qIFJNSUkgNTAgTUh6ICovCisJCQlN WDZRRExfUEFEX0VORVRfQ1JTX0RWX19FTkVUX1JYX0VOCQkweDEwMGY1CisJCQlNWDZRRExfUEFE X0VORVRfVFhfRU5fX0VORVRfVFhfRU4JCTB4MTAwZjUKKwkJCU1YNlFETF9QQURfRU5FVF9SWEQw X19FTkVUX1JYX0RBVEEwCQkweDEwMGMwCisJCQlNWDZRRExfUEFEX0VORVRfUlhEMV9fRU5FVF9S WF9EQVRBMQkJMHgxMDBjMAorCQkJTVg2UURMX1BBRF9FTkVUX1RYRDBfX0VORVRfVFhfREFUQTAJ CTB4MTAwZjUKKwkJCU1YNlFETF9QQURfRU5FVF9UWEQxX19FTkVUX1RYX0RBVEExCQkweDEwMGY1 CisJCQlNWDZRRExfUEFEX0dQSU9fMTZfX0VORVRfUkVGX0NMSwkJMHgxYjBiMAorCQkJTVg2UURM X1BBRF9HUElPXzVfX0dQSU8xX0lPMDUJCQkweDU4CisJCQkvKiBHUElPIGZvciAibGluayBhY3Rp dmUiICovCisJCQlNWDZRRExfUEFEX0VORVRfUlhfRVJfX0dQSU8xX0lPMjQJCTB4MzAzOAorCQk+ OworCX07CisKKwlwaW5jdHJsX2dwbWlfbmFuZDogZ3BtaW5hbmRncnAgeworCQlmc2wscGlucyA9 IDwKKwkJCU1YNlFETF9QQURfTkFOREZfQ0xFX19OQU5EX0NMRQkJCTB4YjBiMQorCQkJTVg2UURM X1BBRF9OQU5ERl9BTEVfX05BTkRfQUxFCQkJMHhiMGIxCisJCQlNWDZRRExfUEFEX05BTkRGX1JC MF9fTkFORF9SRUFEWV9CCQkweGIwMDAKKwkJCU1YNlFETF9QQURfTkFOREZfQ1MwX19OQU5EX0NF MF9CCQkweGIwYjEKKwkJCU1YNlFETF9QQURfTkFOREZfQ1MxX19OQU5EX0NFMV9CCQkweGIwYjEK KwkJCU1YNlFETF9QQURfU0Q0X0NNRF9fTkFORF9SRV9CCQkJMHhiMGIxCisJCQlNWDZRRExfUEFE X1NENF9DTEtfX05BTkRfV0VfQgkJCTB4YjBiMQorCQkJTVg2UURMX1BBRF9OQU5ERl9EMF9fTkFO RF9EQVRBMDAJCTB4YjBiMQorCQkJTVg2UURMX1BBRF9OQU5ERl9EMV9fTkFORF9EQVRBMDEJCTB4 YjBiMQorCQkJTVg2UURMX1BBRF9OQU5ERl9EMl9fTkFORF9EQVRBMDIJCTB4YjBiMQorCQkJTVg2 UURMX1BBRF9OQU5ERl9EM19fTkFORF9EQVRBMDMJCTB4YjBiMQorCQkJTVg2UURMX1BBRF9OQU5E Rl9ENF9fTkFORF9EQVRBMDQJCTB4YjBiMQorCQkJTVg2UURMX1BBRF9OQU5ERl9ENV9fTkFORF9E QVRBMDUJCTB4YjBiMQorCQkJTVg2UURMX1BBRF9OQU5ERl9ENl9fTkFORF9EQVRBMDYJCTB4YjBi MQorCQkJTVg2UURMX1BBRF9OQU5ERl9EN19fTkFORF9EQVRBMDcJCTB4YjBiMQorCQk+OworCX07 CisKKwlwaW5jdHJsX2kyYzM6IGkyYzNncnAgeworCQlmc2wscGlucyA9IDwKKwkJCS8qIGV4dGVy bmFsIDEwIGsgcHVsbCB1cCAqLworCQkJTVg2UURMX1BBRF9HUElPXzNfX0kyQzNfU0NMCQkweDQw MDEwODc4CisJCQkvKiBleHRlcm5hbCAxMCBrIHB1bGwgdXAgKi8KKwkJCU1YNlFETF9QQURfR1BJ T182X19JMkMzX1NEQQkJMHg0MDAxMDg3OAorCQk+OworCX07CisKKwlwaW5jdHJsX21kaW86IG1k aW9ncnAgeworCQlmc2wscGlucyA9IDwKKwkJCU1YNlFETF9QQURfRU5FVF9NRElPX19HUElPMV9J TzIyCQkweDEwMGIxCisJCQlNWDZRRExfUEFEX0VORVRfTURDX19HUElPMV9JTzMxCQkJMHhiMQor CQk+OworCX07CisKKwlwaW5jdHJsX3B3bTI6IHB3bTJncnAgeworCQlmc2wscGlucyA9IDwKKwkJ CU1YNlFETF9QQURfR1BJT18xX19QV00yX09VVAkJCTB4NTgKKwkJPjsKKwl9OworCisJcGluY3Ry bF9wd20zOiBwd20zZ3JwIHsKKwkJZnNsLHBpbnMgPSA8CisJCQlNWDZRRExfUEFEX1NEMV9EQVQx X19QV00zX09VVAkJCTB4NTgKKwkJPjsKKwl9OworCisJcGluY3RybF9zd2l0Y2g6IHN3aXRjaGdy cCB7CisJCWZzbCxwaW5zID0gPAorCQkJTVg2UURMX1BBRF9FSU1fRDMwX19HUElPM19JTzMwCQkJ MHhiMAorCQk+OworCX07CisKKwlwaW5jdHJsX3VhcnQyOiB1YXJ0MmdycCB7CisJCWZzbCxwaW5z ID0gPAorCQkJTVg2UURMX1BBRF9FSU1fRDI2X19VQVJUMl9UWF9EQVRBCQkweDFiMGIxCisJCQlN WDZRRExfUEFEX0VJTV9EMjdfX1VBUlQyX1JYX0RBVEEJCTB4MWIwYjEKKwkJPjsKKwl9OworCisJ cGluY3RybF91c2RoYzM6IHVzZGhjM2dycCB7CisJCWZzbCxwaW5zID0gPAorCQkJLyogU29DIGlu dGVybmFsIHB1bGwgdXAgcmVxdWlyZWQgKi8KKwkJCU1YNlFETF9QQURfU0QzX0NNRF9fU0QzX0NN RAkJCTB4MTcwNTkKKwkJCU1YNlFETF9QQURfU0QzX0NMS19fU0QzX0NMSwkJCTB4MTAwNTkKKwkJ CU1YNlFETF9QQURfU0QzX0RBVDBfX1NEM19EQVRBMAkJCTB4MTcwNTkKKwkJCU1YNlFETF9QQURf U0QzX0RBVDFfX1NEM19EQVRBMQkJCTB4MTcwNTkKKwkJCU1YNlFETF9QQURfU0QzX0RBVDJfX1NE M19EQVRBMgkJCTB4MTcwNTkKKwkJCU1YNlFETF9QQURfU0QzX0RBVDNfX1NEM19EQVRBMwkJCTB4 MTcwNTkKKwkJCS8qIFNvQyBpbnRlcm5hbCBwdWxsIHVwIHJlcXVpcmVkICovCisJCQlNWDZRRExf UEFEX1NEM19EQVQ0X19HUElPN19JTzAxCQkJMHgxYjA0MAorCQkJLyogU29DIGludGVybmFsIHB1 bGwgdXAgcmVxdWlyZWQgKi8KKwkJCU1YNlFETF9QQURfU0QzX0RBVDVfX0dQSU83X0lPMDAJCQkw eDFiMDQwCisJCT47CisJfTsKKworCXBpbmN0cmxfdmNjX21tYzogdmNjbW1jZ3JwIHsKKwkJZnNs LHBpbnMgPSA8CisJCQlNWDZRRExfUEFEX1NEM19SU1RfX0dQSU83X0lPMDgJCQkweDU4CisJCT47 CisJfTsKKworCXBpbmN0cmxfdmNjX21tY19pbzogdmNjbW1jaW9ncnAgeworCQlmc2wscGlucyA9 IDwKKwkJCU1YNlFETF9QQURfR1BJT18xOF9fR1BJTzdfSU8xMwkJCTB4NTgKKwkJPjsKKwl9Owor fTsKLS0gCjIuMzAuMgoKCl9fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19f X19fX19fCmxpbnV4LWFybS1rZXJuZWwgbWFpbGluZyBsaXN0CmxpbnV4LWFybS1rZXJuZWxAbGlz dHMuaW5mcmFkZWFkLm9yZwpodHRwOi8vbGlzdHMuaW5mcmFkZWFkLm9yZy9tYWlsbWFuL2xpc3Rp bmZvL2xpbnV4LWFybS1rZXJuZWwK