All of lore.kernel.org
 help / color / mirror / Atom feed
From: Chia-Wei Wang <chiawei_wang@aspeedtech.com>
To: <lukma@denx.de>, <maxims@google.com>, <sjg@chromium.org>,
	<u-boot@lists.denx.de>
Cc: <ryan_chen@aspeedtech.com>, <joel@jms.id.au>
Subject: [PATCH v3 09/14] ast2600: spl: Add ARCY probing
Date: Tue, 20 Jul 2021 14:38:34 +0800	[thread overview]
Message-ID: <20210720063839.1518-10-chiawei_wang@aspeedtech.com> (raw)
In-Reply-To: <20210720063839.1518-1-chiawei_wang@aspeedtech.com>

Probe ARCY driver in SPL board init if enabled.

Signed-off-by: Chia-Wei Wang <chiawei_wang@aspeedtech.com>
---
 arch/arm/mach-aspeed/ast2600/spl.c | 6 ++++++
 1 file changed, 6 insertions(+)

diff --git a/arch/arm/mach-aspeed/ast2600/spl.c b/arch/arm/mach-aspeed/ast2600/spl.c
index a0fc420ff1..2172bb4ae7 100644
--- a/arch/arm/mach-aspeed/ast2600/spl.c
+++ b/arch/arm/mach-aspeed/ast2600/spl.c
@@ -49,6 +49,12 @@ void spl_board_init(void)
 					 &dev);
 	if (rc)
 		debug("HACE initialization failure, rc=%d\n", rc);
+
+	rc = uclass_get_device_by_driver(UCLASS_MOD_EXP,
+					 DM_DRIVER_GET(aspeed_arcy),
+					 &dev);
+	if (rc)
+		debug("ARCY initialization failure, rc=%d\n", rc);
 }
 #endif
 
-- 
2.17.1


  parent reply	other threads:[~2021-07-20  6:41 UTC|newest]

Thread overview: 21+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2021-07-20  6:38 [PATCH v3 00/14] aspeed: Support secure boot chain with FIT image verification Chia-Wei Wang
2021-07-20  6:38 ` [PATCH v3 01/14] aspeed: ast2600: Enlarge SRAM size Chia-Wei Wang
2021-07-20  6:38 ` [PATCH v3 02/14] clk: ast2600: Add YCLK control for HACE Chia-Wei Wang
2021-07-20  6:38 ` [PATCH v3 03/14] crypto: aspeed: Add AST2600 HACE support Chia-Wei Wang
2021-07-20 18:33   ` Simon Glass
2021-07-23  6:30     ` ChiaWei Wang
2021-07-24 17:22       ` Simon Glass
2021-07-20  6:38 ` [PATCH v3 04/14] ast2600: spl: Add HACE probing Chia-Wei Wang
2021-07-20  6:38 ` [PATCH v3 05/14] ARM: dts: ast2600: Add HACE to device tree Chia-Wei Wang
2021-07-20  6:38 ` [PATCH v3 06/14] common: fit: Use hash.c to call CRC/SHA function Chia-Wei Wang
2021-07-24 12:57   ` Tom Rini
2021-07-26  0:06     ` ChiaWei Wang
2021-07-26  2:01       ` Tom Rini
2021-07-20  6:38 ` [PATCH v3 07/14] clk: ast2600: Add RSACLK control for ARCY Chia-Wei Wang
2021-07-20  6:38 ` [PATCH v3 08/14] crypto: aspeed: Add AST2600 ARCY support Chia-Wei Wang
2021-07-20  6:38 ` Chia-Wei Wang [this message]
2021-07-20  6:38 ` [PATCH v3 10/14] ARM: dts: ast2600: Add ARCY to device tree Chia-Wei Wang
2021-07-20  6:38 ` [PATCH v3 11/14] ast2600: spl: Locate load buffer in DRAM space Chia-Wei Wang
2021-07-20  6:38 ` [PATCH v3 12/14] configs: ast2600-evb: Enable SPL FIT support Chia-Wei Wang
2021-07-20  6:38 ` [PATCH v3 13/14] configs: aspeed: Make EXTRA_ENV_SETTINGS board specific Chia-Wei Wang
2021-07-20  6:38 ` [PATCH v3 14/14] configs: ast2600: Boot kernel FIT in DRAM Chia-Wei Wang

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=20210720063839.1518-10-chiawei_wang@aspeedtech.com \
    --to=chiawei_wang@aspeedtech.com \
    --cc=joel@jms.id.au \
    --cc=lukma@denx.de \
    --cc=maxims@google.com \
    --cc=ryan_chen@aspeedtech.com \
    --cc=sjg@chromium.org \
    --cc=u-boot@lists.denx.de \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body. 
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.