From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-16.6 required=3.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS, INCLUDES_CR_TRAILER,INCLUDES_PATCH,MAILING_LIST_MULTI,SPF_HELO_NONE,SPF_PASS, UNWANTED_LANGUAGE_BODY,URIBL_BLOCKED,USER_AGENT_GIT autolearn=unavailable autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 00326C432BE for ; Wed, 4 Aug 2021 13:29:37 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by mail.kernel.org (Postfix) with ESMTP id DC75F60F6F for ; Wed, 4 Aug 2021 13:29:36 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S238485AbhHDN3r (ORCPT ); Wed, 4 Aug 2021 09:29:47 -0400 Received: from fllv0016.ext.ti.com ([198.47.19.142]:54606 "EHLO fllv0016.ext.ti.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S238119AbhHDN3p (ORCPT ); Wed, 4 Aug 2021 09:29:45 -0400 Received: from fllv0035.itg.ti.com ([10.64.41.0]) by fllv0016.ext.ti.com (8.15.2/8.15.2) with ESMTP id 174DTPLo057597; Wed, 4 Aug 2021 08:29:25 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1628083765; bh=OMcmUOKeGaQ3sX314mlOg3INwJTqiDMEYvSK9ByULWQ=; h=From:To:CC:Subject:Date:In-Reply-To:References; b=OgP29ZnehsfER8NYAR8myK4Puc5HEHa/SYXuVzYSKbaqC1eiQQ+0ah5g89SSVFPLr 33itxKqEhSI7yMnayfY+1ubkNvQJRcDSft67/DG7lbaMP57AtKIC3ziGRlKAXWN71h IBG4t5jy94Rod+MUbDPDeUsvUHNDBPP1eohPlVV8= Received: from DLEE105.ent.ti.com (dlee105.ent.ti.com [157.170.170.35]) by fllv0035.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 174DTPfx105290 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Wed, 4 Aug 2021 08:29:25 -0500 Received: from DLEE106.ent.ti.com (157.170.170.36) by DLEE105.ent.ti.com (157.170.170.35) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2176.2; Wed, 4 Aug 2021 08:29:25 -0500 Received: from fllv0040.itg.ti.com (10.64.41.20) by DLEE106.ent.ti.com (157.170.170.36) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2176.2 via Frontend Transport; Wed, 4 Aug 2021 08:29:24 -0500 Received: from a0393678-ssd.india.ti.com (ileax41-snat.itg.ti.com [10.172.224.153]) by fllv0040.itg.ti.com (8.15.2/8.15.2) with ESMTP id 174DTDpf029237; Wed, 4 Aug 2021 08:29:21 -0500 From: Kishon Vijay Abraham I To: Bjorn Helgaas , Rob Herring , Lorenzo Pieralisi , Marc Zyngier CC: Tom Joseph , , , , , , Lokesh Vutla Subject: [PATCH v2 2/3] PCI: j721e: Add PCI legacy interrupt support for J721E Date: Wed, 4 Aug 2021 18:59:11 +0530 Message-ID: <20210804132912.30685-3-kishon@ti.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20210804132912.30685-1-kishon@ti.com> References: <20210804132912.30685-1-kishon@ti.com> MIME-Version: 1.0 Content-Type: text/plain; charset="UTF-8" Content-Transfer-Encoding: 8bit X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Add PCI legacy interrupt support for J721E. J721E has a single HW interrupt line for all the four legacy interrupts INTA/INTB/INTC/INTD. The HW interrupt line connected to GIC is a pulse interrupt whereas the legacy interrupts by definition is level interrupt. In order to provide level interrupt functionality to edge interrupt line, PCIe in J721E has provided IRQ_EOI register. However due to Errata ID #i2094 ([1]), EOI feature is not enabled in HW and only a single pulse interrupt will be generated for every ASSERT_INTx/DEASSERT_INTx. [1] -> J721E DRA829/TDA4VM Processors Silicon Revision 1.1/1.0 SPRZ455A – DECEMBER 2020 – REVISED AUGUST 2021 (https://www.ti.com/lit/er/sprz455a/sprz455a.pdf) Signed-off-by: Kishon Vijay Abraham I --- drivers/pci/controller/cadence/pci-j721e.c | 85 ++++++++++++++++++++++ 1 file changed, 85 insertions(+) diff --git a/drivers/pci/controller/cadence/pci-j721e.c b/drivers/pci/controller/cadence/pci-j721e.c index 2ec037c43bd5..c2e7a78dc31f 100644 --- a/drivers/pci/controller/cadence/pci-j721e.c +++ b/drivers/pci/controller/cadence/pci-j721e.c @@ -29,6 +29,13 @@ #define LINK_DOWN BIT(1) #define J7200_LINK_DOWN BIT(10) +#define EOI_REG 0x10 + +#define ENABLE_REG_SYS_0 0x100 +#define STATUS_REG_SYS_0 0x500 +#define STATUS_CLR_REG_SYS_0 0x700 +#define INTx_EN(num) (1 << (num)) + #define J721E_PCIE_USER_CMD_STATUS 0x4 #define LINK_TRAINING_ENABLE BIT(0) @@ -59,6 +66,7 @@ struct j721e_pcie { void __iomem *user_cfg_base; void __iomem *intd_cfg_base; u32 linkdown_irq_regfield; + struct irq_domain *legacy_irq_domain; }; enum j721e_pcie_mode { @@ -121,6 +129,79 @@ static void j721e_pcie_config_link_irq(struct j721e_pcie *pcie) j721e_pcie_intd_writel(pcie, ENABLE_REG_SYS_2, reg); } +static void j721e_pcie_v1_legacy_irq_handler(struct irq_desc *desc) +{ + struct j721e_pcie *pcie = irq_desc_get_handler_data(desc); + struct irq_chip *chip = irq_desc_get_chip(desc); + int i, virq; + u32 reg; + + chained_irq_enter(chip, desc); + + for (i = 0; i < PCI_NUM_INTX; i++) { + reg = j721e_pcie_intd_readl(pcie, STATUS_REG_SYS_0); + if (!(reg & INTx_EN(i))) + continue; + + virq = irq_find_mapping(pcie->legacy_irq_domain, 3 - i); + generic_handle_irq(virq); + j721e_pcie_intd_writel(pcie, STATUS_CLR_REG_SYS_0, INTx_EN(i)); + } + + chained_irq_exit(chip, desc); +} + +static int j721e_pcie_intx_map(struct irq_domain *domain, unsigned int irq, irq_hw_number_t hwirq) +{ + irq_set_chip_and_handler(irq, &dummy_irq_chip, handle_simple_irq); + irq_set_chip_data(irq, domain->host_data); + + return 0; +} + +static const struct irq_domain_ops j721e_pcie_intx_domain_ops = { + .map = j721e_pcie_intx_map, +}; + +static int j721e_pcie_config_legacy_irq(struct j721e_pcie *pcie) +{ + struct irq_domain *legacy_irq_domain; + struct device *dev = pcie->dev; + struct device_node *node = dev->of_node; + struct device_node *intc_node; + int irq, i; + u32 reg; + + intc_node = of_get_child_by_name(node, "interrupt-controller"); + if (!intc_node) { + dev_dbg(dev, "interrupt-controller node is absent. Legacy INTR not supported\n"); + return 0; + } + + irq = irq_of_parse_and_map(intc_node, 0); + if (!irq) { + dev_err(dev, "Failed to parse and map legacy irq\n"); + return -EINVAL; + } + irq_set_chained_handler_and_data(irq, j721e_pcie_v1_legacy_irq_handler, pcie); + + legacy_irq_domain = irq_domain_add_linear(intc_node, PCI_NUM_INTX, + &j721e_pcie_intx_domain_ops, pcie); + if (!legacy_irq_domain) { + dev_err(dev, "Failed to add irq domain for legacy irqs\n"); + return -EINVAL; + } + pcie->legacy_irq_domain = legacy_irq_domain; + + for (i = 0; i < PCI_NUM_INTX; i++) { + reg = j721e_pcie_intd_readl(pcie, ENABLE_REG_SYS_0); + reg |= INTx_EN(i); + j721e_pcie_intd_writel(pcie, ENABLE_REG_SYS_0, reg); + } + + return 0; +} + static int j721e_pcie_start_link(struct cdns_pcie *cdns_pcie) { struct j721e_pcie *pcie = dev_get_drvdata(cdns_pcie->dev); @@ -433,6 +514,10 @@ static int j721e_pcie_probe(struct platform_device *pdev) goto err_get_sync; } + ret = j721e_pcie_config_legacy_irq(pcie); + if (ret < 0) + goto err_get_sync; + bridge = devm_pci_alloc_host_bridge(dev, sizeof(*rc)); if (!bridge) { ret = -ENOMEM; -- 2.17.1 From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-14.6 required=3.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_CR_TRAILER, INCLUDES_PATCH,MAILING_LIST_MULTI,SPF_HELO_NONE,SPF_PASS, UNWANTED_LANGUAGE_BODY,URIBL_BLOCKED,USER_AGENT_GIT autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 56550C4338F for ; Wed, 4 Aug 2021 13:31:56 +0000 (UTC) Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 2948D60F56 for ; Wed, 4 Aug 2021 13:31:56 +0000 (UTC) DMARC-Filter: OpenDMARC Filter v1.4.1 mail.kernel.org 2948D60F56 Authentication-Results: mail.kernel.org; dmarc=fail (p=quarantine dis=none) header.from=ti.com Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To: Message-ID:Date:Subject:CC:To:From:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=CU57Q8IlB76RvOUSmLjhIrsDsiXjY0vhCh6hH3SEnK4=; b=4vUaPBE7mBBn0G H/I+tNFhbW8DBFXOwq6jzaFxo7ZZ+aNQUv0om5EXe7pguSkd+G3aeYtcChHMk/+1+EH+SPbg/8X5Q d+qOtYCDytQulVIh+hdNKe92Vs6+YVYQa1ezAQWCqU1x7IhPIuxhM5R7UUtZTlAuPtzfyoWKkGWag OTAIPypxEYiRx0h56M95H9eXnwrwFqHkFYl3VY/xmklhG+8QvEWDsn81jMqwKDIyyYIye6obfVad5 Yq2ulJaqW9TS2rhqvsYEeiK+MrrJcD9EUcJckLYU3bAC/YT5NMiGvIYdIWCsNArC6qI700x+v5Hyt YxgzRunX5dI75jwzZB0A==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.94.2 #2 (Red Hat Linux)) id 1mBGy0-006AT2-Fy; Wed, 04 Aug 2021 13:29:52 +0000 Received: from fllv0016.ext.ti.com ([198.47.19.142]) by bombadil.infradead.org with esmtps (Exim 4.94.2 #2 (Red Hat Linux)) id 1mBGxf-006AP6-9P for linux-arm-kernel@lists.infradead.org; Wed, 04 Aug 2021 13:29:33 +0000 Received: from fllv0035.itg.ti.com ([10.64.41.0]) by fllv0016.ext.ti.com (8.15.2/8.15.2) with ESMTP id 174DTPLo057597; Wed, 4 Aug 2021 08:29:25 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1628083765; bh=OMcmUOKeGaQ3sX314mlOg3INwJTqiDMEYvSK9ByULWQ=; h=From:To:CC:Subject:Date:In-Reply-To:References; b=OgP29ZnehsfER8NYAR8myK4Puc5HEHa/SYXuVzYSKbaqC1eiQQ+0ah5g89SSVFPLr 33itxKqEhSI7yMnayfY+1ubkNvQJRcDSft67/DG7lbaMP57AtKIC3ziGRlKAXWN71h IBG4t5jy94Rod+MUbDPDeUsvUHNDBPP1eohPlVV8= Received: from DLEE105.ent.ti.com (dlee105.ent.ti.com [157.170.170.35]) by fllv0035.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 174DTPfx105290 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Wed, 4 Aug 2021 08:29:25 -0500 Received: from DLEE106.ent.ti.com (157.170.170.36) by DLEE105.ent.ti.com (157.170.170.35) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2176.2; Wed, 4 Aug 2021 08:29:25 -0500 Received: from fllv0040.itg.ti.com (10.64.41.20) by DLEE106.ent.ti.com (157.170.170.36) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2176.2 via Frontend Transport; Wed, 4 Aug 2021 08:29:24 -0500 Received: from a0393678-ssd.india.ti.com (ileax41-snat.itg.ti.com [10.172.224.153]) by fllv0040.itg.ti.com (8.15.2/8.15.2) with ESMTP id 174DTDpf029237; Wed, 4 Aug 2021 08:29:21 -0500 From: Kishon Vijay Abraham I To: Bjorn Helgaas , Rob Herring , Lorenzo Pieralisi , Marc Zyngier CC: Tom Joseph , , , , , , Lokesh Vutla Subject: [PATCH v2 2/3] PCI: j721e: Add PCI legacy interrupt support for J721E Date: Wed, 4 Aug 2021 18:59:11 +0530 Message-ID: <20210804132912.30685-3-kishon@ti.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20210804132912.30685-1-kishon@ti.com> References: <20210804132912.30685-1-kishon@ti.com> MIME-Version: 1.0 X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20210804_062931_459912_A76C9505 X-CRM114-Status: GOOD ( 21.32 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: base64 Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org QWRkIFBDSSBsZWdhY3kgaW50ZXJydXB0IHN1cHBvcnQgZm9yIEo3MjFFLiBKNzIxRSBoYXMgYSBz aW5nbGUgSFcKaW50ZXJydXB0IGxpbmUgZm9yIGFsbCB0aGUgZm91ciBsZWdhY3kgaW50ZXJydXB0 cyBJTlRBL0lOVEIvSU5UQy9JTlRELgpUaGUgSFcgaW50ZXJydXB0IGxpbmUgY29ubmVjdGVkIHRv IEdJQyBpcyBhIHB1bHNlIGludGVycnVwdCB3aGVyZWFzCnRoZSBsZWdhY3kgaW50ZXJydXB0cyBi eSBkZWZpbml0aW9uIGlzIGxldmVsIGludGVycnVwdC4gSW4gb3JkZXIgdG8KcHJvdmlkZSBsZXZl bCBpbnRlcnJ1cHQgZnVuY3Rpb25hbGl0eSB0byBlZGdlIGludGVycnVwdCBsaW5lLCBQQ0llCmlu IEo3MjFFIGhhcyBwcm92aWRlZCBJUlFfRU9JIHJlZ2lzdGVyLgoKSG93ZXZlciBkdWUgdG8gRXJy YXRhIElEICNpMjA5NCAoWzFdKSwgRU9JIGZlYXR1cmUgaXMgbm90IGVuYWJsZWQgaW4gSFcKYW5k IG9ubHkgYSBzaW5nbGUgcHVsc2UgaW50ZXJydXB0IHdpbGwgYmUgZ2VuZXJhdGVkIGZvciBldmVy eQpBU1NFUlRfSU5UeC9ERUFTU0VSVF9JTlR4LgoKWzFdIC0+IEo3MjFFIERSQTgyOS9UREE0Vk0g UHJvY2Vzc29ycyBTaWxpY29uIFJldmlzaW9uIDEuMS8xLjAgU1BSWjQ1NUEg4oCTCiAgICAgICBE RUNFTUJFUiAyMDIwIOKAkyBSRVZJU0VEIEFVR1VTVCAyMDIxCiAgICAgICAoaHR0cHM6Ly93d3cu dGkuY29tL2xpdC9lci9zcHJ6NDU1YS9zcHJ6NDU1YS5wZGYpCgpTaWduZWQtb2ZmLWJ5OiBLaXNo b24gVmlqYXkgQWJyYWhhbSBJIDxraXNob25AdGkuY29tPgotLS0KIGRyaXZlcnMvcGNpL2NvbnRy b2xsZXIvY2FkZW5jZS9wY2ktajcyMWUuYyB8IDg1ICsrKysrKysrKysrKysrKysrKysrKysKIDEg ZmlsZSBjaGFuZ2VkLCA4NSBpbnNlcnRpb25zKCspCgpkaWZmIC0tZ2l0IGEvZHJpdmVycy9wY2kv Y29udHJvbGxlci9jYWRlbmNlL3BjaS1qNzIxZS5jIGIvZHJpdmVycy9wY2kvY29udHJvbGxlci9j YWRlbmNlL3BjaS1qNzIxZS5jCmluZGV4IDJlYzAzN2M0M2JkNS4uYzJlN2E3OGRjMzFmIDEwMDY0 NAotLS0gYS9kcml2ZXJzL3BjaS9jb250cm9sbGVyL2NhZGVuY2UvcGNpLWo3MjFlLmMKKysrIGIv ZHJpdmVycy9wY2kvY29udHJvbGxlci9jYWRlbmNlL3BjaS1qNzIxZS5jCkBAIC0yOSw2ICsyOSwx MyBAQAogI2RlZmluZSBMSU5LX0RPV04JCUJJVCgxKQogI2RlZmluZSBKNzIwMF9MSU5LX0RPV04J CUJJVCgxMCkKIAorI2RlZmluZSBFT0lfUkVHCQkJMHgxMAorCisjZGVmaW5lIEVOQUJMRV9SRUdf U1lTXzAJMHgxMDAKKyNkZWZpbmUgU1RBVFVTX1JFR19TWVNfMAkweDUwMAorI2RlZmluZSBTVEFU VVNfQ0xSX1JFR19TWVNfMAkweDcwMAorI2RlZmluZSBJTlR4X0VOKG51bSkJCSgxIDw8IChudW0p KQorCiAjZGVmaW5lIEo3MjFFX1BDSUVfVVNFUl9DTURfU1RBVFVTCTB4NAogI2RlZmluZSBMSU5L X1RSQUlOSU5HX0VOQUJMRQkJQklUKDApCiAKQEAgLTU5LDYgKzY2LDcgQEAgc3RydWN0IGo3MjFl X3BjaWUgewogCXZvaWQgX19pb21lbQkJKnVzZXJfY2ZnX2Jhc2U7CiAJdm9pZCBfX2lvbWVtCQkq aW50ZF9jZmdfYmFzZTsKIAl1MzIJCQlsaW5rZG93bl9pcnFfcmVnZmllbGQ7CisJc3RydWN0IGly cV9kb21haW4JKmxlZ2FjeV9pcnFfZG9tYWluOwogfTsKIAogZW51bSBqNzIxZV9wY2llX21vZGUg ewpAQCAtMTIxLDYgKzEyOSw3OSBAQCBzdGF0aWMgdm9pZCBqNzIxZV9wY2llX2NvbmZpZ19saW5r X2lycShzdHJ1Y3QgajcyMWVfcGNpZSAqcGNpZSkKIAlqNzIxZV9wY2llX2ludGRfd3JpdGVsKHBj aWUsIEVOQUJMRV9SRUdfU1lTXzIsIHJlZyk7CiB9CiAKK3N0YXRpYyB2b2lkIGo3MjFlX3BjaWVf djFfbGVnYWN5X2lycV9oYW5kbGVyKHN0cnVjdCBpcnFfZGVzYyAqZGVzYykKK3sKKwlzdHJ1Y3Qg ajcyMWVfcGNpZSAqcGNpZSA9IGlycV9kZXNjX2dldF9oYW5kbGVyX2RhdGEoZGVzYyk7CisJc3Ry dWN0IGlycV9jaGlwICpjaGlwID0gaXJxX2Rlc2NfZ2V0X2NoaXAoZGVzYyk7CisJaW50IGksIHZp cnE7CisJdTMyIHJlZzsKKworCWNoYWluZWRfaXJxX2VudGVyKGNoaXAsIGRlc2MpOworCisJZm9y IChpID0gMDsgaSA8IFBDSV9OVU1fSU5UWDsgaSsrKSB7CisJCXJlZyA9IGo3MjFlX3BjaWVfaW50 ZF9yZWFkbChwY2llLCBTVEFUVVNfUkVHX1NZU18wKTsKKwkJaWYgKCEocmVnICYgSU5UeF9FTihp KSkpCisJCQljb250aW51ZTsKKworCQl2aXJxID0gaXJxX2ZpbmRfbWFwcGluZyhwY2llLT5sZWdh Y3lfaXJxX2RvbWFpbiwgMyAtIGkpOworCQlnZW5lcmljX2hhbmRsZV9pcnEodmlycSk7CisJCWo3 MjFlX3BjaWVfaW50ZF93cml0ZWwocGNpZSwgU1RBVFVTX0NMUl9SRUdfU1lTXzAsIElOVHhfRU4o aSkpOworCX0KKworCWNoYWluZWRfaXJxX2V4aXQoY2hpcCwgZGVzYyk7Cit9CisKK3N0YXRpYyBp bnQgajcyMWVfcGNpZV9pbnR4X21hcChzdHJ1Y3QgaXJxX2RvbWFpbiAqZG9tYWluLCB1bnNpZ25l ZCBpbnQgaXJxLCBpcnFfaHdfbnVtYmVyX3QgaHdpcnEpCit7CisJaXJxX3NldF9jaGlwX2FuZF9o YW5kbGVyKGlycSwgJmR1bW15X2lycV9jaGlwLCBoYW5kbGVfc2ltcGxlX2lycSk7CisJaXJxX3Nl dF9jaGlwX2RhdGEoaXJxLCBkb21haW4tPmhvc3RfZGF0YSk7CisKKwlyZXR1cm4gMDsKK30KKwor c3RhdGljIGNvbnN0IHN0cnVjdCBpcnFfZG9tYWluX29wcyBqNzIxZV9wY2llX2ludHhfZG9tYWlu X29wcyA9IHsKKwkubWFwID0gajcyMWVfcGNpZV9pbnR4X21hcCwKK307CisKK3N0YXRpYyBpbnQg ajcyMWVfcGNpZV9jb25maWdfbGVnYWN5X2lycShzdHJ1Y3QgajcyMWVfcGNpZSAqcGNpZSkKK3sK KwlzdHJ1Y3QgaXJxX2RvbWFpbiAqbGVnYWN5X2lycV9kb21haW47CisJc3RydWN0IGRldmljZSAq ZGV2ID0gcGNpZS0+ZGV2OworCXN0cnVjdCBkZXZpY2Vfbm9kZSAqbm9kZSA9IGRldi0+b2Zfbm9k ZTsKKwlzdHJ1Y3QgZGV2aWNlX25vZGUgKmludGNfbm9kZTsKKwlpbnQgaXJxLCBpOworCXUzMiBy ZWc7CisKKwlpbnRjX25vZGUgPSBvZl9nZXRfY2hpbGRfYnlfbmFtZShub2RlLCAiaW50ZXJydXB0 LWNvbnRyb2xsZXIiKTsKKwlpZiAoIWludGNfbm9kZSkgeworCQlkZXZfZGJnKGRldiwgImludGVy cnVwdC1jb250cm9sbGVyIG5vZGUgaXMgYWJzZW50LiBMZWdhY3kgSU5UUiBub3Qgc3VwcG9ydGVk XG4iKTsKKwkJcmV0dXJuIDA7CisJfQorCisJaXJxID0gaXJxX29mX3BhcnNlX2FuZF9tYXAoaW50 Y19ub2RlLCAwKTsKKwlpZiAoIWlycSkgeworCQlkZXZfZXJyKGRldiwgIkZhaWxlZCB0byBwYXJz ZSBhbmQgbWFwIGxlZ2FjeSBpcnFcbiIpOworCQlyZXR1cm4gLUVJTlZBTDsKKwl9CisJaXJxX3Nl dF9jaGFpbmVkX2hhbmRsZXJfYW5kX2RhdGEoaXJxLCBqNzIxZV9wY2llX3YxX2xlZ2FjeV9pcnFf aGFuZGxlciwgcGNpZSk7CisKKwlsZWdhY3lfaXJxX2RvbWFpbiA9IGlycV9kb21haW5fYWRkX2xp bmVhcihpbnRjX25vZGUsIFBDSV9OVU1fSU5UWCwKKwkJCQkJCSAgJmo3MjFlX3BjaWVfaW50eF9k b21haW5fb3BzLCBwY2llKTsKKwlpZiAoIWxlZ2FjeV9pcnFfZG9tYWluKSB7CisJCWRldl9lcnIo ZGV2LCAiRmFpbGVkIHRvIGFkZCBpcnEgZG9tYWluIGZvciBsZWdhY3kgaXJxc1xuIik7CisJCXJl dHVybiAtRUlOVkFMOworCX0KKwlwY2llLT5sZWdhY3lfaXJxX2RvbWFpbiA9IGxlZ2FjeV9pcnFf ZG9tYWluOworCisJZm9yIChpID0gMDsgaSA8IFBDSV9OVU1fSU5UWDsgaSsrKSB7CisJCXJlZyA9 IGo3MjFlX3BjaWVfaW50ZF9yZWFkbChwY2llLCBFTkFCTEVfUkVHX1NZU18wKTsKKwkJcmVnIHw9 IElOVHhfRU4oaSk7CisJCWo3MjFlX3BjaWVfaW50ZF93cml0ZWwocGNpZSwgRU5BQkxFX1JFR19T WVNfMCwgcmVnKTsKKwl9CisKKwlyZXR1cm4gMDsKK30KKwogc3RhdGljIGludCBqNzIxZV9wY2ll X3N0YXJ0X2xpbmsoc3RydWN0IGNkbnNfcGNpZSAqY2Ruc19wY2llKQogewogCXN0cnVjdCBqNzIx ZV9wY2llICpwY2llID0gZGV2X2dldF9kcnZkYXRhKGNkbnNfcGNpZS0+ZGV2KTsKQEAgLTQzMyw2 ICs1MTQsMTAgQEAgc3RhdGljIGludCBqNzIxZV9wY2llX3Byb2JlKHN0cnVjdCBwbGF0Zm9ybV9k ZXZpY2UgKnBkZXYpCiAJCQlnb3RvIGVycl9nZXRfc3luYzsKIAkJfQogCisJCXJldCA9IGo3MjFl X3BjaWVfY29uZmlnX2xlZ2FjeV9pcnEocGNpZSk7CisJCWlmIChyZXQgPCAwKQorCQkJZ290byBl cnJfZ2V0X3N5bmM7CisKIAkJYnJpZGdlID0gZGV2bV9wY2lfYWxsb2NfaG9zdF9icmlkZ2UoZGV2 LCBzaXplb2YoKnJjKSk7CiAJCWlmICghYnJpZGdlKSB7CiAJCQlyZXQgPSAtRU5PTUVNOwotLSAK Mi4xNy4xCgoKX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX18K bGludXgtYXJtLWtlcm5lbCBtYWlsaW5nIGxpc3QKbGludXgtYXJtLWtlcm5lbEBsaXN0cy5pbmZy YWRlYWQub3JnCmh0dHA6Ly9saXN0cy5pbmZyYWRlYWQub3JnL21haWxtYW4vbGlzdGluZm8vbGlu dXgtYXJtLWtlcm5lbAo=