From: Ayaz A Siddiqui <ayaz.siddiqui@intel.com>
To: intel-gfx@lists.freedesktop.org
Cc: Ayaz A Siddiqui <ayaz.siddiqui@intel.com>
Subject: [Intel-gfx] [PATCH 0/5] drm/i915/gt: Initialize unused MOCS entries to L3_WB
Date: Thu, 12 Aug 2021 12:17:53 +0530 [thread overview]
Message-ID: <20210812064758.4102925-1-ayaz.siddiqui@intel.com> (raw)
Gen >= 12 onwards MOCS table doesn't have a setting for PTE
so I915_MOCS_PTE is not a valid index and it will have different
MOCS values based on the platform.
To detect these kinds of misprogramming, all the unspecified and
reserved MOCS indexes are set to WB_L3.
This series also contains patches to program BLIT_CCTL and
CMD_CCTL registers to UC.
Since we are quite late to update MOCS table for TGL so added
a new MOCS table for ADL family.
Apoorva Singh (1):
drm/i915/gt: Set BLIT_CCTL reg to un-cached
Ayaz A Siddiqui (3):
drm/i915/gt: Add support of mocs propagation
drm/i915/gt: Initialize unused MOCS entries with device specific
values
drm/i95/adl: Define MOCS table for Alderlake
Srinivasan Shanmugam (1):
drm/i915/gt: Use cmd_cctl override for platforms >= gen12
drivers/gpu/drm/i915/gt/intel_gt_types.h | 4 +
drivers/gpu/drm/i915/gt/intel_mocs.c | 197 ++++++++++++++++++++---
drivers/gpu/drm/i915/gt/selftest_mocs.c | 49 ++++++
drivers/gpu/drm/i915/i915_reg.h | 23 +++
4 files changed, 254 insertions(+), 19 deletions(-)
--
2.26.2
next reply other threads:[~2021-08-12 6:51 UTC|newest]
Thread overview: 12+ messages / expand[flat|nested] mbox.gz Atom feed top
2021-08-12 6:47 Ayaz A Siddiqui [this message]
2021-08-12 6:47 ` [Intel-gfx] [PATCH 1/5] drm/i915/gt: Add support of mocs propagation Ayaz A Siddiqui
2021-08-12 6:47 ` [Intel-gfx] [PATCH 2/5] drm/i915/gt: Use cmd_cctl override for platforms >= gen12 Ayaz A Siddiqui
2021-08-13 7:53 ` Jani Nikula
2021-08-12 6:47 ` [Intel-gfx] [PATCH 3/5] drm/i915/gt: Set BLIT_CCTL reg to un-cached Ayaz A Siddiqui
2021-08-12 6:47 ` [Intel-gfx] [PATCH 4/5] drm/i915/gt: Initialize unused MOCS entries with device specific values Ayaz A Siddiqui
2021-08-12 6:47 ` [Intel-gfx] [PATCH 5/5] drm/i95/adl: Define MOCS table for Alderlake Ayaz A Siddiqui
2021-08-12 9:56 ` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for drm/i915/gt: Initialize unused MOCS entries to L3_WB Patchwork
2021-08-13 7:54 ` Jani Nikula
2021-08-18 9:50 ` Siddiqui, Ayaz A
2021-08-12 9:57 ` [Intel-gfx] ✗ Fi.CI.SPARSE: " Patchwork
2021-08-12 10:28 ` [Intel-gfx] ✗ Fi.CI.BAT: failure " Patchwork
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20210812064758.4102925-1-ayaz.siddiqui@intel.com \
--to=ayaz.siddiqui@intel.com \
--cc=intel-gfx@lists.freedesktop.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.