From: Matthew Brost <matthew.brost@intel.com> To: <intel-gfx@lists.freedesktop.org>, <dri-devel@lists.freedesktop.org> Cc: <john.c.harrison@intel.com> Subject: [PATCH 5/5] drm/i915/guc: Use i915_gem_object_is_lmem in i915_gem_object_is_lmem Date: Mon, 13 Sep 2021 21:49:33 -0700 [thread overview] Message-ID: <20210914044933.22932-6-matthew.brost@intel.com> (raw) In-Reply-To: <20210914044933.22932-1-matthew.brost@intel.com> The GuC objects are perma-pinned and need to be dumped during an error capture. Use the macro i915_gem_object_is_lmem rather than __i915_gem_object_is_lmem to avoid a lockdep splat as the former is the correct call if the object is perma-pinned. Signed-off-by: Matthew Brost <matthew.brost@intel.com> Cc: Thomas Hellstrom <thellstrom@vmware.com> --- drivers/gpu/drm/i915/i915_gpu_error.c | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) diff --git a/drivers/gpu/drm/i915/i915_gpu_error.c b/drivers/gpu/drm/i915/i915_gpu_error.c index b9f66dbd46bb..a61e23deeb00 100644 --- a/drivers/gpu/drm/i915/i915_gpu_error.c +++ b/drivers/gpu/drm/i915/i915_gpu_error.c @@ -1068,7 +1068,7 @@ i915_vma_coredump_create(const struct intel_gt *gt, if (ret) break; } - } else if (__i915_gem_object_is_lmem(vma->obj)) { + } else if (i915_gem_object_is_lmem(vma->obj)) { struct intel_memory_region *mem = vma->obj->mm.region; dma_addr_t dma; -- 2.32.0
WARNING: multiple messages have this Message-ID (diff)
From: Matthew Brost <matthew.brost@intel.com> To: <intel-gfx@lists.freedesktop.org>, <dri-devel@lists.freedesktop.org> Cc: <john.c.harrison@intel.com> Subject: [Intel-gfx] [PATCH 5/5] drm/i915/guc: Use i915_gem_object_is_lmem in i915_gem_object_is_lmem Date: Mon, 13 Sep 2021 21:49:33 -0700 [thread overview] Message-ID: <20210914044933.22932-6-matthew.brost@intel.com> (raw) In-Reply-To: <20210914044933.22932-1-matthew.brost@intel.com> The GuC objects are perma-pinned and need to be dumped during an error capture. Use the macro i915_gem_object_is_lmem rather than __i915_gem_object_is_lmem to avoid a lockdep splat as the former is the correct call if the object is perma-pinned. Signed-off-by: Matthew Brost <matthew.brost@intel.com> Cc: Thomas Hellstrom <thellstrom@vmware.com> --- drivers/gpu/drm/i915/i915_gpu_error.c | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) diff --git a/drivers/gpu/drm/i915/i915_gpu_error.c b/drivers/gpu/drm/i915/i915_gpu_error.c index b9f66dbd46bb..a61e23deeb00 100644 --- a/drivers/gpu/drm/i915/i915_gpu_error.c +++ b/drivers/gpu/drm/i915/i915_gpu_error.c @@ -1068,7 +1068,7 @@ i915_vma_coredump_create(const struct intel_gt *gt, if (ret) break; } - } else if (__i915_gem_object_is_lmem(vma->obj)) { + } else if (i915_gem_object_is_lmem(vma->obj)) { struct intel_memory_region *mem = vma->obj->mm.region; dma_addr_t dma; -- 2.32.0
next prev parent reply other threads:[~2021-09-14 4:55 UTC|newest] Thread overview: 23+ messages / expand[flat|nested] mbox.gz Atom feed top 2021-09-14 4:49 [PATCH 0/5] Enable GuC submission by default on DG1 Matthew Brost 2021-09-14 4:49 ` [Intel-gfx] " Matthew Brost 2021-09-14 4:49 ` [PATCH 1/5] drm/i915: Do not define vma on stack Matthew Brost 2021-09-14 4:49 ` [Intel-gfx] " Matthew Brost 2021-09-14 5:04 ` Dave Airlie 2021-09-14 5:04 ` [Intel-gfx] " Dave Airlie 2021-09-14 15:36 ` Matthew Brost 2021-09-14 15:36 ` [Intel-gfx] " Matthew Brost 2021-09-14 20:05 ` Daniel Vetter 2021-09-14 21:10 ` Matthew Brost 2021-09-17 12:31 ` Daniel Vetter 2021-09-14 4:49 ` [PATCH 2/5] drm/i915/guc: put all guc objects in lmem when available Matthew Brost 2021-09-14 4:49 ` [Intel-gfx] " Matthew Brost 2021-09-14 4:49 ` [PATCH 3/5] drm/i915/guc: Add DG1 GuC / HuC firmware defs Matthew Brost 2021-09-14 4:49 ` [Intel-gfx] " Matthew Brost 2021-09-14 4:49 ` [PATCH 4/5] drm/i915/guc: Enable GuC submission by default on DG1 Matthew Brost 2021-09-14 4:49 ` [Intel-gfx] " Matthew Brost 2021-09-14 4:49 ` Matthew Brost [this message] 2021-09-14 4:49 ` [Intel-gfx] [PATCH 5/5] drm/i915/guc: Use i915_gem_object_is_lmem in i915_gem_object_is_lmem Matthew Brost 2021-09-14 5:35 ` [Intel-gfx] ✗ Fi.CI.SPARSE: warning for Enable GuC submission by default on DG1 (rev5) Patchwork 2021-09-14 6:01 ` [Intel-gfx] ✗ Fi.CI.BAT: failure " Patchwork 2021-09-14 16:00 ` [Intel-gfx] ✗ Fi.CI.SPARSE: warning for Enable GuC submission by default on DG1 (rev6) Patchwork 2021-09-14 16:24 ` [Intel-gfx] ✗ Fi.CI.BAT: failure " Patchwork
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=20210914044933.22932-6-matthew.brost@intel.com \ --to=matthew.brost@intel.com \ --cc=dri-devel@lists.freedesktop.org \ --cc=intel-gfx@lists.freedesktop.org \ --cc=john.c.harrison@intel.com \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.