From: nandhini.srikandan@intel.com
To: fancer.lancer@gmail.com, broonie@kernel.org, robh+dt@kernel.org,
linux-spi@vger.kernel.org, linux-kernel@vger.kernel.org
Cc: devicetree@vger.kernel.org, mgross@linux.intel.com,
kris.pan@intel.com, kenchappa.demakkanavar@intel.com,
furong.zhou@intel.com, mallikarjunappa.sangannavar@intel.com,
mahesh.r.vaidya@intel.com, nandhini.srikandan@intel.com,
rashmi.a@intel.com
Subject: [PATCH v3 0/5] Add support for Intel Thunder Bay SPI controller
Date: Thu, 11 Nov 2021 14:51:56 +0800 [thread overview]
Message-ID: <20211111065201.10249-1-nandhini.srikandan@intel.com> (raw)
From: Nandhini Srikandan <nandhini.srikandan@intel.com>
Hi,
This patch set adds support for Designware SPI version v1.02a (patch 1,2,3).
This patch also enables support for DW SPI on Intel Thunder Bay (patch 4,5).
Patch 1: DW SPI DT bindings for Slave Select Toggle Enable (SSTE).
Patch 2: Adds SSTE support for Designware SPI controller.
Patch 3: Adds master mode support for Designware SPI controller v1.02a.
Patch 4: DW SPI DT bindings for Intel Thunder Bay SoC.
Patch 5: Adds support for Designware SPI on Intel Thunderbay SoC.
The driver is tested on Keem Bay and Thunder Bay evaluation board
Summary:
Changes from v2:
1) SSTE support made using dt and created seperate patches.
2) SPI controller master mode selection made common to all DW SPI controllers.
3) Using a common init function for both keem bay and thunder bay.
Changes from v1:
1) Designware CR0 specific macros are named in a generic way.
2) SPI CAP macros are named in generic way rather than naming project specific.
3) SPI KEEM BAY specific macros are replaced by generic macros.
4) Resued the existing SPI deassert API instead of adding another reset
Changes in patches:
Patch 1 and Patch 2
Changes from v2/v1:
1) Patch is newly introduced in v3 to support SSTE via DTS
Patch 3:
Changes from v2/v1:
1)Newly introduced in v3 to make master mode selection (v1.02a) as seperate patch
Patch 4:
Changes from v2/v1:
1) No change in this patch.
Patch 5:
Changes from v2/v1:
1) Removed SSTE support from this patch and moved to Patch 2.
2) Removed master mode selection and moved to Patch 3.
3) Init function made common for Keem Bay and Thunder Bay.
Thanks & Regards,
Nandhini
Nandhini Srikandan (5):
dt-bindings: spi: Add SSTE support for DWC SSI controller
spi: dw: Add SSTE support for DWC SSI controller
spi: dw: Add support for master mode selection for DWC SSI controller
dt-bindings: spi: Add bindings for Intel Thunder Bay SoC
spi: dw: Add support for Intel Thunder Bay SPI controller
.../devicetree/bindings/spi/snps,dw-apb-ssi.yaml | 8 ++++++++
drivers/spi/spi-dw-core.c | 15 +++++++++++++--
drivers/spi/spi-dw-mmio.c | 9 +++++----
drivers/spi/spi-dw.h | 6 ++++--
4 files changed, 30 insertions(+), 8 deletions(-)
--
2.17.1
next reply other threads:[~2021-11-11 6:54 UTC|newest]
Thread overview: 24+ messages / expand[flat|nested] mbox.gz Atom feed top
2021-11-11 6:51 nandhini.srikandan [this message]
2021-11-11 6:51 ` [PATCH v3 1/5] dt-bindings: spi: Add SSTE support for DWC SSI controller nandhini.srikandan
2021-11-11 13:53 ` Mark Brown
2021-11-11 14:31 ` Serge Semin
2021-11-11 15:01 ` Mark Brown
2021-11-11 15:06 ` Serge Semin
2021-11-17 12:05 ` Srikandan, Nandhini
2021-11-11 6:51 ` [PATCH v3 2/5] spi: dw: " nandhini.srikandan
2021-11-11 13:56 ` Mark Brown
2021-11-11 14:16 ` Serge Semin
2021-11-11 14:42 ` Serge Semin
2021-11-11 6:51 ` [PATCH v3 3/5] spi: dw: Add support for master mode selection " nandhini.srikandan
2021-11-11 14:16 ` Mark Brown
2021-11-11 14:52 ` Serge Semin
2021-11-11 15:14 ` Mark Brown
2021-11-11 16:06 ` Serge Semin
2021-11-11 16:25 ` Mark Brown
2021-11-16 19:15 ` Serge Semin
2021-11-17 11:59 ` Srikandan, Nandhini
2021-12-08 11:03 ` Srikandan, Nandhini
2021-12-09 8:40 ` Serge Semin
2021-11-11 6:52 ` [PATCH v3 4/5] dt-bindings: spi: Add bindings for Intel Thunder Bay SoC nandhini.srikandan
2021-11-19 16:55 ` Rob Herring
2021-11-11 6:52 ` [PATCH v3 5/5] spi: dw: Add support for Intel Thunder Bay SPI controller nandhini.srikandan
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20211111065201.10249-1-nandhini.srikandan@intel.com \
--to=nandhini.srikandan@intel.com \
--cc=broonie@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=fancer.lancer@gmail.com \
--cc=furong.zhou@intel.com \
--cc=kenchappa.demakkanavar@intel.com \
--cc=kris.pan@intel.com \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-spi@vger.kernel.org \
--cc=mahesh.r.vaidya@intel.com \
--cc=mallikarjunappa.sangannavar@intel.com \
--cc=mgross@linux.intel.com \
--cc=rashmi.a@intel.com \
--cc=robh+dt@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.