From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 393B3C433F5 for ; Fri, 26 Nov 2021 09:41:22 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1376454AbhKZJod (ORCPT ); Fri, 26 Nov 2021 04:44:33 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:56618 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229505AbhKZJmd (ORCPT ); Fri, 26 Nov 2021 04:42:33 -0500 Received: from mail-pg1-x52f.google.com (mail-pg1-x52f.google.com [IPv6:2607:f8b0:4864:20::52f]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id EC72EC06139C for ; Fri, 26 Nov 2021 01:35:57 -0800 (PST) Received: by mail-pg1-x52f.google.com with SMTP id r5so7637305pgi.6 for ; Fri, 26 Nov 2021 01:35:57 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=r0omnbMhHn1a/Pi6UKsX4APHWBjj9Y+vDoHP/QtthgU=; b=zPtJSnWSPtm4wSy8mxH0fGvrCOn/u7CMgplByR7IOrQSBHW7TgmUreyzE4l1u4OZPp q3EvOE3hpBAEOYTzAT3TTx1o/ukBKgi3KZWlk0BSsz1BDd5PdIzVxdSqSc9bUNp7M29E s/EwQ8J4qzuZF7LqgVm5sc/7YKs/ZtosH4TI475bO8Of6a33cx80pjpEcfkvVzoRG1Qd Tz/evUyY7Pj/LXcFim2WXbrwE3nwVRR781tljh75WG6xG+EcdqcODdtB9LnnC4i0lq3t 1Csvp7QpaqLe7P+87kxubM2SFz84c2zKIfy1nUBm1GcaE57i71mVA2vF3gPy4AaCxtxe Wv9g== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=r0omnbMhHn1a/Pi6UKsX4APHWBjj9Y+vDoHP/QtthgU=; b=SPLtLrYYzeFPs4CEGOu+pIsmNcRyQSWRcTKJJPoFvJ/TJZCUVuSP6w8OCc3YPaOrDq zwODYTJAnFHf3IH7rmhQc4LHObWmaVSHMIYZKuD8uDLJNcYdq1/WEqrDvEjlQZ/rPRuK JP0uhr+jnYKlw11PEIuyZi/q/1vN2WpmrrW2zEhuALqYvZdJUlpk/1w7b3eZk7NcU2Nr V+stk1y102rHODmuPK0uuM6FyCzv6I4LOKt4b7COqxTg+JMn46qOxEqYt9gb379YRC0L 7TibzJqSw8g2tXTVXGZE/+JUZ/HIalSgDbxeoWMHjjse6iV7s//fLBF/XsJth8I010DF IaTg== X-Gm-Message-State: AOAM531ro81yPXu4gUIMC4Sq9jxOiKMMKZHQ99WMo2wq9iqGV4Xmr9ky lYWRBrcw9d4rxSZWX1TaRmRZIg== X-Google-Smtp-Source: ABdhPJyUyGOq1qZlC2gMXF9xqQoHeAo6RQXwommeAyDUrGVk2e2QqBJP3UegNt3ZkZT4EdRQFxOVTQ== X-Received: by 2002:a63:ff09:: with SMTP id k9mr20595020pgi.76.1637919357452; Fri, 26 Nov 2021 01:35:57 -0800 (PST) Received: from localhost.localdomain (80.251.214.228.16clouds.com. [80.251.214.228]) by smtp.gmail.com with ESMTPSA id q11sm6079647pfk.192.2021.11.26.01.35.54 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 26 Nov 2021 01:35:57 -0800 (PST) From: Shawn Guo To: Marc Zyngier , Thomas Gleixner Cc: Bjorn Andersson , Rob Herring , Loic Poulain , devicetree@vger.kernel.org, linux-arm-msm@vger.kernel.org, linux-kernel@vger.kernel.org, Shawn Guo Subject: [PATCH v2 1/2] dt-bindings: interrupt-controller: Add Qualcomm MPM support Date: Fri, 26 Nov 2021 17:35:28 +0800 Message-Id: <20211126093529.31661-2-shawn.guo@linaro.org> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20211126093529.31661-1-shawn.guo@linaro.org> References: <20211126093529.31661-1-shawn.guo@linaro.org> Precedence: bulk List-ID: X-Mailing-List: linux-arm-msm@vger.kernel.org It adds DT binding support for Qualcomm MPM interrupt controller. Signed-off-by: Shawn Guo --- .../interrupt-controller/qcom,mpm.yaml | 72 +++++++++++++++++++ 1 file changed, 72 insertions(+) create mode 100644 Documentation/devicetree/bindings/interrupt-controller/qcom,mpm.yaml diff --git a/Documentation/devicetree/bindings/interrupt-controller/qcom,mpm.yaml b/Documentation/devicetree/bindings/interrupt-controller/qcom,mpm.yaml new file mode 100644 index 000000000000..22e87fe2eb8e --- /dev/null +++ b/Documentation/devicetree/bindings/interrupt-controller/qcom,mpm.yaml @@ -0,0 +1,72 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/interrupt-controller/qcom,mpm.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Qualcom MPM Interrupt Controller + +maintainers: + - Shawn Guo + +description: + Qualcomm Technologies Inc. SoCs based on the RPM architecture have a + MSM Power Manager (MPM) that is in always-on domain. In addition to managing + resources during sleep, the hardware also has an interrupt controller that + monitors the interrupts when the system is asleep, wakes up the APSS when + one of these interrupts occur and replays it to GIC interrupt controller + after GIC becomes operational. + +allOf: + - $ref: /schemas/interrupt-controller.yaml# + +properties: + compatible: + items: + - const: qcom,qcm2290-mpm + + reg: + maxItems: 1 + description: + Specifies the base address and size of vMPM registers in RPM MSG RAM. + + interrupts: + maxItems: 1 + description: + Specify the IRQ used by RPM to wakeup APSS. + + mboxes: + maxItems: 1 + description: + Specify the mailbox used to notify RPM for writing vMPM registers. + + interrupt-controller: true + + '#interrupt-cells': + const: 2 + description: + The first cell is the MPM pin number for the interrupt, and the second + is the trigger type. + +required: + - compatible + - reg + - interrupts + - mboxes + - interrupt-controller + - '#interrupt-cells' + +additionalProperties: false + +examples: + - | + #include + mpm: interrupt-controller@45f01b8 { + compatible = "qcom,qcm2290-mpm"; + interrupts = ; + reg = <0x45f01b8 0x1000>; + mboxes = <&apcs_glb 1>; + interrupt-controller; + #interrupt-cells = <2>; + interrupt-parent = <&intc>; + }; -- 2.17.1