From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id B30EFC4332F for ; Mon, 6 Dec 2021 15:34:25 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To: Message-Id:Date:Subject:Cc:To:From:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=5bOpp+vpZfIaDUrhIbeYRNQcoWgroX47OQ3bXTb8980=; b=4mTuqByrK1qBXn MmFGTHG/RtQvKjIirW+GeZlN8/HLBDjmxJmSdYo8nfxtlzNk0ANvyhrWKP4Iwll8QBE9K9JAHhaE2 aryzW1IEk/YPgNibvBrpa9B4lG+Z12NDHTIAcvhP/47t20zHLkVCzNi9AZjiE8JbUAjDLLrcOCq9+ M/D8IlHZZJEoLK8G8nuowvNBcaUge9X844JCIwDmGMrKP3UMRNpL94vGDrAwoxoxKcw/kP1W7S9cp Cgpy0oOupnt+ujZCT86h5quAfUVc2eH3yNrKn3VETYcyUQVmRwoL4Ld8Nq0A1I3afYBAuz5F11O+m 4hPp7A5hnDTKvanq7tKA==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.94.2 #2 (Red Hat Linux)) id 1muFyk-004XHv-4h; Mon, 06 Dec 2021 15:32:34 +0000 Received: from mail-ed1-x52c.google.com ([2a00:1450:4864:20::52c]) by bombadil.infradead.org with esmtps (Exim 4.94.2 #2 (Red Hat Linux)) id 1muFyZ-004XEL-V4 for linux-arm-kernel@lists.infradead.org; Mon, 06 Dec 2021 15:32:25 +0000 Received: by mail-ed1-x52c.google.com with SMTP id z5so44960630edd.3 for ; Mon, 06 Dec 2021 07:32:23 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20210112; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=a4drl9sy7jPwrVHn24Us1LlB/9oW3/06ASZPAGQCDd8=; b=bkmI8ORJBLCsFnIyL03lGPeoMRe7elyX005A+U1G2AM6IQr+QE1JJy6AVGLzSYy/uM tg8nJxy1ewx6HGdjrpci20oV8koJIqWeziy9SKxFgDXYgVCoMwmsk9nyjGjZApw9kR4i MKlEMY4jlTPYyOAbat1QBRqCtpY4NbzitQpYxzLJ/Fywn3qociRA5TPEd4LjRLU50ia+ /WcDDFoWikvkMw6ATzN5ubEN729vvU5HLTNhjBhJvSRAERUtcOOb9o+xgxVy1C5CWtWK 1Uv9mSSir4ctEZtkXAMlquNEHln6A7P8LGxUDHQvmSN1/9UVt6Xt5BLUf+4OGFGSDZDH 7HpQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=a4drl9sy7jPwrVHn24Us1LlB/9oW3/06ASZPAGQCDd8=; b=4VRyLKFWbVG2qKJFCPHb5Wm9YrEs67Qz80Bv7N5nN7czj1dp0ahFJm2x1Atk3GDdz5 v5Gk7ZgMvElsHzFHmOw881kGW+GsKy4eWjSKG8h6sALi4q2LhpbG/wHfmEVcx0+KHk/Q HuE+ObbC2ylLixAXU9BffpS/kl9zazWtVIaJo+yTcU4VT9N4c7QOtykUm3PCc+TVJH4m aH92hyJTGgVM2VZC1p6zwCXAlbi3o0IdJT+l3Q6RCwowKnrfv2WRRgBOW5EYg86myaBx Qo/l0jOizc4CvEKV2BehEZPsUoZK4QuZ5cLx/BaRsTO3nZRjhK4A+J8SxdCRyC3C7eEh K3TA== X-Gm-Message-State: AOAM530J2Yjcz/s2bTac0Kqt8ppH34Ehnf7DRzXf+yePlzRuzGHGLsg3 g+mwKYPS66xfn0CUTCatiaM8DrsO0Ub69/RL X-Google-Smtp-Source: ABdhPJwiSLPe/FxpPqB2SmQDWXQxrpIwVFP9WBF7AeCPIw9EZ9Iry0ow63sDdMY8h28muQbW+6URcw== X-Received: by 2002:a50:bf48:: with SMTP id g8mr53090319edk.10.1638804742335; Mon, 06 Dec 2021 07:32:22 -0800 (PST) Received: from localhost.localdomain ([2a02:ab88:368f:2080:eab:126a:947d:3008]) by smtp.googlemail.com with ESMTPSA id d19sm7364688edt.34.2021.12.06.07.32.21 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 06 Dec 2021 07:32:21 -0800 (PST) From: David Virag To: Cc: Sam Protsenko , David Virag , Krzysztof Kozlowski , Rob Herring , Sylwester Nawrocki , Tomasz Figa , Chanwoo Choi , Michael Turquette , Stephen Boyd , linux-arm-kernel@lists.infradead.org, linux-samsung-soc@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-clk@vger.kernel.org Subject: [PATCH v4 1/7] dt-bindings: clock: Add bindings definitions for Exynos7885 CMU Date: Mon, 6 Dec 2021 16:31:15 +0100 Message-Id: <20211206153124.427102-2-virag.david003@gmail.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20211206153124.427102-1-virag.david003@gmail.com> References: <20211206153124.427102-1-virag.david003@gmail.com> MIME-Version: 1.0 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20211206_073224_033200_78A8CC9C X-CRM114-Status: GOOD ( 14.82 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: base64 Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org SnVzdCBsaWtlIG9uIEV4eW5vczg1MCwgdGhlIGNsb2NrIGNvbnRyb2xsZXIgZHJpdmVyIGlzIGRl c2lnbmVkIHRvIGhhdmUKc2VwYXJhdGUgaW5zdGFuY2VzIGZvciBlYWNoIHBhcnRpY3VsYXIgQ01V LCBzbyBjbG9jayBJRHMgc3RhcnQgZnJvbSAxCmZvciBlYWNoIENNVSBpbiB0aGlzIGJpbmRpbmdz IGhlYWRlciB0b28uCgpSZXZpZXdlZC1ieTogS3J6eXN6dG9mIEtvemxvd3NraSA8a3J6eXN6dG9m Lmtvemxvd3NraUBjYW5vbmljYWwuY29tPgpTaWduZWQtb2ZmLWJ5OiBEYXZpZCBWaXJhZyA8dmly YWcuZGF2aWQwMDNAZ21haWwuY29tPgotLS0KQ2hhbmdlcyBpbiB2MjoKICAtIEFkZGVkIFItYiB0 YWcgYnkgS3J6eXN6dG9mIEtvemxvd3NraQoKQ2hhbmdlcyBpbiB2MzoKICAtIE5vdGhpbmcKCkNo YW5nZXMgaW4gdjQ6CiAgLSBOb3RoaW5nCgogaW5jbHVkZS9kdC1iaW5kaW5ncy9jbG9jay9leHlu b3M3ODg1LmggfCAxMTUgKysrKysrKysrKysrKysrKysrKysrKysrKwogMSBmaWxlIGNoYW5nZWQs IDExNSBpbnNlcnRpb25zKCspCiBjcmVhdGUgbW9kZSAxMDA2NDQgaW5jbHVkZS9kdC1iaW5kaW5n cy9jbG9jay9leHlub3M3ODg1LmgKCmRpZmYgLS1naXQgYS9pbmNsdWRlL2R0LWJpbmRpbmdzL2Ns b2NrL2V4eW5vczc4ODUuaCBiL2luY2x1ZGUvZHQtYmluZGluZ3MvY2xvY2svZXh5bm9zNzg4NS5o Cm5ldyBmaWxlIG1vZGUgMTAwNjQ0CmluZGV4IDAwMDAwMDAwMDAwMC4uMWY4NzAxNjkxZDYyCi0t LSAvZGV2L251bGwKKysrIGIvaW5jbHVkZS9kdC1iaW5kaW5ncy9jbG9jay9leHlub3M3ODg1LmgK QEAgLTAsMCArMSwxMTUgQEAKKy8qIFNQRFgtTGljZW5zZS1JZGVudGlmaWVyOiAoR1BMLTIuMC1v bmx5IE9SIEJTRC0yLUNsYXVzZSkgKi8KKy8qCisgKiBDb3B5cmlnaHQgKGMpIDIwMjEgRMOhdmlk IFZpcsOhZworICoKKyAqIERldmljZSBUcmVlIGJpbmRpbmcgY29uc3RhbnRzIGZvciBFeHlub3M3 ODg1IGNsb2NrIGNvbnRyb2xsZXIuCisgKi8KKworI2lmbmRlZiBfRFRfQklORElOR1NfQ0xPQ0tf RVhZTk9TXzc4ODVfSAorI2RlZmluZSBfRFRfQklORElOR1NfQ0xPQ0tfRVhZTk9TXzc4ODVfSAor CisvKiBDTVVfVE9QICovCisjZGVmaW5lIENMS19GT1VUX1NIQVJFRDBfUExMCQkxCisjZGVmaW5l IENMS19GT1VUX1NIQVJFRDFfUExMCQkyCisjZGVmaW5lIENMS19ET1VUX1NIQVJFRDBfRElWMgkJ MworI2RlZmluZSBDTEtfRE9VVF9TSEFSRUQwX0RJVjMJCTQKKyNkZWZpbmUgQ0xLX0RPVVRfU0hB UkVEMF9ESVY0CQk1CisjZGVmaW5lIENMS19ET1VUX1NIQVJFRDBfRElWNQkJNgorI2RlZmluZSBD TEtfRE9VVF9TSEFSRUQxX0RJVjIJCTcKKyNkZWZpbmUgQ0xLX0RPVVRfU0hBUkVEMV9ESVYzCQk4 CisjZGVmaW5lIENMS19ET1VUX1NIQVJFRDFfRElWNAkJOQorI2RlZmluZSBDTEtfTU9VVF9DT1JF X0JVUwkJMTAKKyNkZWZpbmUgQ0xLX01PVVRfQ09SRV9DQ0kJCTExCisjZGVmaW5lIENMS19NT1VU X0NPUkVfRzNECQkxMgorI2RlZmluZSBDTEtfRE9VVF9DT1JFX0JVUwkJMTMKKyNkZWZpbmUgQ0xL X0RPVVRfQ09SRV9DQ0kJCTE0CisjZGVmaW5lIENMS19ET1VUX0NPUkVfRzNECQkxNQorI2RlZmlu ZSBDTEtfR09VVF9DT1JFX0JVUwkJMTYKKyNkZWZpbmUgQ0xLX0dPVVRfQ09SRV9DQ0kJCTE3Cisj ZGVmaW5lIENMS19HT1VUX0NPUkVfRzNECQkxOAorI2RlZmluZSBDTEtfTU9VVF9QRVJJX0JVUwkJ MTkKKyNkZWZpbmUgQ0xLX01PVVRfUEVSSV9TUEkwCQkyMAorI2RlZmluZSBDTEtfTU9VVF9QRVJJ X1NQSTEJCTIxCisjZGVmaW5lIENMS19NT1VUX1BFUklfVUFSVDAJCTIyCisjZGVmaW5lIENMS19N T1VUX1BFUklfVUFSVDEJCTIzCisjZGVmaW5lIENMS19NT1VUX1BFUklfVUFSVDIJCTI0CisjZGVm aW5lIENMS19NT1VUX1BFUklfVVNJMAkJMjUKKyNkZWZpbmUgQ0xLX01PVVRfUEVSSV9VU0kxCQky NgorI2RlZmluZSBDTEtfTU9VVF9QRVJJX1VTSTIJCTI3CisjZGVmaW5lIENMS19ET1VUX1BFUklf QlVTCQkyOAorI2RlZmluZSBDTEtfRE9VVF9QRVJJX1NQSTAJCTI5CisjZGVmaW5lIENMS19ET1VU X1BFUklfU1BJMQkJMzAKKyNkZWZpbmUgQ0xLX0RPVVRfUEVSSV9VQVJUMAkJMzEKKyNkZWZpbmUg Q0xLX0RPVVRfUEVSSV9VQVJUMQkJMzIKKyNkZWZpbmUgQ0xLX0RPVVRfUEVSSV9VQVJUMgkJMzMK KyNkZWZpbmUgQ0xLX0RPVVRfUEVSSV9VU0kwCQkzNAorI2RlZmluZSBDTEtfRE9VVF9QRVJJX1VT STEJCTM1CisjZGVmaW5lIENMS19ET1VUX1BFUklfVVNJMgkJMzYKKyNkZWZpbmUgQ0xLX0dPVVRf UEVSSV9CVVMJCTM3CisjZGVmaW5lIENMS19HT1VUX1BFUklfU1BJMAkJMzgKKyNkZWZpbmUgQ0xL X0dPVVRfUEVSSV9TUEkxCQkzOQorI2RlZmluZSBDTEtfR09VVF9QRVJJX1VBUlQwCQk0MAorI2Rl ZmluZSBDTEtfR09VVF9QRVJJX1VBUlQxCQk0MQorI2RlZmluZSBDTEtfR09VVF9QRVJJX1VBUlQy CQk0MgorI2RlZmluZSBDTEtfR09VVF9QRVJJX1VTSTAJCTQzCisjZGVmaW5lIENMS19HT1VUX1BF UklfVVNJMQkJNDQKKyNkZWZpbmUgQ0xLX0dPVVRfUEVSSV9VU0kyCQk0NQorI2RlZmluZSBUT1Bf TlJfQ0xLCQkJNDYKKworLyogQ01VX0NPUkUgKi8KKyNkZWZpbmUgQ0xLX01PVVRfQ09SRV9CVVNf VVNFUgkJMQorI2RlZmluZSBDTEtfTU9VVF9DT1JFX0NDSV9VU0VSCQkyCisjZGVmaW5lIENMS19N T1VUX0NPUkVfRzNEX1VTRVIJCTMKKyNkZWZpbmUgQ0xLX01PVVRfQ09SRV9HSUMJCTQKKyNkZWZp bmUgQ0xLX0RPVVRfQ09SRV9CVVNQCQk1CisjZGVmaW5lIENMS19HT1VUX0NDSV9BQ0xLCQk2Cisj ZGVmaW5lIENMS19HT1VUX0dJQzQwMF9DTEsJCTcKKyNkZWZpbmUgQ09SRV9OUl9DTEsJCQk4CisK Ky8qIENNVV9QRVJJICovCisjZGVmaW5lIENMS19NT1VUX1BFUklfQlVTX1VTRVIJCTEKKyNkZWZp bmUgQ0xLX01PVVRfUEVSSV9TUEkwX1VTRVIJCTIKKyNkZWZpbmUgQ0xLX01PVVRfUEVSSV9TUEkx X1VTRVIJCTMKKyNkZWZpbmUgQ0xLX01PVVRfUEVSSV9VQVJUMF9VU0VSCTQKKyNkZWZpbmUgQ0xL X01PVVRfUEVSSV9VQVJUMV9VU0VSCTUKKyNkZWZpbmUgQ0xLX01PVVRfUEVSSV9VQVJUMl9VU0VS CTYKKyNkZWZpbmUgQ0xLX01PVVRfUEVSSV9VU0kwX1VTRVIJCTcKKyNkZWZpbmUgQ0xLX01PVVRf UEVSSV9VU0kxX1VTRVIJCTgKKyNkZWZpbmUgQ0xLX01PVVRfUEVSSV9VU0kyX1VTRVIJCTkKKyNk ZWZpbmUgQ0xLX0dPVVRfR1BJT19UT1BfUENMSwkJMTAKKyNkZWZpbmUgQ0xLX0dPVVRfSFNJMkMw X1BDTEsJCTExCisjZGVmaW5lIENMS19HT1VUX0hTSTJDMV9QQ0xLCQkxMgorI2RlZmluZSBDTEtf R09VVF9IU0kyQzJfUENMSwkJMTMKKyNkZWZpbmUgQ0xLX0dPVVRfSFNJMkMzX1BDTEsJCTE0Cisj ZGVmaW5lIENMS19HT1VUX0kyQzBfUENMSwkJMTUKKyNkZWZpbmUgQ0xLX0dPVVRfSTJDMV9QQ0xL CQkxNgorI2RlZmluZSBDTEtfR09VVF9JMkMyX1BDTEsJCTE3CisjZGVmaW5lIENMS19HT1VUX0ky QzNfUENMSwkJMTgKKyNkZWZpbmUgQ0xLX0dPVVRfSTJDNF9QQ0xLCQkxOQorI2RlZmluZSBDTEtf R09VVF9JMkM1X1BDTEsJCTIwCisjZGVmaW5lIENMS19HT1VUX0kyQzZfUENMSwkJMjEKKyNkZWZp bmUgQ0xLX0dPVVRfSTJDN19QQ0xLCQkyMgorI2RlZmluZSBDTEtfR09VVF9QV01fTU9UT1JfUENM SwkJMjMKKyNkZWZpbmUgQ0xLX0dPVVRfU1BJMF9QQ0xLCQkyNAorI2RlZmluZSBDTEtfR09VVF9T UEkwX0VYVF9DTEsJCTI1CisjZGVmaW5lIENMS19HT1VUX1NQSTFfUENMSwkJMjYKKyNkZWZpbmUg Q0xLX0dPVVRfU1BJMV9FWFRfQ0xLCQkyNworI2RlZmluZSBDTEtfR09VVF9VQVJUMF9FWFRfVUNM SwkJMjgKKyNkZWZpbmUgQ0xLX0dPVVRfVUFSVDBfUENMSwkJMjkKKyNkZWZpbmUgQ0xLX0dPVVRf VUFSVDFfRVhUX1VDTEsJCTMwCisjZGVmaW5lIENMS19HT1VUX1VBUlQxX1BDTEsJCTMxCisjZGVm aW5lIENMS19HT1VUX1VBUlQyX0VYVF9VQ0xLCQkzMgorI2RlZmluZSBDTEtfR09VVF9VQVJUMl9Q Q0xLCQkzMworI2RlZmluZSBDTEtfR09VVF9VU0kwX1BDTEsJCTM0CisjZGVmaW5lIENMS19HT1VU X1VTSTBfU0NMSwkJMzUKKyNkZWZpbmUgQ0xLX0dPVVRfVVNJMV9QQ0xLCQkzNgorI2RlZmluZSBD TEtfR09VVF9VU0kxX1NDTEsJCTM3CisjZGVmaW5lIENMS19HT1VUX1VTSTJfUENMSwkJMzgKKyNk ZWZpbmUgQ0xLX0dPVVRfVVNJMl9TQ0xLCQkzOQorI2RlZmluZSBDTEtfR09VVF9NQ1RfUENMSwkJ NDAKKyNkZWZpbmUgQ0xLX0dPVVRfU1lTUkVHX1BFUklfUENMSwk0MQorI2RlZmluZSBDTEtfR09V VF9XRFQwX1BDTEsJCTQyCisjZGVmaW5lIENMS19HT1VUX1dEVDFfUENMSwkJNDMKKyNkZWZpbmUg UEVSSV9OUl9DTEsJCQk0NAorCisjZW5kaWYgLyogX0RUX0JJTkRJTkdTX0NMT0NLX0VYWU5PU183 ODg1X0ggKi8KLS0gCjIuMzQuMQoKCl9fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19f X19fX19fX19fX19fCmxpbnV4LWFybS1rZXJuZWwgbWFpbGluZyBsaXN0CmxpbnV4LWFybS1rZXJu ZWxAbGlzdHMuaW5mcmFkZWFkLm9yZwpodHRwOi8vbGlzdHMuaW5mcmFkZWFkLm9yZy9tYWlsbWFu L2xpc3RpbmZvL2xpbnV4LWFybS1rZXJuZWwK From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id C36BEC43217 for ; Mon, 6 Dec 2021 15:53:21 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1442811AbhLFP4O (ORCPT ); Mon, 6 Dec 2021 10:56:14 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:33112 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1390783AbhLFPmu (ORCPT ); Mon, 6 Dec 2021 10:42:50 -0500 Received: from mail-ed1-x529.google.com (mail-ed1-x529.google.com [IPv6:2a00:1450:4864:20::529]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id AF814C08E853; Mon, 6 Dec 2021 07:32:23 -0800 (PST) Received: by mail-ed1-x529.google.com with SMTP id o20so44568797eds.10; Mon, 06 Dec 2021 07:32:23 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20210112; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=a4drl9sy7jPwrVHn24Us1LlB/9oW3/06ASZPAGQCDd8=; b=bkmI8ORJBLCsFnIyL03lGPeoMRe7elyX005A+U1G2AM6IQr+QE1JJy6AVGLzSYy/uM tg8nJxy1ewx6HGdjrpci20oV8koJIqWeziy9SKxFgDXYgVCoMwmsk9nyjGjZApw9kR4i MKlEMY4jlTPYyOAbat1QBRqCtpY4NbzitQpYxzLJ/Fywn3qociRA5TPEd4LjRLU50ia+ /WcDDFoWikvkMw6ATzN5ubEN729vvU5HLTNhjBhJvSRAERUtcOOb9o+xgxVy1C5CWtWK 1Uv9mSSir4ctEZtkXAMlquNEHln6A7P8LGxUDHQvmSN1/9UVt6Xt5BLUf+4OGFGSDZDH 7HpQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=a4drl9sy7jPwrVHn24Us1LlB/9oW3/06ASZPAGQCDd8=; b=np4oJT57Q/ADpFtGYy85o4deRK054kLb7fLK8i82hgOkwjKIUSzzQRe2+Mw99owAba +mM3RaJQ1K4UacruLI3Ggqm038QLhPE+0U5MXdkmyM9BtsW9EZYr85NnW6zX04s/TIkT flVnY3rYrigduAF/JLZ9TEqmbKysN93Q7G8PKFgK2J+Gmxcxg0UZjphiPIh/GM0xQyHX /c9jICA1Ag9jWaHXG+B/h1J+KlUwrFa0Mr49DJ8PSFxwO9kpDwdDCpZLTBSQHX2lsmwW T1lApvblD4DIkvrsvpX68Nf20hxPbulaW+qMgIWDNgnOwydZlDn8gbAuUWyxQD/g/QhR zllA== X-Gm-Message-State: AOAM5313gYVmLZ0sW0wdcvhvYN4ysZOQ7FeWj4ulq0ylvxhbFeOq1CRH JiMfQ9LTTDvi17VxUFQBLTo= X-Google-Smtp-Source: ABdhPJwiSLPe/FxpPqB2SmQDWXQxrpIwVFP9WBF7AeCPIw9EZ9Iry0ow63sDdMY8h28muQbW+6URcw== X-Received: by 2002:a50:bf48:: with SMTP id g8mr53090319edk.10.1638804742335; Mon, 06 Dec 2021 07:32:22 -0800 (PST) Received: from localhost.localdomain ([2a02:ab88:368f:2080:eab:126a:947d:3008]) by smtp.googlemail.com with ESMTPSA id d19sm7364688edt.34.2021.12.06.07.32.21 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 06 Dec 2021 07:32:21 -0800 (PST) From: David Virag Cc: Sam Protsenko , David Virag , Krzysztof Kozlowski , Rob Herring , Sylwester Nawrocki , Tomasz Figa , Chanwoo Choi , Michael Turquette , Stephen Boyd , linux-arm-kernel@lists.infradead.org, linux-samsung-soc@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-clk@vger.kernel.org Subject: [PATCH v4 1/7] dt-bindings: clock: Add bindings definitions for Exynos7885 CMU Date: Mon, 6 Dec 2021 16:31:15 +0100 Message-Id: <20211206153124.427102-2-virag.david003@gmail.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20211206153124.427102-1-virag.david003@gmail.com> References: <20211206153124.427102-1-virag.david003@gmail.com> MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit To: unlisted-recipients:; (no To-header on input) Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Just like on Exynos850, the clock controller driver is designed to have separate instances for each particular CMU, so clock IDs start from 1 for each CMU in this bindings header too. Reviewed-by: Krzysztof Kozlowski Signed-off-by: David Virag --- Changes in v2: - Added R-b tag by Krzysztof Kozlowski Changes in v3: - Nothing Changes in v4: - Nothing include/dt-bindings/clock/exynos7885.h | 115 +++++++++++++++++++++++++ 1 file changed, 115 insertions(+) create mode 100644 include/dt-bindings/clock/exynos7885.h diff --git a/include/dt-bindings/clock/exynos7885.h b/include/dt-bindings/clock/exynos7885.h new file mode 100644 index 000000000000..1f8701691d62 --- /dev/null +++ b/include/dt-bindings/clock/exynos7885.h @@ -0,0 +1,115 @@ +/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */ +/* + * Copyright (c) 2021 Dávid Virág + * + * Device Tree binding constants for Exynos7885 clock controller. + */ + +#ifndef _DT_BINDINGS_CLOCK_EXYNOS_7885_H +#define _DT_BINDINGS_CLOCK_EXYNOS_7885_H + +/* CMU_TOP */ +#define CLK_FOUT_SHARED0_PLL 1 +#define CLK_FOUT_SHARED1_PLL 2 +#define CLK_DOUT_SHARED0_DIV2 3 +#define CLK_DOUT_SHARED0_DIV3 4 +#define CLK_DOUT_SHARED0_DIV4 5 +#define CLK_DOUT_SHARED0_DIV5 6 +#define CLK_DOUT_SHARED1_DIV2 7 +#define CLK_DOUT_SHARED1_DIV3 8 +#define CLK_DOUT_SHARED1_DIV4 9 +#define CLK_MOUT_CORE_BUS 10 +#define CLK_MOUT_CORE_CCI 11 +#define CLK_MOUT_CORE_G3D 12 +#define CLK_DOUT_CORE_BUS 13 +#define CLK_DOUT_CORE_CCI 14 +#define CLK_DOUT_CORE_G3D 15 +#define CLK_GOUT_CORE_BUS 16 +#define CLK_GOUT_CORE_CCI 17 +#define CLK_GOUT_CORE_G3D 18 +#define CLK_MOUT_PERI_BUS 19 +#define CLK_MOUT_PERI_SPI0 20 +#define CLK_MOUT_PERI_SPI1 21 +#define CLK_MOUT_PERI_UART0 22 +#define CLK_MOUT_PERI_UART1 23 +#define CLK_MOUT_PERI_UART2 24 +#define CLK_MOUT_PERI_USI0 25 +#define CLK_MOUT_PERI_USI1 26 +#define CLK_MOUT_PERI_USI2 27 +#define CLK_DOUT_PERI_BUS 28 +#define CLK_DOUT_PERI_SPI0 29 +#define CLK_DOUT_PERI_SPI1 30 +#define CLK_DOUT_PERI_UART0 31 +#define CLK_DOUT_PERI_UART1 32 +#define CLK_DOUT_PERI_UART2 33 +#define CLK_DOUT_PERI_USI0 34 +#define CLK_DOUT_PERI_USI1 35 +#define CLK_DOUT_PERI_USI2 36 +#define CLK_GOUT_PERI_BUS 37 +#define CLK_GOUT_PERI_SPI0 38 +#define CLK_GOUT_PERI_SPI1 39 +#define CLK_GOUT_PERI_UART0 40 +#define CLK_GOUT_PERI_UART1 41 +#define CLK_GOUT_PERI_UART2 42 +#define CLK_GOUT_PERI_USI0 43 +#define CLK_GOUT_PERI_USI1 44 +#define CLK_GOUT_PERI_USI2 45 +#define TOP_NR_CLK 46 + +/* CMU_CORE */ +#define CLK_MOUT_CORE_BUS_USER 1 +#define CLK_MOUT_CORE_CCI_USER 2 +#define CLK_MOUT_CORE_G3D_USER 3 +#define CLK_MOUT_CORE_GIC 4 +#define CLK_DOUT_CORE_BUSP 5 +#define CLK_GOUT_CCI_ACLK 6 +#define CLK_GOUT_GIC400_CLK 7 +#define CORE_NR_CLK 8 + +/* CMU_PERI */ +#define CLK_MOUT_PERI_BUS_USER 1 +#define CLK_MOUT_PERI_SPI0_USER 2 +#define CLK_MOUT_PERI_SPI1_USER 3 +#define CLK_MOUT_PERI_UART0_USER 4 +#define CLK_MOUT_PERI_UART1_USER 5 +#define CLK_MOUT_PERI_UART2_USER 6 +#define CLK_MOUT_PERI_USI0_USER 7 +#define CLK_MOUT_PERI_USI1_USER 8 +#define CLK_MOUT_PERI_USI2_USER 9 +#define CLK_GOUT_GPIO_TOP_PCLK 10 +#define CLK_GOUT_HSI2C0_PCLK 11 +#define CLK_GOUT_HSI2C1_PCLK 12 +#define CLK_GOUT_HSI2C2_PCLK 13 +#define CLK_GOUT_HSI2C3_PCLK 14 +#define CLK_GOUT_I2C0_PCLK 15 +#define CLK_GOUT_I2C1_PCLK 16 +#define CLK_GOUT_I2C2_PCLK 17 +#define CLK_GOUT_I2C3_PCLK 18 +#define CLK_GOUT_I2C4_PCLK 19 +#define CLK_GOUT_I2C5_PCLK 20 +#define CLK_GOUT_I2C6_PCLK 21 +#define CLK_GOUT_I2C7_PCLK 22 +#define CLK_GOUT_PWM_MOTOR_PCLK 23 +#define CLK_GOUT_SPI0_PCLK 24 +#define CLK_GOUT_SPI0_EXT_CLK 25 +#define CLK_GOUT_SPI1_PCLK 26 +#define CLK_GOUT_SPI1_EXT_CLK 27 +#define CLK_GOUT_UART0_EXT_UCLK 28 +#define CLK_GOUT_UART0_PCLK 29 +#define CLK_GOUT_UART1_EXT_UCLK 30 +#define CLK_GOUT_UART1_PCLK 31 +#define CLK_GOUT_UART2_EXT_UCLK 32 +#define CLK_GOUT_UART2_PCLK 33 +#define CLK_GOUT_USI0_PCLK 34 +#define CLK_GOUT_USI0_SCLK 35 +#define CLK_GOUT_USI1_PCLK 36 +#define CLK_GOUT_USI1_SCLK 37 +#define CLK_GOUT_USI2_PCLK 38 +#define CLK_GOUT_USI2_SCLK 39 +#define CLK_GOUT_MCT_PCLK 40 +#define CLK_GOUT_SYSREG_PERI_PCLK 41 +#define CLK_GOUT_WDT0_PCLK 42 +#define CLK_GOUT_WDT1_PCLK 43 +#define PERI_NR_CLK 44 + +#endif /* _DT_BINDINGS_CLOCK_EXYNOS_7885_H */ -- 2.34.1