From: kernel test robot <lkp@intel.com> To: Sascha Hauer <s.hauer@pengutronix.de>, dri-devel@lists.freedesktop.org Cc: kbuild-all@lists.01.org, devicetree@vger.kernel.org, Benjamin Gaignard <benjamin.gaignard@collabora.com>, Peter Geis <pgwipeout@gmail.com>, Sascha Hauer <s.hauer@pengutronix.de>, Sandy Huang <hjc@rock-chips.com>, linux-rockchip@lists.infradead.org, Michael Riesch <michael.riesch@wolfvision.net>, kernel@pengutronix.de, Andy Yan <andy.yan@rock-chips.com> Subject: Re: [PATCH 22/22] drm: rockchip: Add VOP2 driver Date: Tue, 21 Dec 2021 07:20:08 +0800 [thread overview] Message-ID: <202112210748.VrULDmGp-lkp@intel.com> (raw) In-Reply-To: <20211220110630.3521121-23-s.hauer@pengutronix.de> Hi Sascha, Thank you for the patch! Perhaps something to improve: [auto build test WARNING on rockchip/for-next] [also build test WARNING on tegra-drm/drm/tegra/for-next v5.16-rc6] [cannot apply to drm/drm-next drm-intel/for-linux-next drm-tip/drm-tip drm-exynos/exynos-drm-next airlied/drm-next next-20211220] [If your patch is applied to the wrong git tree, kindly drop us a note. And when submitting patch, we suggest to use '--base' as documented in https://git-scm.com/docs/git-format-patch] url: https://github.com/0day-ci/linux/commits/Sascha-Hauer/drm-rockchip-RK356x-VOP2-support/20211220-190821 base: https://git.kernel.org/pub/scm/linux/kernel/git/mmind/linux-rockchip.git for-next config: arc-allyesconfig (https://download.01.org/0day-ci/archive/20211221/202112210748.VrULDmGp-lkp@intel.com/config) compiler: arceb-elf-gcc (GCC) 11.2.0 reproduce (this is a W=1 build): wget https://raw.githubusercontent.com/intel/lkp-tests/master/sbin/make.cross -O ~/bin/make.cross chmod +x ~/bin/make.cross # https://github.com/0day-ci/linux/commit/ade6380669a79670b48d440d8b7a00986a5d7ca8 git remote add linux-review https://github.com/0day-ci/linux git fetch --no-tags linux-review Sascha-Hauer/drm-rockchip-RK356x-VOP2-support/20211220-190821 git checkout ade6380669a79670b48d440d8b7a00986a5d7ca8 # save the config file to linux build tree mkdir build_dir COMPILER_INSTALL_PATH=$HOME/0day COMPILER=gcc-11.2.0 make.cross O=build_dir ARCH=arc SHELL=/bin/bash drivers/gpu/drm/rockchip/ If you fix the issue, kindly add following tag as appropriate Reported-by: kernel test robot <lkp@intel.com> All warnings (new ones prefixed by >>): drivers/gpu/drm/rockchip/rockchip_drm_vop2.c: In function 'vop2_cluster_init': >> drivers/gpu/drm/rockchip/rockchip_drm_vop2.c:2525:1: warning: the frame size of 1100 bytes is larger than 1024 bytes [-Wframe-larger-than=] 2525 | }; | ^ drivers/gpu/drm/rockchip/rockchip_drm_vop2.c: In function 'vop2_esmart_init': drivers/gpu/drm/rockchip/rockchip_drm_vop2.c:2597:1: warning: the frame size of 1100 bytes is larger than 1024 bytes [-Wframe-larger-than=] 2597 | }; | ^ vim +2525 drivers/gpu/drm/rockchip/rockchip_drm_vop2.c 2450 2451 static int vop2_cluster_init(struct vop2_win *win) 2452 { 2453 struct vop2 *vop2 = win->vop2; 2454 int i; 2455 struct reg_field vop2_cluster_regs[VOP2_WIN_MAX_REG] = { 2456 [VOP2_WIN_ENABLE] = REG_FIELD(RK3568_CLUSTER_WIN_CTRL0, 0, 0), 2457 [VOP2_WIN_FORMAT] = REG_FIELD(RK3568_CLUSTER_WIN_CTRL0, 1, 5), 2458 [VOP2_WIN_RB_SWAP] = REG_FIELD(RK3568_CLUSTER_WIN_CTRL0, 14, 14), 2459 [VOP2_WIN_DITHER_UP] = REG_FIELD(RK3568_CLUSTER_WIN_CTRL0, 18, 18), 2460 [VOP2_WIN_ACT_INFO] = REG_FIELD(RK3568_CLUSTER_WIN_ACT_INFO, 0, 31), 2461 [VOP2_WIN_DSP_INFO] = REG_FIELD(RK3568_CLUSTER_WIN_DSP_INFO, 0, 31), 2462 [VOP2_WIN_DSP_ST] = REG_FIELD(RK3568_CLUSTER_WIN_DSP_ST, 0, 31), 2463 [VOP2_WIN_YRGB_MST] = REG_FIELD(RK3568_CLUSTER_WIN_YRGB_MST, 0, 31), 2464 [VOP2_WIN_UV_MST] = REG_FIELD(RK3568_CLUSTER_WIN_CBR_MST, 0, 31), 2465 [VOP2_WIN_YUV_CLIP] = REG_FIELD(RK3568_CLUSTER_WIN_CTRL0, 19, 19), 2466 [VOP2_WIN_YRGB_VIR] = REG_FIELD(RK3568_CLUSTER_WIN_VIR, 0, 15), 2467 [VOP2_WIN_UV_VIR] = REG_FIELD(RK3568_CLUSTER_WIN_VIR, 16, 31), 2468 [VOP2_WIN_Y2R_EN] = REG_FIELD(RK3568_CLUSTER_WIN_CTRL0, 8, 8), 2469 [VOP2_WIN_R2Y_EN] = REG_FIELD(RK3568_CLUSTER_WIN_CTRL0, 9, 9), 2470 [VOP2_WIN_CSC_MODE] = REG_FIELD(RK3568_CLUSTER_WIN_CTRL0, 10, 11), 2471 2472 /* Scale */ 2473 [VOP2_WIN_SCALE_YRGB_X] = REG_FIELD(RK3568_CLUSTER_WIN_SCL_FACTOR_YRGB, 0, 15), 2474 [VOP2_WIN_SCALE_YRGB_Y] = REG_FIELD(RK3568_CLUSTER_WIN_SCL_FACTOR_YRGB, 16, 31), 2475 [VOP2_WIN_YRGB_VER_SCL_MODE] = REG_FIELD(RK3568_CLUSTER_WIN_CTRL1, 14, 15), 2476 [VOP2_WIN_YRGB_HOR_SCL_MODE] = REG_FIELD(RK3568_CLUSTER_WIN_CTRL1, 12, 13), 2477 [VOP2_WIN_BIC_COE_SEL] = REG_FIELD(RK3568_CLUSTER_WIN_CTRL1, 2, 3), 2478 [VOP2_WIN_VSD_YRGB_GT2] = REG_FIELD(RK3568_CLUSTER_WIN_CTRL1, 28, 28), 2479 [VOP2_WIN_VSD_YRGB_GT4] = REG_FIELD(RK3568_CLUSTER_WIN_CTRL1, 29, 29), 2480 2481 /* cluster regs */ 2482 [VOP2_WIN_AFBC_ENABLE] = REG_FIELD(RK3568_CLUSTER_CTRL, 1, 1), 2483 [VOP2_WIN_CLUSTER_ENABLE] = REG_FIELD(RK3568_CLUSTER_CTRL, 0, 0), 2484 [VOP2_WIN_CLUSTER_LB_MODE] = REG_FIELD(RK3568_CLUSTER_CTRL, 4, 7), 2485 2486 /* afbc regs */ 2487 [VOP2_WIN_AFBC_FORMAT] = REG_FIELD(RK3568_CLUSTER_WIN_AFBCD_CTRL, 2, 6), 2488 [VOP2_WIN_AFBC_RB_SWAP] = REG_FIELD(RK3568_CLUSTER_WIN_AFBCD_CTRL, 9, 9), 2489 [VOP2_WIN_AFBC_UV_SWAP] = REG_FIELD(RK3568_CLUSTER_WIN_AFBCD_CTRL, 10, 10), 2490 [VOP2_WIN_AFBC_AUTO_GATING_EN] = REG_FIELD(RK3568_CLUSTER_WIN_AFBCD_OUTPUT_CTRL, 4, 4), 2491 [VOP2_WIN_AFBC_HALF_BLOCK_EN] = REG_FIELD(RK3568_CLUSTER_WIN_AFBCD_CTRL, 7, 7), 2492 [VOP2_WIN_AFBC_BLOCK_SPLIT_EN] = REG_FIELD(RK3568_CLUSTER_WIN_AFBCD_CTRL, 8, 8), 2493 [VOP2_WIN_AFBC_HDR_PTR] = REG_FIELD(RK3568_CLUSTER_WIN_AFBCD_HDR_PTR, 0, 31), 2494 [VOP2_WIN_AFBC_PIC_SIZE] = REG_FIELD(RK3568_CLUSTER_WIN_AFBCD_PIC_SIZE, 0, 31), 2495 [VOP2_WIN_AFBC_PIC_VIR_WIDTH] = REG_FIELD(RK3568_CLUSTER_WIN_AFBCD_VIR_WIDTH, 0, 15), 2496 [VOP2_WIN_AFBC_TILE_NUM] = REG_FIELD(RK3568_CLUSTER_WIN_AFBCD_VIR_WIDTH, 16, 31), 2497 [VOP2_WIN_AFBC_PIC_OFFSET] = REG_FIELD(RK3568_CLUSTER_WIN_AFBCD_PIC_OFFSET, 0, 31), 2498 [VOP2_WIN_AFBC_DSP_OFFSET] = REG_FIELD(RK3568_CLUSTER_WIN_AFBCD_DSP_OFFSET, 0, 31), 2499 [VOP2_WIN_AFBC_TRANSFORM_OFFSET] = REG_FIELD(RK3568_CLUSTER_WIN_AFBCD_TRANSFORM_OFFSET, 0, 31), 2500 [VOP2_WIN_AFBC_ROTATE_90] = REG_FIELD(RK3568_CLUSTER_WIN_AFBCD_ROTATE_MODE, 0, 0), 2501 [VOP2_WIN_AFBC_ROTATE_270] = REG_FIELD(RK3568_CLUSTER_WIN_AFBCD_ROTATE_MODE, 1, 1), 2502 [VOP2_WIN_XMIRROR] = REG_FIELD(RK3568_CLUSTER_WIN_AFBCD_ROTATE_MODE, 2, 2), 2503 [VOP2_WIN_YMIRROR] = REG_FIELD(RK3568_CLUSTER_WIN_AFBCD_ROTATE_MODE, 3, 3), 2504 [VOP2_WIN_UV_SWAP] = { .reg = 0xffffffff }, 2505 [VOP2_WIN_COLOR_KEY] = { .reg = 0xffffffff }, 2506 [VOP2_WIN_COLOR_KEY_EN] = { .reg = 0xffffffff }, 2507 [VOP2_WIN_SCALE_CBCR_X] = { .reg = 0xffffffff }, 2508 [VOP2_WIN_SCALE_CBCR_Y] = { .reg = 0xffffffff }, 2509 [VOP2_WIN_YRGB_HSCL_FILTER_MODE] = { .reg = 0xffffffff }, 2510 [VOP2_WIN_YRGB_VSCL_FILTER_MODE] = { .reg = 0xffffffff }, 2511 [VOP2_WIN_CBCR_VER_SCL_MODE] = { .reg = 0xffffffff }, 2512 [VOP2_WIN_CBCR_HSCL_FILTER_MODE] = { .reg = 0xffffffff }, 2513 [VOP2_WIN_CBCR_HOR_SCL_MODE] = { .reg = 0xffffffff }, 2514 [VOP2_WIN_CBCR_VSCL_FILTER_MODE] = { .reg = 0xffffffff }, 2515 [VOP2_WIN_VSD_CBCR_GT2] = { .reg = 0xffffffff }, 2516 [VOP2_WIN_VSD_CBCR_GT4] = { .reg = 0xffffffff }, 2517 }; 2518 2519 for (i = 0; i < ARRAY_SIZE(vop2_cluster_regs); i++) 2520 vop2_cluster_regs[i].reg += win->offset; 2521 2522 return devm_regmap_field_bulk_alloc(vop2->dev, vop2->map, win->reg, 2523 vop2_cluster_regs, 2524 ARRAY_SIZE(vop2_cluster_regs)); > 2525 }; 2526 --- 0-DAY CI Kernel Test Service, Intel Corporation https://lists.01.org/hyperkitty/list/kbuild-all@lists.01.org
WARNING: multiple messages have this Message-ID
From: kernel test robot <lkp@intel.com> To: Sascha Hauer <s.hauer@pengutronix.de>, dri-devel@lists.freedesktop.org Cc: kbuild-all@lists.01.org, devicetree@vger.kernel.org, Benjamin Gaignard <benjamin.gaignard@collabora.com>, Peter Geis <pgwipeout@gmail.com>, Sascha Hauer <s.hauer@pengutronix.de>, Sandy Huang <hjc@rock-chips.com>, linux-rockchip@lists.infradead.org, Michael Riesch <michael.riesch@wolfvision.net>, kernel@pengutronix.de, Andy Yan <andy.yan@rock-chips.com> Subject: Re: [PATCH 22/22] drm: rockchip: Add VOP2 driver Date: Tue, 21 Dec 2021 07:20:08 +0800 [thread overview] Message-ID: <202112210748.VrULDmGp-lkp@intel.com> (raw) In-Reply-To: <20211220110630.3521121-23-s.hauer@pengutronix.de> Hi Sascha, Thank you for the patch! Perhaps something to improve: [auto build test WARNING on rockchip/for-next] [also build test WARNING on tegra-drm/drm/tegra/for-next v5.16-rc6] [cannot apply to drm/drm-next drm-intel/for-linux-next drm-tip/drm-tip drm-exynos/exynos-drm-next airlied/drm-next next-20211220] [If your patch is applied to the wrong git tree, kindly drop us a note. And when submitting patch, we suggest to use '--base' as documented in https://git-scm.com/docs/git-format-patch] url: https://github.com/0day-ci/linux/commits/Sascha-Hauer/drm-rockchip-RK356x-VOP2-support/20211220-190821 base: https://git.kernel.org/pub/scm/linux/kernel/git/mmind/linux-rockchip.git for-next config: arc-allyesconfig (https://download.01.org/0day-ci/archive/20211221/202112210748.VrULDmGp-lkp@intel.com/config) compiler: arceb-elf-gcc (GCC) 11.2.0 reproduce (this is a W=1 build): wget https://raw.githubusercontent.com/intel/lkp-tests/master/sbin/make.cross -O ~/bin/make.cross chmod +x ~/bin/make.cross # https://github.com/0day-ci/linux/commit/ade6380669a79670b48d440d8b7a00986a5d7ca8 git remote add linux-review https://github.com/0day-ci/linux git fetch --no-tags linux-review Sascha-Hauer/drm-rockchip-RK356x-VOP2-support/20211220-190821 git checkout ade6380669a79670b48d440d8b7a00986a5d7ca8 # save the config file to linux build tree mkdir build_dir COMPILER_INSTALL_PATH=$HOME/0day COMPILER=gcc-11.2.0 make.cross O=build_dir ARCH=arc SHELL=/bin/bash drivers/gpu/drm/rockchip/ If you fix the issue, kindly add following tag as appropriate Reported-by: kernel test robot <lkp@intel.com> All warnings (new ones prefixed by >>): drivers/gpu/drm/rockchip/rockchip_drm_vop2.c: In function 'vop2_cluster_init': >> drivers/gpu/drm/rockchip/rockchip_drm_vop2.c:2525:1: warning: the frame size of 1100 bytes is larger than 1024 bytes [-Wframe-larger-than=] 2525 | }; | ^ drivers/gpu/drm/rockchip/rockchip_drm_vop2.c: In function 'vop2_esmart_init': drivers/gpu/drm/rockchip/rockchip_drm_vop2.c:2597:1: warning: the frame size of 1100 bytes is larger than 1024 bytes [-Wframe-larger-than=] 2597 | }; | ^ vim +2525 drivers/gpu/drm/rockchip/rockchip_drm_vop2.c 2450 2451 static int vop2_cluster_init(struct vop2_win *win) 2452 { 2453 struct vop2 *vop2 = win->vop2; 2454 int i; 2455 struct reg_field vop2_cluster_regs[VOP2_WIN_MAX_REG] = { 2456 [VOP2_WIN_ENABLE] = REG_FIELD(RK3568_CLUSTER_WIN_CTRL0, 0, 0), 2457 [VOP2_WIN_FORMAT] = REG_FIELD(RK3568_CLUSTER_WIN_CTRL0, 1, 5), 2458 [VOP2_WIN_RB_SWAP] = REG_FIELD(RK3568_CLUSTER_WIN_CTRL0, 14, 14), 2459 [VOP2_WIN_DITHER_UP] = REG_FIELD(RK3568_CLUSTER_WIN_CTRL0, 18, 18), 2460 [VOP2_WIN_ACT_INFO] = REG_FIELD(RK3568_CLUSTER_WIN_ACT_INFO, 0, 31), 2461 [VOP2_WIN_DSP_INFO] = REG_FIELD(RK3568_CLUSTER_WIN_DSP_INFO, 0, 31), 2462 [VOP2_WIN_DSP_ST] = REG_FIELD(RK3568_CLUSTER_WIN_DSP_ST, 0, 31), 2463 [VOP2_WIN_YRGB_MST] = REG_FIELD(RK3568_CLUSTER_WIN_YRGB_MST, 0, 31), 2464 [VOP2_WIN_UV_MST] = REG_FIELD(RK3568_CLUSTER_WIN_CBR_MST, 0, 31), 2465 [VOP2_WIN_YUV_CLIP] = REG_FIELD(RK3568_CLUSTER_WIN_CTRL0, 19, 19), 2466 [VOP2_WIN_YRGB_VIR] = REG_FIELD(RK3568_CLUSTER_WIN_VIR, 0, 15), 2467 [VOP2_WIN_UV_VIR] = REG_FIELD(RK3568_CLUSTER_WIN_VIR, 16, 31), 2468 [VOP2_WIN_Y2R_EN] = REG_FIELD(RK3568_CLUSTER_WIN_CTRL0, 8, 8), 2469 [VOP2_WIN_R2Y_EN] = REG_FIELD(RK3568_CLUSTER_WIN_CTRL0, 9, 9), 2470 [VOP2_WIN_CSC_MODE] = REG_FIELD(RK3568_CLUSTER_WIN_CTRL0, 10, 11), 2471 2472 /* Scale */ 2473 [VOP2_WIN_SCALE_YRGB_X] = REG_FIELD(RK3568_CLUSTER_WIN_SCL_FACTOR_YRGB, 0, 15), 2474 [VOP2_WIN_SCALE_YRGB_Y] = REG_FIELD(RK3568_CLUSTER_WIN_SCL_FACTOR_YRGB, 16, 31), 2475 [VOP2_WIN_YRGB_VER_SCL_MODE] = REG_FIELD(RK3568_CLUSTER_WIN_CTRL1, 14, 15), 2476 [VOP2_WIN_YRGB_HOR_SCL_MODE] = REG_FIELD(RK3568_CLUSTER_WIN_CTRL1, 12, 13), 2477 [VOP2_WIN_BIC_COE_SEL] = REG_FIELD(RK3568_CLUSTER_WIN_CTRL1, 2, 3), 2478 [VOP2_WIN_VSD_YRGB_GT2] = REG_FIELD(RK3568_CLUSTER_WIN_CTRL1, 28, 28), 2479 [VOP2_WIN_VSD_YRGB_GT4] = REG_FIELD(RK3568_CLUSTER_WIN_CTRL1, 29, 29), 2480 2481 /* cluster regs */ 2482 [VOP2_WIN_AFBC_ENABLE] = REG_FIELD(RK3568_CLUSTER_CTRL, 1, 1), 2483 [VOP2_WIN_CLUSTER_ENABLE] = REG_FIELD(RK3568_CLUSTER_CTRL, 0, 0), 2484 [VOP2_WIN_CLUSTER_LB_MODE] = REG_FIELD(RK3568_CLUSTER_CTRL, 4, 7), 2485 2486 /* afbc regs */ 2487 [VOP2_WIN_AFBC_FORMAT] = REG_FIELD(RK3568_CLUSTER_WIN_AFBCD_CTRL, 2, 6), 2488 [VOP2_WIN_AFBC_RB_SWAP] = REG_FIELD(RK3568_CLUSTER_WIN_AFBCD_CTRL, 9, 9), 2489 [VOP2_WIN_AFBC_UV_SWAP] = REG_FIELD(RK3568_CLUSTER_WIN_AFBCD_CTRL, 10, 10), 2490 [VOP2_WIN_AFBC_AUTO_GATING_EN] = REG_FIELD(RK3568_CLUSTER_WIN_AFBCD_OUTPUT_CTRL, 4, 4), 2491 [VOP2_WIN_AFBC_HALF_BLOCK_EN] = REG_FIELD(RK3568_CLUSTER_WIN_AFBCD_CTRL, 7, 7), 2492 [VOP2_WIN_AFBC_BLOCK_SPLIT_EN] = REG_FIELD(RK3568_CLUSTER_WIN_AFBCD_CTRL, 8, 8), 2493 [VOP2_WIN_AFBC_HDR_PTR] = REG_FIELD(RK3568_CLUSTER_WIN_AFBCD_HDR_PTR, 0, 31), 2494 [VOP2_WIN_AFBC_PIC_SIZE] = REG_FIELD(RK3568_CLUSTER_WIN_AFBCD_PIC_SIZE, 0, 31), 2495 [VOP2_WIN_AFBC_PIC_VIR_WIDTH] = REG_FIELD(RK3568_CLUSTER_WIN_AFBCD_VIR_WIDTH, 0, 15), 2496 [VOP2_WIN_AFBC_TILE_NUM] = REG_FIELD(RK3568_CLUSTER_WIN_AFBCD_VIR_WIDTH, 16, 31), 2497 [VOP2_WIN_AFBC_PIC_OFFSET] = REG_FIELD(RK3568_CLUSTER_WIN_AFBCD_PIC_OFFSET, 0, 31), 2498 [VOP2_WIN_AFBC_DSP_OFFSET] = REG_FIELD(RK3568_CLUSTER_WIN_AFBCD_DSP_OFFSET, 0, 31), 2499 [VOP2_WIN_AFBC_TRANSFORM_OFFSET] = REG_FIELD(RK3568_CLUSTER_WIN_AFBCD_TRANSFORM_OFFSET, 0, 31), 2500 [VOP2_WIN_AFBC_ROTATE_90] = REG_FIELD(RK3568_CLUSTER_WIN_AFBCD_ROTATE_MODE, 0, 0), 2501 [VOP2_WIN_AFBC_ROTATE_270] = REG_FIELD(RK3568_CLUSTER_WIN_AFBCD_ROTATE_MODE, 1, 1), 2502 [VOP2_WIN_XMIRROR] = REG_FIELD(RK3568_CLUSTER_WIN_AFBCD_ROTATE_MODE, 2, 2), 2503 [VOP2_WIN_YMIRROR] = REG_FIELD(RK3568_CLUSTER_WIN_AFBCD_ROTATE_MODE, 3, 3), 2504 [VOP2_WIN_UV_SWAP] = { .reg = 0xffffffff }, 2505 [VOP2_WIN_COLOR_KEY] = { .reg = 0xffffffff }, 2506 [VOP2_WIN_COLOR_KEY_EN] = { .reg = 0xffffffff }, 2507 [VOP2_WIN_SCALE_CBCR_X] = { .reg = 0xffffffff }, 2508 [VOP2_WIN_SCALE_CBCR_Y] = { .reg = 0xffffffff }, 2509 [VOP2_WIN_YRGB_HSCL_FILTER_MODE] = { .reg = 0xffffffff }, 2510 [VOP2_WIN_YRGB_VSCL_FILTER_MODE] = { .reg = 0xffffffff }, 2511 [VOP2_WIN_CBCR_VER_SCL_MODE] = { .reg = 0xffffffff }, 2512 [VOP2_WIN_CBCR_HSCL_FILTER_MODE] = { .reg = 0xffffffff }, 2513 [VOP2_WIN_CBCR_HOR_SCL_MODE] = { .reg = 0xffffffff }, 2514 [VOP2_WIN_CBCR_VSCL_FILTER_MODE] = { .reg = 0xffffffff }, 2515 [VOP2_WIN_VSD_CBCR_GT2] = { .reg = 0xffffffff }, 2516 [VOP2_WIN_VSD_CBCR_GT4] = { .reg = 0xffffffff }, 2517 }; 2518 2519 for (i = 0; i < ARRAY_SIZE(vop2_cluster_regs); i++) 2520 vop2_cluster_regs[i].reg += win->offset; 2521 2522 return devm_regmap_field_bulk_alloc(vop2->dev, vop2->map, win->reg, 2523 vop2_cluster_regs, 2524 ARRAY_SIZE(vop2_cluster_regs)); > 2525 }; 2526 --- 0-DAY CI Kernel Test Service, Intel Corporation https://lists.01.org/hyperkitty/list/kbuild-all@lists.01.org _______________________________________________ Linux-rockchip mailing list Linux-rockchip@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-rockchip
WARNING: multiple messages have this Message-ID
From: kernel test robot <lkp@intel.com> To: Sascha Hauer <s.hauer@pengutronix.de>, dri-devel@lists.freedesktop.org Cc: devicetree@vger.kernel.org, kbuild-all@lists.01.org, kernel@pengutronix.de, Sascha Hauer <s.hauer@pengutronix.de>, Sandy Huang <hjc@rock-chips.com>, linux-rockchip@lists.infradead.org, Michael Riesch <michael.riesch@wolfvision.net>, Peter Geis <pgwipeout@gmail.com>, Andy Yan <andy.yan@rock-chips.com>, Benjamin Gaignard <benjamin.gaignard@collabora.com> Subject: Re: [PATCH 22/22] drm: rockchip: Add VOP2 driver Date: Tue, 21 Dec 2021 07:20:08 +0800 [thread overview] Message-ID: <202112210748.VrULDmGp-lkp@intel.com> (raw) In-Reply-To: <20211220110630.3521121-23-s.hauer@pengutronix.de> Hi Sascha, Thank you for the patch! Perhaps something to improve: [auto build test WARNING on rockchip/for-next] [also build test WARNING on tegra-drm/drm/tegra/for-next v5.16-rc6] [cannot apply to drm/drm-next drm-intel/for-linux-next drm-tip/drm-tip drm-exynos/exynos-drm-next airlied/drm-next next-20211220] [If your patch is applied to the wrong git tree, kindly drop us a note. And when submitting patch, we suggest to use '--base' as documented in https://git-scm.com/docs/git-format-patch] url: https://github.com/0day-ci/linux/commits/Sascha-Hauer/drm-rockchip-RK356x-VOP2-support/20211220-190821 base: https://git.kernel.org/pub/scm/linux/kernel/git/mmind/linux-rockchip.git for-next config: arc-allyesconfig (https://download.01.org/0day-ci/archive/20211221/202112210748.VrULDmGp-lkp@intel.com/config) compiler: arceb-elf-gcc (GCC) 11.2.0 reproduce (this is a W=1 build): wget https://raw.githubusercontent.com/intel/lkp-tests/master/sbin/make.cross -O ~/bin/make.cross chmod +x ~/bin/make.cross # https://github.com/0day-ci/linux/commit/ade6380669a79670b48d440d8b7a00986a5d7ca8 git remote add linux-review https://github.com/0day-ci/linux git fetch --no-tags linux-review Sascha-Hauer/drm-rockchip-RK356x-VOP2-support/20211220-190821 git checkout ade6380669a79670b48d440d8b7a00986a5d7ca8 # save the config file to linux build tree mkdir build_dir COMPILER_INSTALL_PATH=$HOME/0day COMPILER=gcc-11.2.0 make.cross O=build_dir ARCH=arc SHELL=/bin/bash drivers/gpu/drm/rockchip/ If you fix the issue, kindly add following tag as appropriate Reported-by: kernel test robot <lkp@intel.com> All warnings (new ones prefixed by >>): drivers/gpu/drm/rockchip/rockchip_drm_vop2.c: In function 'vop2_cluster_init': >> drivers/gpu/drm/rockchip/rockchip_drm_vop2.c:2525:1: warning: the frame size of 1100 bytes is larger than 1024 bytes [-Wframe-larger-than=] 2525 | }; | ^ drivers/gpu/drm/rockchip/rockchip_drm_vop2.c: In function 'vop2_esmart_init': drivers/gpu/drm/rockchip/rockchip_drm_vop2.c:2597:1: warning: the frame size of 1100 bytes is larger than 1024 bytes [-Wframe-larger-than=] 2597 | }; | ^ vim +2525 drivers/gpu/drm/rockchip/rockchip_drm_vop2.c 2450 2451 static int vop2_cluster_init(struct vop2_win *win) 2452 { 2453 struct vop2 *vop2 = win->vop2; 2454 int i; 2455 struct reg_field vop2_cluster_regs[VOP2_WIN_MAX_REG] = { 2456 [VOP2_WIN_ENABLE] = REG_FIELD(RK3568_CLUSTER_WIN_CTRL0, 0, 0), 2457 [VOP2_WIN_FORMAT] = REG_FIELD(RK3568_CLUSTER_WIN_CTRL0, 1, 5), 2458 [VOP2_WIN_RB_SWAP] = REG_FIELD(RK3568_CLUSTER_WIN_CTRL0, 14, 14), 2459 [VOP2_WIN_DITHER_UP] = REG_FIELD(RK3568_CLUSTER_WIN_CTRL0, 18, 18), 2460 [VOP2_WIN_ACT_INFO] = REG_FIELD(RK3568_CLUSTER_WIN_ACT_INFO, 0, 31), 2461 [VOP2_WIN_DSP_INFO] = REG_FIELD(RK3568_CLUSTER_WIN_DSP_INFO, 0, 31), 2462 [VOP2_WIN_DSP_ST] = REG_FIELD(RK3568_CLUSTER_WIN_DSP_ST, 0, 31), 2463 [VOP2_WIN_YRGB_MST] = REG_FIELD(RK3568_CLUSTER_WIN_YRGB_MST, 0, 31), 2464 [VOP2_WIN_UV_MST] = REG_FIELD(RK3568_CLUSTER_WIN_CBR_MST, 0, 31), 2465 [VOP2_WIN_YUV_CLIP] = REG_FIELD(RK3568_CLUSTER_WIN_CTRL0, 19, 19), 2466 [VOP2_WIN_YRGB_VIR] = REG_FIELD(RK3568_CLUSTER_WIN_VIR, 0, 15), 2467 [VOP2_WIN_UV_VIR] = REG_FIELD(RK3568_CLUSTER_WIN_VIR, 16, 31), 2468 [VOP2_WIN_Y2R_EN] = REG_FIELD(RK3568_CLUSTER_WIN_CTRL0, 8, 8), 2469 [VOP2_WIN_R2Y_EN] = REG_FIELD(RK3568_CLUSTER_WIN_CTRL0, 9, 9), 2470 [VOP2_WIN_CSC_MODE] = REG_FIELD(RK3568_CLUSTER_WIN_CTRL0, 10, 11), 2471 2472 /* Scale */ 2473 [VOP2_WIN_SCALE_YRGB_X] = REG_FIELD(RK3568_CLUSTER_WIN_SCL_FACTOR_YRGB, 0, 15), 2474 [VOP2_WIN_SCALE_YRGB_Y] = REG_FIELD(RK3568_CLUSTER_WIN_SCL_FACTOR_YRGB, 16, 31), 2475 [VOP2_WIN_YRGB_VER_SCL_MODE] = REG_FIELD(RK3568_CLUSTER_WIN_CTRL1, 14, 15), 2476 [VOP2_WIN_YRGB_HOR_SCL_MODE] = REG_FIELD(RK3568_CLUSTER_WIN_CTRL1, 12, 13), 2477 [VOP2_WIN_BIC_COE_SEL] = REG_FIELD(RK3568_CLUSTER_WIN_CTRL1, 2, 3), 2478 [VOP2_WIN_VSD_YRGB_GT2] = REG_FIELD(RK3568_CLUSTER_WIN_CTRL1, 28, 28), 2479 [VOP2_WIN_VSD_YRGB_GT4] = REG_FIELD(RK3568_CLUSTER_WIN_CTRL1, 29, 29), 2480 2481 /* cluster regs */ 2482 [VOP2_WIN_AFBC_ENABLE] = REG_FIELD(RK3568_CLUSTER_CTRL, 1, 1), 2483 [VOP2_WIN_CLUSTER_ENABLE] = REG_FIELD(RK3568_CLUSTER_CTRL, 0, 0), 2484 [VOP2_WIN_CLUSTER_LB_MODE] = REG_FIELD(RK3568_CLUSTER_CTRL, 4, 7), 2485 2486 /* afbc regs */ 2487 [VOP2_WIN_AFBC_FORMAT] = REG_FIELD(RK3568_CLUSTER_WIN_AFBCD_CTRL, 2, 6), 2488 [VOP2_WIN_AFBC_RB_SWAP] = REG_FIELD(RK3568_CLUSTER_WIN_AFBCD_CTRL, 9, 9), 2489 [VOP2_WIN_AFBC_UV_SWAP] = REG_FIELD(RK3568_CLUSTER_WIN_AFBCD_CTRL, 10, 10), 2490 [VOP2_WIN_AFBC_AUTO_GATING_EN] = REG_FIELD(RK3568_CLUSTER_WIN_AFBCD_OUTPUT_CTRL, 4, 4), 2491 [VOP2_WIN_AFBC_HALF_BLOCK_EN] = REG_FIELD(RK3568_CLUSTER_WIN_AFBCD_CTRL, 7, 7), 2492 [VOP2_WIN_AFBC_BLOCK_SPLIT_EN] = REG_FIELD(RK3568_CLUSTER_WIN_AFBCD_CTRL, 8, 8), 2493 [VOP2_WIN_AFBC_HDR_PTR] = REG_FIELD(RK3568_CLUSTER_WIN_AFBCD_HDR_PTR, 0, 31), 2494 [VOP2_WIN_AFBC_PIC_SIZE] = REG_FIELD(RK3568_CLUSTER_WIN_AFBCD_PIC_SIZE, 0, 31), 2495 [VOP2_WIN_AFBC_PIC_VIR_WIDTH] = REG_FIELD(RK3568_CLUSTER_WIN_AFBCD_VIR_WIDTH, 0, 15), 2496 [VOP2_WIN_AFBC_TILE_NUM] = REG_FIELD(RK3568_CLUSTER_WIN_AFBCD_VIR_WIDTH, 16, 31), 2497 [VOP2_WIN_AFBC_PIC_OFFSET] = REG_FIELD(RK3568_CLUSTER_WIN_AFBCD_PIC_OFFSET, 0, 31), 2498 [VOP2_WIN_AFBC_DSP_OFFSET] = REG_FIELD(RK3568_CLUSTER_WIN_AFBCD_DSP_OFFSET, 0, 31), 2499 [VOP2_WIN_AFBC_TRANSFORM_OFFSET] = REG_FIELD(RK3568_CLUSTER_WIN_AFBCD_TRANSFORM_OFFSET, 0, 31), 2500 [VOP2_WIN_AFBC_ROTATE_90] = REG_FIELD(RK3568_CLUSTER_WIN_AFBCD_ROTATE_MODE, 0, 0), 2501 [VOP2_WIN_AFBC_ROTATE_270] = REG_FIELD(RK3568_CLUSTER_WIN_AFBCD_ROTATE_MODE, 1, 1), 2502 [VOP2_WIN_XMIRROR] = REG_FIELD(RK3568_CLUSTER_WIN_AFBCD_ROTATE_MODE, 2, 2), 2503 [VOP2_WIN_YMIRROR] = REG_FIELD(RK3568_CLUSTER_WIN_AFBCD_ROTATE_MODE, 3, 3), 2504 [VOP2_WIN_UV_SWAP] = { .reg = 0xffffffff }, 2505 [VOP2_WIN_COLOR_KEY] = { .reg = 0xffffffff }, 2506 [VOP2_WIN_COLOR_KEY_EN] = { .reg = 0xffffffff }, 2507 [VOP2_WIN_SCALE_CBCR_X] = { .reg = 0xffffffff }, 2508 [VOP2_WIN_SCALE_CBCR_Y] = { .reg = 0xffffffff }, 2509 [VOP2_WIN_YRGB_HSCL_FILTER_MODE] = { .reg = 0xffffffff }, 2510 [VOP2_WIN_YRGB_VSCL_FILTER_MODE] = { .reg = 0xffffffff }, 2511 [VOP2_WIN_CBCR_VER_SCL_MODE] = { .reg = 0xffffffff }, 2512 [VOP2_WIN_CBCR_HSCL_FILTER_MODE] = { .reg = 0xffffffff }, 2513 [VOP2_WIN_CBCR_HOR_SCL_MODE] = { .reg = 0xffffffff }, 2514 [VOP2_WIN_CBCR_VSCL_FILTER_MODE] = { .reg = 0xffffffff }, 2515 [VOP2_WIN_VSD_CBCR_GT2] = { .reg = 0xffffffff }, 2516 [VOP2_WIN_VSD_CBCR_GT4] = { .reg = 0xffffffff }, 2517 }; 2518 2519 for (i = 0; i < ARRAY_SIZE(vop2_cluster_regs); i++) 2520 vop2_cluster_regs[i].reg += win->offset; 2521 2522 return devm_regmap_field_bulk_alloc(vop2->dev, vop2->map, win->reg, 2523 vop2_cluster_regs, 2524 ARRAY_SIZE(vop2_cluster_regs)); > 2525 }; 2526 --- 0-DAY CI Kernel Test Service, Intel Corporation https://lists.01.org/hyperkitty/list/kbuild-all@lists.01.org
next prev parent reply other threads:[~2021-12-20 23:20 UTC|newest] Thread overview: 189+ messages / expand[flat|nested] mbox.gz Atom feed top 2021-12-20 11:06 [PATCH v3 00/22] drm/rockchip: RK356x VOP2 support Sascha Hauer 2021-12-20 11:06 ` Sascha Hauer 2021-12-20 11:06 ` Sascha Hauer 2021-12-20 11:06 ` Sascha Hauer 2021-12-20 11:06 ` [PATCH 01/22] drm/rockchip: dw_hdmi: Do not leave clock enabled in error case Sascha Hauer 2021-12-20 11:06 ` Sascha Hauer 2021-12-20 11:06 ` Sascha Hauer 2021-12-20 11:06 ` Sascha Hauer 2021-12-20 11:06 ` [PATCH 02/22] drm/rockchip: dw_hdmi: rename vpll clock to reference clock Sascha Hauer 2021-12-20 11:06 ` Sascha Hauer 2021-12-20 11:06 ` Sascha Hauer 2021-12-20 11:06 ` Sascha Hauer 2021-12-20 11:06 ` [PATCH 03/22] drm/rockchip: dw_hdmi: add rk3568 support Sascha Hauer 2021-12-20 11:06 ` Sascha Hauer 2021-12-20 11:06 ` Sascha Hauer 2021-12-20 11:06 ` Sascha Hauer 2021-12-20 11:06 ` [PATCH 04/22] drm/rockchip: dw_hdmi: add regulator support Sascha Hauer 2021-12-20 11:06 ` Sascha Hauer 2021-12-20 11:06 ` Sascha Hauer 2021-12-20 11:06 ` Sascha Hauer 2021-12-20 11:06 ` [PATCH 05/22] drm/rockchip: dw_hdmi: Add support for hclk Sascha Hauer 2021-12-20 11:06 ` Sascha Hauer 2021-12-20 11:06 ` Sascha Hauer 2021-12-20 11:06 ` Sascha Hauer 2021-12-20 11:06 ` [PATCH 06/22] dt-bindings: display: rockchip: dw-hdmi: Add compatible for rk3568 HDMI Sascha Hauer 2021-12-20 11:06 ` Sascha Hauer 2021-12-20 11:06 ` Sascha Hauer 2021-12-20 11:06 ` Sascha Hauer 2021-12-20 11:06 ` [PATCH 07/22] dt-bindings: display: rockchip: dw-hdmi: Make unwedge pinctrl optional Sascha Hauer 2021-12-20 11:06 ` Sascha Hauer 2021-12-20 11:06 ` Sascha Hauer 2021-12-20 11:06 ` Sascha Hauer 2021-12-20 14:27 ` Rob Herring 2021-12-20 14:27 ` Rob Herring 2021-12-20 14:27 ` Rob Herring 2021-12-20 14:27 ` Rob Herring 2021-12-20 11:06 ` [PATCH 08/22] dt-bindings: display: rockchip: dw-hdmi: use "ref" as clock name Sascha Hauer 2021-12-20 11:06 ` Sascha Hauer 2021-12-20 11:06 ` Sascha Hauer 2021-12-20 11:06 ` Sascha Hauer 2021-12-20 14:27 ` Rob Herring 2021-12-20 14:27 ` Rob Herring 2021-12-20 14:27 ` Rob Herring 2021-12-20 14:27 ` Rob Herring 2021-12-21 14:31 ` Rob Herring 2021-12-21 14:31 ` Rob Herring 2021-12-21 14:31 ` Rob Herring 2021-12-21 14:31 ` Rob Herring 2021-12-22 10:47 ` Sascha Hauer 2021-12-22 10:47 ` Sascha Hauer 2021-12-22 10:47 ` Sascha Hauer 2021-12-22 10:47 ` Sascha Hauer 2021-12-22 13:52 ` Rob Herring 2021-12-22 13:52 ` Rob Herring 2021-12-22 13:52 ` Rob Herring 2021-12-22 13:52 ` Rob Herring 2021-12-22 19:39 ` Heiko Stübner 2021-12-22 19:39 ` Heiko Stübner 2021-12-22 19:39 ` Heiko Stübner 2021-12-22 19:39 ` Heiko Stübner 2021-12-22 19:44 ` Nicolas Frattaroli 2021-12-22 19:44 ` Nicolas Frattaroli 2021-12-22 19:44 ` Nicolas Frattaroli 2021-12-22 19:44 ` Nicolas Frattaroli 2021-12-22 19:56 ` Rob Herring 2021-12-22 19:56 ` Rob Herring 2021-12-22 19:56 ` Rob Herring 2021-12-22 19:56 ` Rob Herring 2021-12-20 11:06 ` [PATCH 09/22] dt-bindings: display: rockchip: dw-hdmi: Add regulator support Sascha Hauer 2021-12-20 11:06 ` Sascha Hauer 2021-12-20 11:06 ` Sascha Hauer 2021-12-20 11:06 ` Sascha Hauer 2021-12-20 14:27 ` Rob Herring 2021-12-20 14:27 ` Rob Herring 2021-12-20 14:27 ` Rob Herring 2021-12-20 14:27 ` Rob Herring 2021-12-20 11:06 ` [PATCH 10/22] dt-bindings: display: rockchip: dw-hdmi: Add additional clock Sascha Hauer 2021-12-20 11:06 ` Sascha Hauer 2021-12-20 11:06 ` Sascha Hauer 2021-12-20 11:06 ` Sascha Hauer 2021-12-20 11:06 ` [PATCH 11/22] dt-bindings: display: rockchip: Add binding for VOP2 Sascha Hauer 2021-12-20 11:06 ` Sascha Hauer 2021-12-20 11:06 ` Sascha Hauer 2021-12-20 11:06 ` Sascha Hauer 2021-12-20 14:27 ` Rob Herring 2021-12-20 14:27 ` Rob Herring 2021-12-20 14:27 ` Rob Herring 2021-12-20 14:27 ` Rob Herring 2021-12-21 14:33 ` Rob Herring 2021-12-21 14:33 ` Rob Herring 2021-12-21 14:33 ` Rob Herring 2021-12-21 14:33 ` Rob Herring 2021-12-20 11:06 ` [PATCH 12/22] arm64: dts: rockchip: rk3399: reorder hmdi clocks Sascha Hauer 2021-12-20 11:06 ` Sascha Hauer 2021-12-20 11:06 ` Sascha Hauer 2021-12-20 11:06 ` Sascha Hauer 2021-12-20 11:06 ` [PATCH 13/22] arm64: dts: rockchip: rk3399: rename HDMI ref clock to 'ref' Sascha Hauer 2021-12-20 11:06 ` Sascha Hauer 2021-12-20 11:06 ` Sascha Hauer 2021-12-20 11:06 ` Sascha Hauer 2021-12-20 11:06 ` [PATCH 14/22] arm64: dts: rockchip: rk356x: Add VOP2 nodes Sascha Hauer 2021-12-20 11:06 ` Sascha Hauer 2021-12-20 11:06 ` Sascha Hauer 2021-12-20 11:06 ` Sascha Hauer 2021-12-20 11:06 ` [PATCH 15/22] arm64: dts: rockchip: rk356x: Add HDMI nodes Sascha Hauer 2021-12-20 11:06 ` Sascha Hauer 2021-12-20 11:06 ` Sascha Hauer 2021-12-20 11:06 ` Sascha Hauer 2021-12-20 11:06 ` [PATCH 16/22] arm64: dts: rockchip: rk3568-evb: Enable VOP2 and hdmi Sascha Hauer 2021-12-20 11:06 ` Sascha Hauer 2021-12-20 11:06 ` Sascha Hauer 2021-12-20 11:06 ` Sascha Hauer 2021-12-20 11:06 ` [PATCH 17/22] arm64: dts: rockchip: enable vop2 and hdmi tx on quartz64a Sascha Hauer 2021-12-20 11:06 ` Sascha Hauer 2021-12-20 11:06 ` Sascha Hauer 2021-12-20 11:06 ` Sascha Hauer 2021-12-20 11:06 ` [PATCH 18/22] clk: rk3568: drop CLK_SET_RATE_PARENT from dclk_vop* Sascha Hauer 2021-12-20 11:06 ` Sascha Hauer 2021-12-20 11:06 ` Sascha Hauer 2021-12-20 11:06 ` Sascha Hauer 2021-12-20 11:06 ` [PATCH 19/22] clk: rk3568: Add CLK_SET_RATE_PARENT to the HDMI reference clock Sascha Hauer 2021-12-20 11:06 ` Sascha Hauer 2021-12-20 11:06 ` Sascha Hauer 2021-12-20 11:06 ` Sascha Hauer 2021-12-20 11:06 ` [PATCH 20/22] drm/encoder: Add of_graph port to struct drm_encoder Sascha Hauer 2021-12-20 11:06 ` Sascha Hauer 2021-12-20 11:06 ` Sascha Hauer 2021-12-20 11:06 ` Sascha Hauer 2021-12-21 17:31 ` Heiko Stübner 2021-12-21 17:31 ` Heiko Stübner 2021-12-21 17:31 ` Heiko Stübner 2021-12-21 17:31 ` Heiko Stübner 2021-12-20 11:06 ` [PATCH 21/22] drm/rockchip: Make VOP driver optional Sascha Hauer 2021-12-20 11:06 ` Sascha Hauer 2021-12-20 11:06 ` Sascha Hauer 2021-12-20 11:06 ` Sascha Hauer 2021-12-20 11:06 ` [PATCH 22/22] drm: rockchip: Add VOP2 driver Sascha Hauer 2021-12-20 11:06 ` Sascha Hauer 2021-12-20 11:06 ` Sascha Hauer 2021-12-20 14:16 ` Nicolas Frattaroli 2021-12-20 14:16 ` Nicolas Frattaroli 2021-12-20 14:16 ` Nicolas Frattaroli 2021-12-20 14:16 ` Nicolas Frattaroli 2021-12-20 16:53 ` Nicolas Frattaroli 2021-12-20 16:53 ` Nicolas Frattaroli 2021-12-20 16:53 ` Nicolas Frattaroli 2021-12-20 16:53 ` Nicolas Frattaroli 2021-12-20 18:51 ` Sascha Hauer 2021-12-20 18:51 ` Sascha Hauer 2021-12-20 18:51 ` Sascha Hauer 2021-12-20 18:51 ` Sascha Hauer 2021-12-20 23:20 ` kernel test robot [this message] 2021-12-20 23:20 ` kernel test robot 2021-12-20 23:20 ` kernel test robot 2021-12-21 13:44 ` Nicolas Frattaroli 2021-12-21 13:44 ` Nicolas Frattaroli 2021-12-21 13:44 ` Nicolas Frattaroli 2021-12-21 13:44 ` Nicolas Frattaroli 2021-12-22 17:07 ` Nicolas Frattaroli 2021-12-22 17:07 ` Nicolas Frattaroli 2021-12-22 17:07 ` Nicolas Frattaroli 2021-12-22 17:07 ` Nicolas Frattaroli 2022-01-03 14:55 ` Sascha Hauer 2022-01-03 14:55 ` Sascha Hauer 2022-01-03 14:55 ` Sascha Hauer 2022-01-03 14:55 ` Sascha Hauer 2022-01-04 11:07 ` Andy Yan 2022-01-04 11:07 ` Andy Yan 2022-01-04 11:07 ` Andy Yan 2022-01-05 12:20 ` Sascha Hauer 2022-01-05 12:20 ` Sascha Hauer 2022-01-05 12:20 ` Sascha Hauer 2022-01-05 12:20 ` Sascha Hauer 2021-12-20 11:51 ` [PATCH v3 00/22] drm/rockchip: RK356x VOP2 support Nicolas Frattaroli 2021-12-20 11:51 ` Nicolas Frattaroli 2021-12-20 11:51 ` Nicolas Frattaroli 2021-12-20 11:51 ` Nicolas Frattaroli 2022-01-19 11:29 ` Piotr Oniszczuk 2022-01-19 11:29 ` Piotr Oniszczuk 2022-01-19 11:29 ` Piotr Oniszczuk 2022-01-19 11:29 ` Piotr Oniszczuk 2022-01-21 10:32 ` Sascha Hauer 2022-01-21 10:32 ` Sascha Hauer 2022-01-21 10:32 ` Sascha Hauer 2022-01-21 10:32 ` Sascha Hauer 2022-01-21 15:43 ` Piotr Oniszczuk 2022-01-21 15:43 ` Piotr Oniszczuk 2022-01-21 15:43 ` Piotr Oniszczuk 2022-01-21 15:43 ` Piotr Oniszczuk
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=202112210748.VrULDmGp-lkp@intel.com \ --to=lkp@intel.com \ --cc=andy.yan@rock-chips.com \ --cc=benjamin.gaignard@collabora.com \ --cc=devicetree@vger.kernel.org \ --cc=dri-devel@lists.freedesktop.org \ --cc=hjc@rock-chips.com \ --cc=kbuild-all@lists.01.org \ --cc=kernel@pengutronix.de \ --cc=linux-rockchip@lists.infradead.org \ --cc=michael.riesch@wolfvision.net \ --cc=pgwipeout@gmail.com \ --cc=s.hauer@pengutronix.de \ --subject='Re: [PATCH 22/22] drm: rockchip: Add VOP2 driver' \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: link
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.