From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 8E81CC4167E for ; Tue, 28 Dec 2021 05:20:24 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S234831AbhL1FUW (ORCPT ); Tue, 28 Dec 2021 00:20:22 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:48744 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S232714AbhL1FUT (ORCPT ); Tue, 28 Dec 2021 00:20:19 -0500 Received: from mail-oi1-x22c.google.com (mail-oi1-x22c.google.com [IPv6:2607:f8b0:4864:20::22c]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id CABABC061401 for ; Mon, 27 Dec 2021 21:20:18 -0800 (PST) Received: by mail-oi1-x22c.google.com with SMTP id j124so28409839oih.12 for ; Mon, 27 Dec 2021 21:20:18 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=Z8LPxRUlnyWniNCCw5UabEOAyAKG7Nzy5pej2FOGirM=; b=g10SVVSk4fvxlX052YeCX7DS+qSSSDRiunx0KsTnBqPcMGZqJandwL7UYnNsG3Gtd2 DbNLfTumHVFgyWGtsILq6ZjHgGpiy45YT1bnom3i43TqLj3U9/mFrwYrFRUsAKbWrJ9T XBddn6yl0kbk2+G2x+4KJM9lOxHLAkPED0y3qVjnGMj8TUIyNpucIfstm9pGS40CgbnF Dp8ULhKpiGmhk9HpxcRKaVau9CXwpeqVwLX2axRSXwlfDubEQUFx+0SitsxVMEPjSlgP QiCD05nozdGlvf8V8H121VuOovwMYPcxpt0aZIxj6nLYRiiWZOmtKsutVwYJr3kuzwVv Vkqg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=Z8LPxRUlnyWniNCCw5UabEOAyAKG7Nzy5pej2FOGirM=; b=B8hGIusl5NYH6pjD8baxvbeHOaYmKBXVV9x/AIWmEUEp/u7XW+rfQUzUF2hdAAybRs x8UOE1r35BgarP5bpcm09J4u3YDHHEyXt4U14XJ/fjKi5VZj4uDfBTCy8i9NBrnm0Y8R TuOxKwX+gg5LAUCC0M0yr5fpugRwxMGoP5TbdLuoWo988FIxOOczQZ8R/ti80mDWtm/Q Q6LRRyzFcrNfSQVAu7Ls1Bh1FHCKu8MKwnvwCIEi6s15Ht7Glqk0LHlH5qMPgHuc3kAZ pIRL9wCb7sDAaV6UfXx4gSoBeUBYF2K2T/FEEtUzL9ITmYCg4iKJAhfwgpg5GPZjrZue oWJg== X-Gm-Message-State: AOAM5320/Nb2H7soNfi7BmgES2RDhjPbj+VQwDPuMrZafDwUWXpZkN/o jE7MoUDJxM23om7DBK5tTI8SwA== X-Google-Smtp-Source: ABdhPJz/UoJog8eWLqfdjo2/3QHmaA6A5yJ6+GP1ft+ufn483DhjlcdfLVyacIvgHZC/1+AbHTnAIQ== X-Received: by 2002:a05:6808:10ce:: with SMTP id s14mr14214591ois.137.1640668818160; Mon, 27 Dec 2021 21:20:18 -0800 (PST) Received: from ripper.. (104-57-184-186.lightspeed.austtx.sbcglobal.net. [104.57.184.186]) by smtp.gmail.com with ESMTPSA id j5sm3002277oou.23.2021.12.27.21.20.17 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 27 Dec 2021 21:20:17 -0800 (PST) From: Bjorn Andersson To: Kishon Vijay Abraham I , Vinod Koul , Rob Herring , Greg Kroah-Hartman , Heikki Krogerus , Hans de Goede Cc: "Rafael J. Wysocki" , linux-arm-msm@vger.kernel.org, linux-phy@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-usb@vger.kernel.org Subject: [PATCH 2/8] phy: qcom-qmp: Register typec mux and orientation switch Date: Mon, 27 Dec 2021 21:21:10 -0800 Message-Id: <20211228052116.1748443-3-bjorn.andersson@linaro.org> X-Mailer: git-send-email 2.33.1 In-Reply-To: <20211228052116.1748443-1-bjorn.andersson@linaro.org> References: <20211228052116.1748443-1-bjorn.andersson@linaro.org> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Precedence: bulk List-ID: X-Mailing-List: linux-arm-msm@vger.kernel.org The QMP PHY handles muxing of USB vs DisplayPort, as well as orientation switching of the SuperSpeed lanes. So register typec handlers for the two types. The TypeC mux allows switching between four lanes of DisplayPort and a mixed USB+DP combination. This makes it possible to reach resolutions that requires 4 lanes. The TypeC switch allows switching the SuperSpeed pins and have been tested with both 2 and 4 lane DisplayPort. It's possible that in the USB mode the DP_MODE should be disabled, but this is left untouched. Signed-off-by: Bjorn Andersson --- My suggestion is that if/once this patch is deemed acceptable the PHY maintainers could create a immutable branch/tag which can be merged into the PHY tree as well as the USB tree. drivers/phy/qualcomm/phy-qcom-qmp.c | 176 +++++++++++++++++++++++++--- 1 file changed, 158 insertions(+), 18 deletions(-) diff --git a/drivers/phy/qualcomm/phy-qcom-qmp.c b/drivers/phy/qualcomm/phy-qcom-qmp.c index 7bea6a60dc54..8d8139df9d8e 100644 --- a/drivers/phy/qualcomm/phy-qcom-qmp.c +++ b/drivers/phy/qualcomm/phy-qcom-qmp.c @@ -19,6 +19,8 @@ #include #include #include +#include +#include #include @@ -3017,6 +3019,9 @@ struct qmp_phy_dp_clks { * @phy_mutex: mutex lock for PHY common block initialization * @init_count: phy common block initialization count * @ufs_reset: optional UFS PHY reset handle + * @sw: typec switch for receiving orientation changes + * @mux: typec mux for DP muxing + * @orientation: carries current CC orientation */ struct qcom_qmp { struct device *dev; @@ -3032,6 +3037,10 @@ struct qcom_qmp { int init_count; struct reset_control *ufs_reset; + + struct typec_switch *sw; + struct typec_mux *mux; + enum typec_orientation orientation; }; static void qcom_qmp_v3_phy_dp_aux_init(struct qmp_phy *qphy); @@ -4378,30 +4387,23 @@ static void qcom_qmp_v3_phy_configure_dp_tx(struct qmp_phy *qphy) static bool qcom_qmp_phy_configure_dp_mode(struct qmp_phy *qphy) { + const struct phy_configure_opts_dp *dp_opts = &qphy->dp_opts; + bool reverse = qphy->qmp->orientation == TYPEC_ORIENTATION_REVERSE; u32 val; - bool reverse = false; val = DP_PHY_PD_CTL_PWRDN | DP_PHY_PD_CTL_AUX_PWRDN | DP_PHY_PD_CTL_PLL_PWRDN | DP_PHY_PD_CTL_DP_CLAMP_EN; - /* - * TODO: Assume orientation is CC1 for now and two lanes, need to - * use type-c connector to understand orientation and lanes. - * - * Otherwise val changes to be like below if this code understood - * the orientation of the type-c cable. - * - * if (lane_cnt == 4 || orientation == ORIENTATION_CC2) - * val |= DP_PHY_PD_CTL_LANE_0_1_PWRDN; - * if (lane_cnt == 4 || orientation == ORIENTATION_CC1) - * val |= DP_PHY_PD_CTL_LANE_2_3_PWRDN; - * if (orientation == ORIENTATION_CC2) - * writel(0x4c, qphy->pcs + QSERDES_V3_DP_PHY_MODE); - */ - val |= DP_PHY_PD_CTL_LANE_2_3_PWRDN; + if (dp_opts->lanes == 4 || reverse) + val |= DP_PHY_PD_CTL_LANE_0_1_PWRDN; + if (dp_opts->lanes == 4 || !reverse) + val |= DP_PHY_PD_CTL_LANE_2_3_PWRDN; writel(val, qphy->pcs + QSERDES_DP_PHY_PD_CTL); - writel(0x5c, qphy->pcs + QSERDES_DP_PHY_MODE); + if (reverse) + writel(0x4c, qphy->pcs + QSERDES_DP_PHY_MODE); + else + writel(0x5c, qphy->pcs + QSERDES_DP_PHY_MODE); return reverse; } @@ -5809,6 +5811,123 @@ static const struct dev_pm_ops qcom_qmp_phy_pm_ops = { qcom_qmp_phy_runtime_resume, NULL) }; +#if IS_ENABLED(CONFIG_TYPEC) +static int qcom_qmp_phy_typec_switch_set(struct typec_switch *sw, + enum typec_orientation orientation) +{ + struct qcom_qmp *qmp = typec_switch_get_drvdata(sw); + void __iomem *dp_com = qmp->dp_com; + + qmp->orientation = orientation; + + if (orientation == TYPEC_ORIENTATION_REVERSE) + qphy_setbits(dp_com, QPHY_V3_DP_COM_TYPEC_CTRL, 0x01); + else + qphy_clrbits(dp_com, QPHY_V3_DP_COM_TYPEC_CTRL, 0x01); + + return 0; +} + +static int qcom_qmp_phy_typec_mux_set(struct typec_mux *mux, + struct typec_mux_state *state) +{ + struct qcom_qmp *qmp = typec_mux_get_drvdata(mux); + void __iomem *dp_com = qmp->dp_com; + bool dp_mode; + bool usb_mode; + + switch (state->mode) { + case TYPEC_STATE_SAFE: + case TYPEC_STATE_USB: + /* + * TODO: Figure out if we should clear DP_MODE when we enter a + * USB-only state. + */ + dp_mode = true; + usb_mode = true; + break; + case TYPEC_DP_STATE_A: + case TYPEC_DP_STATE_C: + case TYPEC_DP_STATE_E: + dp_mode = true; + usb_mode = false; + break; + case TYPEC_DP_STATE_B: + case TYPEC_DP_STATE_D: + case TYPEC_DP_STATE_F: + dp_mode = true; + usb_mode = true; + break; + } + + qphy_setbits(dp_com, QPHY_V3_DP_COM_RESET_OVRD_CTRL, + SW_DPPHY_RESET_MUX | SW_USB3PHY_RESET_MUX); + if (dp_mode) + qphy_setbits(dp_com, QPHY_V3_DP_COM_PHY_MODE_CTRL, DP_MODE); + else + qphy_clrbits(dp_com, QPHY_V3_DP_COM_PHY_MODE_CTRL, DP_MODE); + + if (usb_mode) + qphy_setbits(dp_com, QPHY_V3_DP_COM_PHY_MODE_CTRL, USB3_MODE); + else + qphy_clrbits(dp_com, QPHY_V3_DP_COM_PHY_MODE_CTRL, USB3_MODE); + + qphy_setbits(dp_com, QPHY_V3_DP_COM_SW_RESET, SW_RESET); + qphy_clrbits(dp_com, QPHY_V3_DP_COM_SWI_CTRL, 0x03); + qphy_clrbits(dp_com, QPHY_V3_DP_COM_SW_RESET, SW_RESET); + + return 0; +} + +static int qcom_qmp_phy_typec_register(struct qcom_qmp *qmp, + const struct qmp_phy_cfg *cfg) +{ + struct typec_switch_desc sw_desc = {}; + struct typec_mux_desc mux_desc = {}; + struct device *dev = qmp->dev; + + if (!cfg->has_phy_dp_com_ctrl) + return 0; + + sw_desc.drvdata = qmp; + sw_desc.fwnode = dev->fwnode; + sw_desc.set = qcom_qmp_phy_typec_switch_set; + qmp->sw = typec_switch_register(dev, &sw_desc); + if (IS_ERR(qmp->sw)) { + dev_err(dev, "Error registering typec switch: %pe\n", qmp->sw); + return PTR_ERR(qmp->sw); + } + + mux_desc.drvdata = qmp; + mux_desc.fwnode = dev->fwnode; + mux_desc.set = qcom_qmp_phy_typec_mux_set; + qmp->mux = typec_mux_register(dev, &mux_desc); + if (IS_ERR(qmp->mux)) { + dev_err(dev, "Error registering typec mux: %pe\n", qmp->mux); + typec_switch_unregister(qmp->sw); + return PTR_ERR(qmp->mux); + } + + return 0; +} + +static void qcom_qmp_phy_typec_unregister(struct qcom_qmp *qmp) +{ + typec_mux_unregister(qmp->mux); + typec_switch_unregister(qmp->sw); +} +#else +static int qcom_qmp_phy_typec_register(struct qcom_qmp *qmp, + const struct qmp_phy_cfg *cfg) +{ + return 0; +} + +static void qcom_qmp_phy_typec_unregister(struct qcom_qmp *qmp) +{ +} +#endif + static int qcom_qmp_phy_probe(struct platform_device *pdev) { struct qcom_qmp *qmp; @@ -5891,7 +6010,15 @@ static int qcom_qmp_phy_probe(struct platform_device *pdev) return ret; } - num = of_get_available_child_count(dev->of_node); + ret = qcom_qmp_phy_typec_register(qmp, cfg); + if (ret) + return ret; + + num = 0; + for_each_available_child_of_node(dev->of_node, child) { + if (!of_node_name_eq(child, "port")) + num++; + } /* do we have a rogue child node ? */ if (num > expected_phys) return -EINVAL; @@ -5918,6 +6045,9 @@ static int qcom_qmp_phy_probe(struct platform_device *pdev) serdes = usb_serdes; } + if (of_node_name_eq(child, "port")) + continue; + /* Create per-lane phy */ ret = qcom_qmp_phy_create(dev, child, id, serdes, cfg); if (ret) { @@ -5962,8 +6092,18 @@ static int qcom_qmp_phy_probe(struct platform_device *pdev) return ret; } +static int qcom_qmp_phy_remove(struct platform_device *pdev) +{ + struct qcom_qmp *qmp = platform_get_drvdata(pdev); + + qcom_qmp_phy_typec_unregister(qmp); + + return 0; +} + static struct platform_driver qcom_qmp_phy_driver = { .probe = qcom_qmp_phy_probe, + .remove = qcom_qmp_phy_remove, .driver = { .name = "qcom-qmp-phy", .pm = &qcom_qmp_phy_pm_ops, -- 2.33.1 From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 7D14FC43217 for ; Tue, 28 Dec 2021 05:20:23 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To: Message-Id:Date:Subject:Cc:To:From:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=hvc6+OUVdbA7uEb6LRhSXCHQiIatiSZGbkeatah8zTU=; b=BJCWLDWXZndaJt Dyj9MefZ9RwYWPwWB7k6l5N8UOboZ0FU509YYellCRKGaBmElQ6w1emgv5XeovHGJaOT7wT0i4eyC yjvJ7IIZo02Zx7wGhBB0eJ2AzE0FRg0Wz2mBaWYUTXHtlvPP/gHPxxzVVFYuUdIhoOnHBvQS3f7f0 w1i3UvUDjgDOxgllsP521iqOsdtCHHKrxdnazByB/RQwmZm3O8xqeky961TQZw9pTfqv7VaZVuVOo a8EQNXiI436MZ71ieiBCy9lpydjXmxhVpcG6N+pHGe9jvsRC0aQudWUy1nItvsKMMl9l/mXKBKxVe EOu7Rwqq97NfLP3hAkVA==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.94.2 #2 (Red Hat Linux)) id 1n24uM-000DBR-Pr; Tue, 28 Dec 2021 05:20:22 +0000 Received: from mail-oi1-x233.google.com ([2607:f8b0:4864:20::233]) by bombadil.infradead.org with esmtps (Exim 4.94.2 #2 (Red Hat Linux)) id 1n24uI-000D9V-OV for linux-phy@lists.infradead.org; Tue, 28 Dec 2021 05:20:21 +0000 Received: by mail-oi1-x233.google.com with SMTP id be32so28344184oib.11 for ; Mon, 27 Dec 2021 21:20:18 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=Z8LPxRUlnyWniNCCw5UabEOAyAKG7Nzy5pej2FOGirM=; b=g10SVVSk4fvxlX052YeCX7DS+qSSSDRiunx0KsTnBqPcMGZqJandwL7UYnNsG3Gtd2 DbNLfTumHVFgyWGtsILq6ZjHgGpiy45YT1bnom3i43TqLj3U9/mFrwYrFRUsAKbWrJ9T XBddn6yl0kbk2+G2x+4KJM9lOxHLAkPED0y3qVjnGMj8TUIyNpucIfstm9pGS40CgbnF Dp8ULhKpiGmhk9HpxcRKaVau9CXwpeqVwLX2axRSXwlfDubEQUFx+0SitsxVMEPjSlgP QiCD05nozdGlvf8V8H121VuOovwMYPcxpt0aZIxj6nLYRiiWZOmtKsutVwYJr3kuzwVv Vkqg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=Z8LPxRUlnyWniNCCw5UabEOAyAKG7Nzy5pej2FOGirM=; b=2VojMD9tVEhWQgZ0VRcvbKdea1MPuK3rWgfGuY5jNdg/GbToTYmEMhe2ky0cb+4wR1 UqqEq3GuzYgEmw43c1cReTh2FIW8pix0alFIaGEesECmM/f5/ntmrA2oFLIs4tXJ788H O1HOO81LrbJYtH/DqGz5LJ/fpeR/tez/ByZ++49jeRQmlscn0AAgn19eh+1oUD/GL98M rFRliOt4zWdqB9nxdautBWn0pLtu1lEoraVYsICLTLgzX7HDoQKMvGvW+mfJdaTFDUQA u00VpnNVXp7FW8mtVEzQGYIM5IzxTK2MFMmZ+qtbin2meq6hNp2G6ZBMDtrd4Z4EiYuS Sv4g== X-Gm-Message-State: AOAM531WK+HUwZ8oJt4d3XuevVkMitRaEpS09UiwuBeWpmXUziMzdRFp cpKZ8nNFSQ8ETqfRJJylHQ42Tg== X-Google-Smtp-Source: ABdhPJz/UoJog8eWLqfdjo2/3QHmaA6A5yJ6+GP1ft+ufn483DhjlcdfLVyacIvgHZC/1+AbHTnAIQ== X-Received: by 2002:a05:6808:10ce:: with SMTP id s14mr14214591ois.137.1640668818160; Mon, 27 Dec 2021 21:20:18 -0800 (PST) Received: from ripper.. (104-57-184-186.lightspeed.austtx.sbcglobal.net. [104.57.184.186]) by smtp.gmail.com with ESMTPSA id j5sm3002277oou.23.2021.12.27.21.20.17 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 27 Dec 2021 21:20:17 -0800 (PST) From: Bjorn Andersson To: Kishon Vijay Abraham I , Vinod Koul , Rob Herring , Greg Kroah-Hartman , Heikki Krogerus , Hans de Goede Cc: "Rafael J. Wysocki" , linux-arm-msm@vger.kernel.org, linux-phy@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-usb@vger.kernel.org Subject: [PATCH 2/8] phy: qcom-qmp: Register typec mux and orientation switch Date: Mon, 27 Dec 2021 21:21:10 -0800 Message-Id: <20211228052116.1748443-3-bjorn.andersson@linaro.org> X-Mailer: git-send-email 2.33.1 In-Reply-To: <20211228052116.1748443-1-bjorn.andersson@linaro.org> References: <20211228052116.1748443-1-bjorn.andersson@linaro.org> MIME-Version: 1.0 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20211227_212018_827519_B97CB59D X-CRM114-Status: GOOD ( 23.66 ) X-BeenThere: linux-phy@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: Linux Phy Mailing list List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: "linux-phy" Errors-To: linux-phy-bounces+linux-phy=archiver.kernel.org@lists.infradead.org The QMP PHY handles muxing of USB vs DisplayPort, as well as orientation switching of the SuperSpeed lanes. So register typec handlers for the two types. The TypeC mux allows switching between four lanes of DisplayPort and a mixed USB+DP combination. This makes it possible to reach resolutions that requires 4 lanes. The TypeC switch allows switching the SuperSpeed pins and have been tested with both 2 and 4 lane DisplayPort. It's possible that in the USB mode the DP_MODE should be disabled, but this is left untouched. Signed-off-by: Bjorn Andersson --- My suggestion is that if/once this patch is deemed acceptable the PHY maintainers could create a immutable branch/tag which can be merged into the PHY tree as well as the USB tree. drivers/phy/qualcomm/phy-qcom-qmp.c | 176 +++++++++++++++++++++++++--- 1 file changed, 158 insertions(+), 18 deletions(-) diff --git a/drivers/phy/qualcomm/phy-qcom-qmp.c b/drivers/phy/qualcomm/phy-qcom-qmp.c index 7bea6a60dc54..8d8139df9d8e 100644 --- a/drivers/phy/qualcomm/phy-qcom-qmp.c +++ b/drivers/phy/qualcomm/phy-qcom-qmp.c @@ -19,6 +19,8 @@ #include #include #include +#include +#include #include @@ -3017,6 +3019,9 @@ struct qmp_phy_dp_clks { * @phy_mutex: mutex lock for PHY common block initialization * @init_count: phy common block initialization count * @ufs_reset: optional UFS PHY reset handle + * @sw: typec switch for receiving orientation changes + * @mux: typec mux for DP muxing + * @orientation: carries current CC orientation */ struct qcom_qmp { struct device *dev; @@ -3032,6 +3037,10 @@ struct qcom_qmp { int init_count; struct reset_control *ufs_reset; + + struct typec_switch *sw; + struct typec_mux *mux; + enum typec_orientation orientation; }; static void qcom_qmp_v3_phy_dp_aux_init(struct qmp_phy *qphy); @@ -4378,30 +4387,23 @@ static void qcom_qmp_v3_phy_configure_dp_tx(struct qmp_phy *qphy) static bool qcom_qmp_phy_configure_dp_mode(struct qmp_phy *qphy) { + const struct phy_configure_opts_dp *dp_opts = &qphy->dp_opts; + bool reverse = qphy->qmp->orientation == TYPEC_ORIENTATION_REVERSE; u32 val; - bool reverse = false; val = DP_PHY_PD_CTL_PWRDN | DP_PHY_PD_CTL_AUX_PWRDN | DP_PHY_PD_CTL_PLL_PWRDN | DP_PHY_PD_CTL_DP_CLAMP_EN; - /* - * TODO: Assume orientation is CC1 for now and two lanes, need to - * use type-c connector to understand orientation and lanes. - * - * Otherwise val changes to be like below if this code understood - * the orientation of the type-c cable. - * - * if (lane_cnt == 4 || orientation == ORIENTATION_CC2) - * val |= DP_PHY_PD_CTL_LANE_0_1_PWRDN; - * if (lane_cnt == 4 || orientation == ORIENTATION_CC1) - * val |= DP_PHY_PD_CTL_LANE_2_3_PWRDN; - * if (orientation == ORIENTATION_CC2) - * writel(0x4c, qphy->pcs + QSERDES_V3_DP_PHY_MODE); - */ - val |= DP_PHY_PD_CTL_LANE_2_3_PWRDN; + if (dp_opts->lanes == 4 || reverse) + val |= DP_PHY_PD_CTL_LANE_0_1_PWRDN; + if (dp_opts->lanes == 4 || !reverse) + val |= DP_PHY_PD_CTL_LANE_2_3_PWRDN; writel(val, qphy->pcs + QSERDES_DP_PHY_PD_CTL); - writel(0x5c, qphy->pcs + QSERDES_DP_PHY_MODE); + if (reverse) + writel(0x4c, qphy->pcs + QSERDES_DP_PHY_MODE); + else + writel(0x5c, qphy->pcs + QSERDES_DP_PHY_MODE); return reverse; } @@ -5809,6 +5811,123 @@ static const struct dev_pm_ops qcom_qmp_phy_pm_ops = { qcom_qmp_phy_runtime_resume, NULL) }; +#if IS_ENABLED(CONFIG_TYPEC) +static int qcom_qmp_phy_typec_switch_set(struct typec_switch *sw, + enum typec_orientation orientation) +{ + struct qcom_qmp *qmp = typec_switch_get_drvdata(sw); + void __iomem *dp_com = qmp->dp_com; + + qmp->orientation = orientation; + + if (orientation == TYPEC_ORIENTATION_REVERSE) + qphy_setbits(dp_com, QPHY_V3_DP_COM_TYPEC_CTRL, 0x01); + else + qphy_clrbits(dp_com, QPHY_V3_DP_COM_TYPEC_CTRL, 0x01); + + return 0; +} + +static int qcom_qmp_phy_typec_mux_set(struct typec_mux *mux, + struct typec_mux_state *state) +{ + struct qcom_qmp *qmp = typec_mux_get_drvdata(mux); + void __iomem *dp_com = qmp->dp_com; + bool dp_mode; + bool usb_mode; + + switch (state->mode) { + case TYPEC_STATE_SAFE: + case TYPEC_STATE_USB: + /* + * TODO: Figure out if we should clear DP_MODE when we enter a + * USB-only state. + */ + dp_mode = true; + usb_mode = true; + break; + case TYPEC_DP_STATE_A: + case TYPEC_DP_STATE_C: + case TYPEC_DP_STATE_E: + dp_mode = true; + usb_mode = false; + break; + case TYPEC_DP_STATE_B: + case TYPEC_DP_STATE_D: + case TYPEC_DP_STATE_F: + dp_mode = true; + usb_mode = true; + break; + } + + qphy_setbits(dp_com, QPHY_V3_DP_COM_RESET_OVRD_CTRL, + SW_DPPHY_RESET_MUX | SW_USB3PHY_RESET_MUX); + if (dp_mode) + qphy_setbits(dp_com, QPHY_V3_DP_COM_PHY_MODE_CTRL, DP_MODE); + else + qphy_clrbits(dp_com, QPHY_V3_DP_COM_PHY_MODE_CTRL, DP_MODE); + + if (usb_mode) + qphy_setbits(dp_com, QPHY_V3_DP_COM_PHY_MODE_CTRL, USB3_MODE); + else + qphy_clrbits(dp_com, QPHY_V3_DP_COM_PHY_MODE_CTRL, USB3_MODE); + + qphy_setbits(dp_com, QPHY_V3_DP_COM_SW_RESET, SW_RESET); + qphy_clrbits(dp_com, QPHY_V3_DP_COM_SWI_CTRL, 0x03); + qphy_clrbits(dp_com, QPHY_V3_DP_COM_SW_RESET, SW_RESET); + + return 0; +} + +static int qcom_qmp_phy_typec_register(struct qcom_qmp *qmp, + const struct qmp_phy_cfg *cfg) +{ + struct typec_switch_desc sw_desc = {}; + struct typec_mux_desc mux_desc = {}; + struct device *dev = qmp->dev; + + if (!cfg->has_phy_dp_com_ctrl) + return 0; + + sw_desc.drvdata = qmp; + sw_desc.fwnode = dev->fwnode; + sw_desc.set = qcom_qmp_phy_typec_switch_set; + qmp->sw = typec_switch_register(dev, &sw_desc); + if (IS_ERR(qmp->sw)) { + dev_err(dev, "Error registering typec switch: %pe\n", qmp->sw); + return PTR_ERR(qmp->sw); + } + + mux_desc.drvdata = qmp; + mux_desc.fwnode = dev->fwnode; + mux_desc.set = qcom_qmp_phy_typec_mux_set; + qmp->mux = typec_mux_register(dev, &mux_desc); + if (IS_ERR(qmp->mux)) { + dev_err(dev, "Error registering typec mux: %pe\n", qmp->mux); + typec_switch_unregister(qmp->sw); + return PTR_ERR(qmp->mux); + } + + return 0; +} + +static void qcom_qmp_phy_typec_unregister(struct qcom_qmp *qmp) +{ + typec_mux_unregister(qmp->mux); + typec_switch_unregister(qmp->sw); +} +#else +static int qcom_qmp_phy_typec_register(struct qcom_qmp *qmp, + const struct qmp_phy_cfg *cfg) +{ + return 0; +} + +static void qcom_qmp_phy_typec_unregister(struct qcom_qmp *qmp) +{ +} +#endif + static int qcom_qmp_phy_probe(struct platform_device *pdev) { struct qcom_qmp *qmp; @@ -5891,7 +6010,15 @@ static int qcom_qmp_phy_probe(struct platform_device *pdev) return ret; } - num = of_get_available_child_count(dev->of_node); + ret = qcom_qmp_phy_typec_register(qmp, cfg); + if (ret) + return ret; + + num = 0; + for_each_available_child_of_node(dev->of_node, child) { + if (!of_node_name_eq(child, "port")) + num++; + } /* do we have a rogue child node ? */ if (num > expected_phys) return -EINVAL; @@ -5918,6 +6045,9 @@ static int qcom_qmp_phy_probe(struct platform_device *pdev) serdes = usb_serdes; } + if (of_node_name_eq(child, "port")) + continue; + /* Create per-lane phy */ ret = qcom_qmp_phy_create(dev, child, id, serdes, cfg); if (ret) { @@ -5962,8 +6092,18 @@ static int qcom_qmp_phy_probe(struct platform_device *pdev) return ret; } +static int qcom_qmp_phy_remove(struct platform_device *pdev) +{ + struct qcom_qmp *qmp = platform_get_drvdata(pdev); + + qcom_qmp_phy_typec_unregister(qmp); + + return 0; +} + static struct platform_driver qcom_qmp_phy_driver = { .probe = qcom_qmp_phy_probe, + .remove = qcom_qmp_phy_remove, .driver = { .name = "qcom-qmp-phy", .pm = &qcom_qmp_phy_pm_ops, -- 2.33.1 -- linux-phy mailing list linux-phy@lists.infradead.org https://lists.infradead.org/mailman/listinfo/linux-phy