From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from phobos.denx.de (phobos.denx.de [85.214.62.61]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 3848AC433F5 for ; Tue, 11 Jan 2022 11:30:28 +0000 (UTC) Received: from h2850616.stratoserver.net (localhost [IPv6:::1]) by phobos.denx.de (Postfix) with ESMTP id 967C68310E; Tue, 11 Jan 2022 12:29:54 +0100 (CET) Authentication-Results: phobos.denx.de; dmarc=pass (p=none dis=none) header.from=nxp.com Authentication-Results: phobos.denx.de; spf=pass smtp.mailfrom=u-boot-bounces@lists.denx.de Authentication-Results: phobos.denx.de; dkim=pass (1024-bit key; unprotected) header.d=nxp.com header.i=@nxp.com header.b="BgAdsrm/"; dkim-atps=neutral Received: by phobos.denx.de (Postfix, from userid 109) id C4519831E2; Tue, 11 Jan 2022 12:29:51 +0100 (CET) Received: from EUR04-DB3-obe.outbound.protection.outlook.com (mail-db3eur04on0624.outbound.protection.outlook.com [IPv6:2a01:111:f400:fe0c::624]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by phobos.denx.de (Postfix) with ESMTPS id 2635A83107 for ; Tue, 11 Jan 2022 12:29:48 +0100 (CET) Authentication-Results: phobos.denx.de; dmarc=pass (p=none dis=none) header.from=nxp.com Authentication-Results: phobos.denx.de; spf=pass smtp.mailfrom=gaurav.jain@nxp.com ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=EKL2H0uuwpHvW08K0K1vxsyfsQCGJKJJnEGA6PjJgAc1HEE3Y/hYjxP+q1yRqZ8T/65mtLFk5fnet6mtXCEUefiJ4k+l9BHJ7mA2CcC1lEc8PkeTqf0tOBFXlmUlEDS6MMpyHztRrVQyc+IeInuGy5k4wEyvxBGk8g/SEWVyEUIvZHW8MGZSquf7rGu3SqrPR560RSyQRlEzdTTrEotWAJctiVnQEovDJXOEUrxZ+sIOX73utckedKc81okgdwYpPkRYYrKXFrQ+eXzv/Q475ghuDqf6A+CbRNJT/z7fh3WJ79kq8EfMIhKttGtCQx3UUYCv3R+Wl+mt2a8tJhn3cw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=+PSRP/kcoWw2YzyO5dGeShtMTu8bBO1prLwqzqVw5M4=; b=VE6bn5LcGtHXWuCTowxg2vz2NKvOXNsMg2JrMxhb/vyL0Sur9ZsToI+PoJ4WKz8qlSIfs8E7yKqLI8N1jcZsULr2yRwLyBjuScnhYMk795EXfAvpNdx/WNihcAI9JK1jx342XTZf+Dgyjj2Y7tk/Md7kEiUzZ9FTH1GdqdEpSZZ5APqT0BEN82HPDZBPtg4MF3blgVN/2LjDHt4sg8d/iInO93H4hSe8fsM5sXyETeBOLqjT0b4ihXvSdUqVvAmmsaHks+Vvud3J/si0x3RHmhwfvQBVN+gLdNPX/h6nB6oQPGOU5QP+BRbr+AePKtMXh1TO1QdfyM/L7Qfcf4eZMw== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=nxp.com; dmarc=pass action=none header.from=nxp.com; dkim=pass header.d=nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nxp.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=+PSRP/kcoWw2YzyO5dGeShtMTu8bBO1prLwqzqVw5M4=; b=BgAdsrm/sExCXknVrDbfmoSA2dWTcV7VO1smOPSBFUvbP8S2T3NxqxYCB9pwnQLNqABc+Cx7uuEsavf0oEr5TQnDlPGxr68HjD4cV0kOAQUZEUrvlVxorcwMtGTiTBAAdCXFJI+OEGb92+1Wn8gCToHlGMJ1M1vm5ha7/qROiyE= Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=nxp.com; Received: from VI1PR04MB5342.eurprd04.prod.outlook.com (2603:10a6:803:46::16) by VE1PR04MB7326.eurprd04.prod.outlook.com (2603:10a6:800:1b0::20) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4888.9; Tue, 11 Jan 2022 11:29:42 +0000 Received: from VI1PR04MB5342.eurprd04.prod.outlook.com ([fe80::ceb:f79:2700:ba2a]) by VI1PR04MB5342.eurprd04.prod.outlook.com ([fe80::ceb:f79:2700:ba2a%3]) with mapi id 15.20.4867.011; Tue, 11 Jan 2022 11:29:42 +0000 From: Gaurav Jain To: u-boot@lists.denx.de Cc: Stefano Babic , Fabio Estevam , Peng Fan , Simon Glass , Michael Walle , Priyanka Jain , Ye Li , Horia Geanta , Ji Luo , Franck Lenormand , Silvano Di Ninno , Sahil malhotra , Pankaj Gupta , Varun Sethi , "NXP i . MX U-Boot Team" , Shengzhou Liu , Mingkai Hu , Rajesh Bhagat , Meenakshi Aggarwal , Wasim Khan , Alison Wang , Pramod Kumar , Tang Yuantian , Adrian Alonso , Vladimir Oltean , Gaurav Jain Subject: [PATCH v9 10/14] Layerscape: Add crypto node in device tree Date: Tue, 11 Jan 2022 16:58:01 +0530 Message-Id: <20220111112805.3566-11-gaurav.jain@nxp.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20220111112805.3566-1-gaurav.jain@nxp.com> References: <20220111112805.3566-1-gaurav.jain@nxp.com> Content-Type: text/plain X-ClientProxiedBy: SG2PR04CA0209.apcprd04.prod.outlook.com (2603:1096:4:187::12) To VI1PR04MB5342.eurprd04.prod.outlook.com (2603:10a6:803:46::16) MIME-Version: 1.0 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: 9a1b6c3d-1b5c-4202-c5e4-08d9d4f5a94f X-MS-TrafficTypeDiagnostic: VE1PR04MB7326:EE_ X-Microsoft-Antispam-PRVS: X-MS-Oob-TLC-OOBClassifiers: OLM:130; X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: L6KmusZ219FS9bWGw5PZgIvXiapp5Z30NzsdIsd6uPZLjCaBcATRadwwD8u2eFHn/G/VBV262PlGnulcmkSILnelH1iWtdGYoDMNqgiM/DZWSkX9eTf1dU2rCUEi18Xt6BFF0VYXYYpXu9nvYyPrGLLmaAiiz/9APb1QhrTMG4nD9KPOWVNvy+8WFfjooadOq8/ydyLB1xj9WfZ4lbLY1fEXcCI/2kt5VF5jRtyPGzQrCf21GU05+gudnwDiu7uuvCnI8SWTuo5nLuH46+UpeLdXg4z0cPcvQOyhUpHLppsvuld/xlqVg+aW8y6/CqC438R/bo5FbPwf9BqXRb5YgvuWLrriZ45v13JDHd77ifYhABWI1DYsBPpRwqWSrlhTcwfDhwIZ/Cn/UGf30QWDBq+e5matXteiEBo6v2ZWbLjw2d6c0XlRVX8OORHLyMr6p3udF6qwcQ0dXYWAZwnz7SU+M0/xL8u0fKYNllfvN4Fgt8hx1YCTJ+MlrbEBC6HvS7aHjcibGAzoB41zp3A73isVhyqIFA+dXSYY4ved6xX/jZ3gQSgXSlDMTEB9RaA98He3qr5ykJAaIhhJwDvl+DSzNdBJ0lGwVHw0FqaUQkTFYAO8Zl1kLypzCFSca9jeJAXC7sB59oOmFVrYDqh3nv3ngQ+bQH2zF2VcvqgEa4Zs3s7XF66JNJyCdQeN5rD2NXypbQY/jUn9iO1FgVAG6UDZbVT8WK8FMmEcDDzOB7iZ9FtG3ggQA3u9hgxPuKYH X-Forefront-Antispam-Report: CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:VI1PR04MB5342.eurprd04.prod.outlook.com; PTR:; CAT:NONE; SFS:(4636009)(366004)(44832011)(2906002)(2616005)(30864003)(6916009)(36756003)(38100700002)(6512007)(38350700002)(1076003)(86362001)(6666004)(508600001)(8676002)(66946007)(6506007)(55236004)(83380400001)(26005)(52116002)(186003)(5660300002)(66556008)(6486002)(8936002)(54906003)(4326008)(66476007)(316002)(16843485002); DIR:OUT; SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: =?us-ascii?Q?JAv0xqcw+OrdXnSCmlRhiUTT4df0TLxg0NxoGwO0Jo6gSs5pPQPkuwYuQHer?= =?us-ascii?Q?QPZ5FVUbJCVoGVsnB4ckREMT7WoEq+8xbB6CQ0A1xtGKp22zVWLKZQXY2qQZ?= =?us-ascii?Q?yNUBnUmusCnsOuyUrlPrKGx7AKa7gY1Mz4vu+a8rPhmRQ7lj76XHKHl5KCJS?= =?us-ascii?Q?6TA3k2Q/beBxd30hXsWcsQgNxWVXV1Eel4mgA1D7Xft0kMrRAS3jzRwwx+BT?= =?us-ascii?Q?tfskaG760+0R2B7qe7MGs04h/ZoAHUe5zkoVh7cvP+Mu1nX7PGjjFeOZvNDG?= =?us-ascii?Q?sgywWq4dMvjhLFQML2DUa7QWNaPV/yjWeNjpGDdunN64VpolfhDrNZeufQyR?= =?us-ascii?Q?xctjVgFuPWmU1ZlmJJkmSWMEa/6TijRgOzxoI5PTnmw4lOyZpWYI+dogw5ap?= =?us-ascii?Q?PI8drVIRtO16pvTKVh7aHkCnLt7FeNoXgYsEnFrFVevdmhJKlc6pvIS/MouK?= =?us-ascii?Q?aimQdYAQv3+XiEUTr44+JAZWjLodEDDtjUw0Lm/ctXTb2PUOL1xiYz4CGpSR?= =?us-ascii?Q?HeE5pvAbQ1PPfP1E8M8MU/za1hGtjviNbjBuDnD/TTcl6wvSt9yNC4Z+1U1x?= =?us-ascii?Q?DBKvKbKcj0TRnyPZyOfOqhKsIIOvqjQDUCBDAc1pn8/bO8Ubo9aafXL6sHKc?= =?us-ascii?Q?2/D1WqbcfNbbTOH1muC8HXt1FUqmbgggpZemeCe5Ey4Lixl95X66xn2kUoDu?= =?us-ascii?Q?c7V6Dclp94GOUMKU4/SSkVtlUSvyfAmiITxJ1sLD0bmpireDcKzQh9/73KD8?= =?us-ascii?Q?LrQW9017kk64tmAP4+4L5AzpjhC11ubKHGwprehwgmVbB899nbgZG+Oec9vC?= =?us-ascii?Q?Fl9aiUYjc7F8lBzJYlsxSQCdDVEhqmjNHQCEN4Gh0ED+RadYs2UjsLiARkF1?= =?us-ascii?Q?x57f3cgOrBPD8ho4l7ucD8hcXQ3wwYtAS5ab6K9m2rmuYoVDe5ecjo1BAzPY?= =?us-ascii?Q?5hSkVJumbVIFcxz2D87udBhh7vRYpVJNe3rmpBVFryM1UlQvT3rLzv1t6yyT?= =?us-ascii?Q?LQnKmnnMIAU5KlG2CPiZytDdgnzbKT4RRyJUmpGFKrRNxWd/qY94s0i/G/DU?= =?us-ascii?Q?cfJGmpxGA5UzkpqRr5Hu5mENu22XBM3O8DiPl1AqOYMg3iRl1m6ljggCRX2R?= =?us-ascii?Q?iCTXhCsfiQ9prf1OaVIwr7Hho6mZvCaGzBJAFg+V3kO4A7V++FuiuD9em/XW?= =?us-ascii?Q?p/OZ6jc4x7TrHs/MLB6x6bpENyJJUXh+mVmHjjSU7G60QD2m4exLE4qXuQnM?= =?us-ascii?Q?iiaTu4+xDdoktaZgHSH9O8PRzHy88+broViYlFuLOMnSWsBmAAfmvmrKXW6E?= =?us-ascii?Q?2K9FrKIcu/6dM3sk+xZivdFHfonhIP5/LM5cJ+SASANUKFw6YyZgJvP9q5C9?= =?us-ascii?Q?dlriHpOBAehcClJimQPZvtX7JNk7lpCyBT9L+n7IBhjWpTWKuyrMAoavis8L?= =?us-ascii?Q?n9FfzAPGdKMDmvfOr/AN1HlylwFvd6nMibwB/rtFaN0tiWaBFMt+XxPPVK9+?= =?us-ascii?Q?Wd1f1NaRXmshQi9zZsOLMOxZSeNW496e7FHqtmk6rllAeC2EbToDZ5sk3fel?= =?us-ascii?Q?ZwaQ6OMmJcLFczeSqJ1zZeOWQ4xNA26/NKuM9w7Nl6zYnZ9u5HbtdihLCWwL?= =?us-ascii?Q?OAY/pGfjyjZRhH1Jq7v+EpQ=3D?= X-OriginatorOrg: nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: 9a1b6c3d-1b5c-4202-c5e4-08d9d4f5a94f X-MS-Exchange-CrossTenant-AuthSource: VI1PR04MB5342.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 11 Jan 2022 11:29:42.4632 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: ROa9MfYlmNFNy8nYaHyCYstEmR4sW0+koKig/26S8H9dX/sLpsTc2Lg5NZD8b1NOsAamEUEJtktbBJb8gJ/hXg== X-MS-Exchange-Transport-CrossTenantHeadersStamped: VE1PR04MB7326 X-BeenThere: u-boot@lists.denx.de X-Mailman-Version: 2.1.39 Precedence: list List-Id: U-Boot discussion List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: u-boot-bounces@lists.denx.de Sender: "U-Boot" X-Virus-Scanned: clamav-milter 0.103.2 at phobos.denx.de X-Virus-Status: Clean LS(1021/1012/1028/1043/1046/1088/2088), LX2160 - updated device tree Signed-off-by: Gaurav Jain Reviewed-by: Priyanka Jain --- arch/arm/dts/fsl-ls1012a.dtsi | 46 ++++++++++++++++++++++++++++++++++- arch/arm/dts/fsl-ls1043a.dtsi | 45 +++++++++++++++++++++++++++++++++- arch/arm/dts/fsl-ls1046a.dtsi | 44 +++++++++++++++++++++++++++++++++ arch/arm/dts/fsl-ls1088a.dtsi | 39 +++++++++++++++++++++++++++++ arch/arm/dts/fsl-ls2080a.dtsi | 39 +++++++++++++++++++++++++++++ arch/arm/dts/fsl-lx2160a.dtsi | 41 ++++++++++++++++++++++++++++++- arch/arm/dts/ls1021a.dtsi | 40 ++++++++++++++++++++++++++++++ 7 files changed, 291 insertions(+), 3 deletions(-) diff --git a/arch/arm/dts/fsl-ls1012a.dtsi b/arch/arm/dts/fsl-ls1012a.dtsi index 0ea899c7d7..1cdcc99c1e 100644 --- a/arch/arm/dts/fsl-ls1012a.dtsi +++ b/arch/arm/dts/fsl-ls1012a.dtsi @@ -1,6 +1,6 @@ // SPDX-License-Identifier: GPL-2.0+ OR X11 /* - * Copyright 2020 NXP + * Copyright 2020-2021 NXP * Copyright 2016 Freescale Semiconductor */ @@ -71,6 +71,50 @@ bus-width = <4>; }; + crypto: crypto@1700000 { + compatible = "fsl,sec-v5.4", "fsl,sec-v5.0", + "fsl,sec-v4.0"; + fsl,sec-era = <8>; + #address-cells = <1>; + #size-cells = <1>; + ranges = <0x0 0x00 0x1700000 0x100000>; + reg = <0x00 0x1700000 0x0 0x100000>; + interrupts = <0 75 0x4>; + dma-coherent; + + sec_jr0: jr@10000 { + compatible = "fsl,sec-v5.4-job-ring", + "fsl,sec-v5.0-job-ring", + "fsl,sec-v4.0-job-ring"; + reg = <0x10000 0x10000>; + interrupts = <0 71 0x4>; + }; + + sec_jr1: jr@20000 { + compatible = "fsl,sec-v5.4-job-ring", + "fsl,sec-v5.0-job-ring", + "fsl,sec-v4.0-job-ring"; + reg = <0x20000 0x10000>; + interrupts = <0 72 0x4>; + }; + + sec_jr2: jr@30000 { + compatible = "fsl,sec-v5.4-job-ring", + "fsl,sec-v5.0-job-ring", + "fsl,sec-v4.0-job-ring"; + reg = <0x30000 0x10000>; + interrupts = <0 73 0x4>; + }; + + sec_jr3: jr@40000 { + compatible = "fsl,sec-v5.4-job-ring", + "fsl,sec-v5.0-job-ring", + "fsl,sec-v4.0-job-ring"; + reg = <0x40000 0x10000>; + interrupts = <0 74 0x4>; + }; + }; + gpio0: gpio@2300000 { compatible = "fsl,qoriq-gpio"; reg = <0x0 0x2300000 0x0 0x10000>; diff --git a/arch/arm/dts/fsl-ls1043a.dtsi b/arch/arm/dts/fsl-ls1043a.dtsi index 52dc5a9638..72877d2ff5 100644 --- a/arch/arm/dts/fsl-ls1043a.dtsi +++ b/arch/arm/dts/fsl-ls1043a.dtsi @@ -2,7 +2,7 @@ /* * Device Tree Include file for NXP Layerscape-1043A family SoC. * - * Copyright 2020 NXP + * Copyright 2020-2021 NXP * Copyright (C) 2014-2015, Freescale Semiconductor * * Mingkai Hu @@ -125,6 +125,49 @@ interrupts = <0 43 0x4>; }; + crypto: crypto@1700000 { + compatible = "fsl,sec-v5.4", "fsl,sec-v5.0", + "fsl,sec-v4.0"; + fsl,sec-era = <3>; + #address-cells = <1>; + #size-cells = <1>; + ranges = <0x0 0x00 0x1700000 0x100000>; + reg = <0x00 0x1700000 0x0 0x100000>; + interrupts = <0 75 0x4>; + + sec_jr0: jr@10000 { + compatible = "fsl,sec-v5.4-job-ring", + "fsl,sec-v5.0-job-ring", + "fsl,sec-v4.0-job-ring"; + reg = <0x10000 0x10000>; + interrupts = <0 71 0x4>; + }; + + sec_jr1: jr@20000 { + compatible = "fsl,sec-v5.4-job-ring", + "fsl,sec-v5.0-job-ring", + "fsl,sec-v4.0-job-ring"; + reg = <0x20000 0x10000>; + interrupts = <0 72 0x4>; + }; + + sec_jr2: jr@30000 { + compatible = "fsl,sec-v5.4-job-ring", + "fsl,sec-v5.0-job-ring", + "fsl,sec-v4.0-job-ring"; + reg = <0x30000 0x10000>; + interrupts = <0 73 0x4>; + }; + + sec_jr3: jr@40000 { + compatible = "fsl,sec-v5.4-job-ring", + "fsl,sec-v5.0-job-ring", + "fsl,sec-v4.0-job-ring"; + reg = <0x40000 0x10000>; + interrupts = <0 74 0x4>; + }; + }; + i2c0: i2c@2180000 { compatible = "fsl,vf610-i2c"; #address-cells = <1>; diff --git a/arch/arm/dts/fsl-ls1046a.dtsi b/arch/arm/dts/fsl-ls1046a.dtsi index a60cbf11fc..c655e002aa 100644 --- a/arch/arm/dts/fsl-ls1046a.dtsi +++ b/arch/arm/dts/fsl-ls1046a.dtsi @@ -3,6 +3,7 @@ * Device Tree Include file for Freescale Layerscape-1046A family SoC. * * Copyright (C) 2016, Freescale Semiconductor + * Copyright 2021 NXP * * Mingkai Hu */ @@ -124,6 +125,49 @@ interrupts = <0 43 0x4>; }; + crypto: crypto@1700000 { + compatible = "fsl,sec-v5.4", "fsl,sec-v5.0", + "fsl,sec-v4.0"; + fsl,sec-era = <8>; + #address-cells = <1>; + #size-cells = <1>; + ranges = <0x0 0x00 0x1700000 0x100000>; + reg = <0x00 0x1700000 0x0 0x100000>; + interrupts = <0 75 0x4>; + + sec_jr0: jr@10000 { + compatible = "fsl,sec-v5.4-job-ring", + "fsl,sec-v5.0-job-ring", + "fsl,sec-v4.0-job-ring"; + reg = <0x10000 0x10000>; + interrupts = <0 71 0x4>; + }; + + sec_jr1: jr@20000 { + compatible = "fsl,sec-v5.4-job-ring", + "fsl,sec-v5.0-job-ring", + "fsl,sec-v4.0-job-ring"; + reg = <0x20000 0x10000>; + interrupts = <0 72 0x4>; + }; + + sec_jr2: jr@30000 { + compatible = "fsl,sec-v5.4-job-ring", + "fsl,sec-v5.0-job-ring", + "fsl,sec-v4.0-job-ring"; + reg = <0x30000 0x10000>; + interrupts = <0 73 0x4>; + }; + + sec_jr3: jr@40000 { + compatible = "fsl,sec-v5.4-job-ring", + "fsl,sec-v5.0-job-ring", + "fsl,sec-v4.0-job-ring"; + reg = <0x40000 0x10000>; + interrupts = <0 74 0x4>; + }; + }; + i2c0: i2c@2180000 { compatible = "fsl,vf610-i2c"; #address-cells = <1>; diff --git a/arch/arm/dts/fsl-ls1088a.dtsi b/arch/arm/dts/fsl-ls1088a.dtsi index f73fdfda8b..9b7c54b260 100644 --- a/arch/arm/dts/fsl-ls1088a.dtsi +++ b/arch/arm/dts/fsl-ls1088a.dtsi @@ -174,6 +174,45 @@ dr_mode = "host"; }; + crypto: crypto@8000000 { + compatible = "fsl,sec-v5.0", "fsl,sec-v4.0"; + fsl,sec-era = <8>; + #address-cells = <1>; + #size-cells = <1>; + ranges = <0x0 0x00 0x8000000 0x100000>; + reg = <0x00 0x8000000 0x0 0x100000>; + interrupts = ; + dma-coherent; + + sec_jr0: jr@10000 { + compatible = "fsl,sec-v5.0-job-ring", + "fsl,sec-v4.0-job-ring"; + reg = <0x10000 0x10000>; + interrupts = ; + }; + + sec_jr1: jr@20000 { + compatible = "fsl,sec-v5.0-job-ring", + "fsl,sec-v4.0-job-ring"; + reg = <0x20000 0x10000>; + interrupts = ; + }; + + sec_jr2: jr@30000 { + compatible = "fsl,sec-v5.0-job-ring", + "fsl,sec-v4.0-job-ring"; + reg = <0x30000 0x10000>; + interrupts = ; + }; + + sec_jr3: jr@40000 { + compatible = "fsl,sec-v5.0-job-ring", + "fsl,sec-v4.0-job-ring"; + reg = <0x40000 0x10000>; + interrupts = ; + }; + }; + pcie1: pcie@3400000 { compatible = "fsl,ls-pcie", "snps,dw-pcie"; reg = <0x00 0x03400000 0x0 0x80000 /* dbi registers */ diff --git a/arch/arm/dts/fsl-ls2080a.dtsi b/arch/arm/dts/fsl-ls2080a.dtsi index 72ba52594a..a1837454f4 100644 --- a/arch/arm/dts/fsl-ls2080a.dtsi +++ b/arch/arm/dts/fsl-ls2080a.dtsi @@ -239,6 +239,45 @@ status = "disabled"; }; + crypto: crypto@8000000 { + compatible = "fsl,sec-v5.0", "fsl,sec-v4.0"; + fsl,sec-era = <8>; + #address-cells = <1>; + #size-cells = <1>; + ranges = <0x0 0x00 0x8000000 0x100000>; + reg = <0x00 0x8000000 0x0 0x100000>; + interrupts = <0 139 0x4>; /* Level high type */ + dma-coherent; + + sec_jr0: jr@10000 { + compatible = "fsl,sec-v5.0-job-ring", + "fsl,sec-v4.0-job-ring"; + reg = <0x10000 0x10000>; + interrupts = <0 140 0x4>; /* Level high type */ + }; + + sec_jr1: jr@20000 { + compatible = "fsl,sec-v5.0-job-ring", + "fsl,sec-v4.0-job-ring"; + reg = <0x20000 0x10000>; + interrupts = <0 141 0x4>; /* Level high type */ + }; + + sec_jr2: jr@30000 { + compatible = "fsl,sec-v5.0-job-ring", + "fsl,sec-v4.0-job-ring"; + reg = <0x30000 0x10000>; + interrupts = <0 142 0x4>; /* Level high type */ + }; + + sec_jr3: jr@40000 { + compatible = "fsl,sec-v5.0-job-ring", + "fsl,sec-v4.0-job-ring"; + reg = <0x40000 0x10000>; + interrupts = <0 143 0x4>; /* Level high type */ + }; + }; + fsl_mc: fsl-mc@80c000000 { compatible = "fsl,qoriq-mc", "simple-mfd"; reg = <0x00000008 0x0c000000 0 0x40>, /* MC portal base */ diff --git a/arch/arm/dts/fsl-lx2160a.dtsi b/arch/arm/dts/fsl-lx2160a.dtsi index 52e4d7205a..57c7d3ef71 100644 --- a/arch/arm/dts/fsl-lx2160a.dtsi +++ b/arch/arm/dts/fsl-lx2160a.dtsi @@ -2,7 +2,7 @@ /* * NXP lx2160a SOC common device tree source * - * Copyright 2018-2020 NXP + * Copyright 2018-2021 NXP * */ @@ -27,6 +27,45 @@ clock-output-names = "sysclk"; }; + crypto: crypto@8000000 { + compatible = "fsl,sec-v5.0", "fsl,sec-v4.0"; + fsl,sec-era = <10>; + #address-cells = <1>; + #size-cells = <1>; + ranges = <0x0 0x00 0x8000000 0x100000>; + reg = <0x00 0x8000000 0x0 0x100000>; + interrupts = ; + dma-coherent; + + sec_jr0: jr@10000 { + compatible = "fsl,sec-v5.0-job-ring", + "fsl,sec-v4.0-job-ring"; + reg = <0x10000 0x10000>; + interrupts = ; + }; + + sec_jr1: jr@20000 { + compatible = "fsl,sec-v5.0-job-ring", + "fsl,sec-v4.0-job-ring"; + reg = <0x20000 0x10000>; + interrupts = ; + }; + + sec_jr2: jr@30000 { + compatible = "fsl,sec-v5.0-job-ring", + "fsl,sec-v4.0-job-ring"; + reg = <0x30000 0x10000>; + interrupts = ; + }; + + sec_jr3: jr@40000 { + compatible = "fsl,sec-v5.0-job-ring", + "fsl,sec-v4.0-job-ring"; + reg = <0x40000 0x10000>; + interrupts = ; + }; + }; + clockgen: clocking@1300000 { compatible = "fsl,ls2080a-clockgen"; reg = <0 0x1300000 0 0xa0000>; diff --git a/arch/arm/dts/ls1021a.dtsi b/arch/arm/dts/ls1021a.dtsi index 86192cbb7f..be330c130f 100644 --- a/arch/arm/dts/ls1021a.dtsi +++ b/arch/arm/dts/ls1021a.dtsi @@ -3,6 +3,7 @@ * Freescale ls1021a SOC common device tree source * * Copyright 2013-2015 Freescale Semiconductor, Inc. + * Copyright 2021 NXP */ #include "skeleton.dtsi" @@ -144,6 +145,45 @@ big-endian; }; + crypto: crypto@1700000 { + compatible = "fsl,sec-v5.0", "fsl,sec-v4.0"; + fsl,sec-era = <7>; + #address-cells = <1>; + #size-cells = <1>; + reg = <0x1700000 0x100000>; + ranges = <0x0 0x1700000 0x100000>; + interrupts = ; + + sec_jr0: jr@10000 { + compatible = "fsl,sec-v5.0-job-ring", + "fsl,sec-v4.0-job-ring"; + reg = <0x10000 0x10000>; + interrupts = ; + }; + + sec_jr1: jr@20000 { + compatible = "fsl,sec-v5.0-job-ring", + "fsl,sec-v4.0-job-ring"; + reg = <0x20000 0x10000>; + interrupts = ; + }; + + sec_jr2: jr@30000 { + compatible = "fsl,sec-v5.0-job-ring", + "fsl,sec-v4.0-job-ring"; + reg = <0x30000 0x10000>; + interrupts = ; + }; + + sec_jr3: jr@40000 { + compatible = "fsl,sec-v5.0-job-ring", + "fsl,sec-v4.0-job-ring"; + reg = <0x40000 0x10000>; + interrupts = ; + }; + + }; + clockgen: clocking@1ee1000 { #address-cells = <1>; #size-cells = <1>; -- 2.17.1