From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id B4D5AC433F5 for ; Sat, 22 Jan 2022 12:34:03 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231378AbiAVMds (ORCPT ); Sat, 22 Jan 2022 07:33:48 -0500 Received: from mga07.intel.com ([134.134.136.100]:19903 "EHLO mga07.intel.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230360AbiAVMdr (ORCPT ); Sat, 22 Jan 2022 07:33:47 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1642854827; x=1674390827; h=date:from:to:cc:subject:message-id:mime-version; bh=WKFuPNcSR+vwWACjgcND8o2TodQ+eOV6DGxhxnH90oE=; b=H/SczYzv/bQuU7hkakhpFXPcRxmIQlTITTF4cNm435bU2/PmmVuCbe1O /9V3ryP4JOfANzqaG1FQYxxPUzB5heFZ27VQFX/YFRSm3+miCiHGtrK92 TnAwUCN54EQ14AzB3La8iosBFfpIxQ/c/EEksxd9eiC4qd5YsCHKrGHoD riY0uDzMCrEw5wdL717Cm3lbNsafJEpu7Q3eFcrinMyrzEqDOtEsGOx8a R+87j1luT2S9U2lsrpOEw53mt4Xis0DH86/Yg/tecpjxw513zOyRBDHLy K/kX7N+Ke4qw5v1/iqwe2MjXpGCoLjL7qP7PQThGJ3LEMe3JxFvDSGVmm g==; X-IronPort-AV: E=McAfee;i="6200,9189,10234"; a="309143974" X-IronPort-AV: E=Sophos;i="5.88,308,1635231600"; d="scan'208";a="309143974" Received: from orsmga007.jf.intel.com ([10.7.209.58]) by orsmga105.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 22 Jan 2022 04:33:39 -0800 X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="5.88,308,1635231600"; d="scan'208";a="519395351" Received: from lkp-server01.sh.intel.com (HELO 276f1b88eecb) ([10.239.97.150]) by orsmga007.jf.intel.com with ESMTP; 22 Jan 2022 04:33:37 -0800 Received: from kbuild by 276f1b88eecb with local (Exim 4.92) (envelope-from ) id 1nBFaK-000GOQ-C1; Sat, 22 Jan 2022 12:33:36 +0000 Date: Sat, 22 Jan 2022 20:32:40 +0800 From: kernel test robot To: Dan Williams Cc: kbuild-all@lists.01.org, Alison Schofield , Vishal Verma , Ira Weiny , Ben Widawsky , Dan Williams , linux-kernel@vger.kernel.org Subject: [cxl:preview 34/53] drivers/cxl/cxl.h:285:38: warning: 'struct pci_bus' declared inside parameter list will not be visible outside of this definition or declaration Message-ID: <202201222055.733L3u7d-lkp@intel.com> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline User-Agent: Mutt/1.10.1 (2018-07-13) Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org tree: https://git.kernel.org/pub/scm/linux/kernel/git/cxl/cxl.git preview head: e675fabdbbcdb6e32dba688a20fb0bd42e0e2d5d commit: 2b7a34a480122fb652df99554f6d59c5d9f3ef24 [34/53] cxl/core: Generalize dport enumeration in the core config: arc-randconfig-r043-20220122 (https://download.01.org/0day-ci/archive/20220122/202201222055.733L3u7d-lkp@intel.com/config) compiler: arceb-elf-gcc (GCC) 11.2.0 reproduce (this is a W=1 build): wget https://raw.githubusercontent.com/intel/lkp-tests/master/sbin/make.cross -O ~/bin/make.cross chmod +x ~/bin/make.cross # https://git.kernel.org/pub/scm/linux/kernel/git/cxl/cxl.git/commit/?id=2b7a34a480122fb652df99554f6d59c5d9f3ef24 git remote add cxl https://git.kernel.org/pub/scm/linux/kernel/git/cxl/cxl.git git fetch --no-tags cxl preview git checkout 2b7a34a480122fb652df99554f6d59c5d9f3ef24 # save the config file to linux build tree mkdir build_dir COMPILER_INSTALL_PATH=$HOME/0day COMPILER=gcc-11.2.0 make.cross O=build_dir ARCH=arc SHELL=/bin/bash drivers/ If you fix the issue, kindly add following tag as appropriate Reported-by: kernel test robot All warnings (new ones prefixed by >>): In file included from drivers/cxl/cxlmem.h:7, from drivers/cxl/core/pmem.c:6: >> drivers/cxl/cxl.h:285:38: warning: 'struct pci_bus' declared inside parameter list will not be visible outside of this definition or declaration 285 | struct pci_bus *bus); | ^~~~~~~ vim +285 drivers/cxl/cxl.h 24be641caabe25 Ben Widawsky 2021-12-01 281 42c377a63d21df Dan Williams 2022-01-05 282 bool is_cxl_port(struct device *dev); 4812be97c015bd Dan Williams 2021-06-09 283 struct cxl_port *to_cxl_port(struct device *dev); 7237f27228ec66 Dan Williams 2022-01-18 284 int devm_cxl_register_pci_bus(struct device *host, struct device *uport, 7237f27228ec66 Dan Williams 2022-01-18 @285 struct pci_bus *bus); 7237f27228ec66 Dan Williams 2022-01-18 286 struct pci_bus *cxl_port_to_pci_bus(struct cxl_port *port); 4812be97c015bd Dan Williams 2021-06-09 287 struct cxl_port *devm_cxl_add_port(struct device *host, struct device *uport, 4812be97c015bd Dan Williams 2021-06-09 288 resource_size_t component_reg_phys, 4812be97c015bd Dan Williams 2021-06-09 289 struct cxl_port *parent_port); 3c39e157b25e0c Dan Williams 2022-01-18 290 struct cxl_port *find_cxl_root(struct device *dev); 2b7a34a480122f Dan Williams 2022-01-18 291 struct cxl_dport *devm_cxl_add_dport(struct device *host, struct cxl_port *port, 2b7a34a480122f Dan Williams 2022-01-18 292 struct device *dport, int port_id, 2b7a34a480122f Dan Williams 2022-01-18 293 resource_size_t component_reg_phys); 40ba17afdfabb0 Dan Williams 2021-06-09 294 struct cxl_decoder *to_cxl_decoder(struct device *dev); 8fdcb1704f61a8 Dan Williams 2021-06-15 295 bool is_root_decoder(struct device *dev); 42c377a63d21df Dan Williams 2022-01-05 296 bool is_cxl_decoder(struct device *dev); 24be641caabe25 Ben Widawsky 2021-12-01 297 struct cxl_decoder *cxl_root_decoder_alloc(struct cxl_port *port, 24be641caabe25 Ben Widawsky 2021-12-01 298 unsigned int nr_targets); 24be641caabe25 Ben Widawsky 2021-12-01 299 struct cxl_decoder *cxl_switch_decoder_alloc(struct cxl_port *port, 24be641caabe25 Ben Widawsky 2021-12-01 300 unsigned int nr_targets); 48667f676189ec Dan Williams 2021-09-21 301 int cxl_decoder_add(struct cxl_decoder *cxld, int *target_map); 48667f676189ec Dan Williams 2021-09-21 302 int cxl_decoder_autoremove(struct device *host, struct cxl_decoder *cxld); 40ba17afdfabb0 Dan Williams 2021-06-09 303 :::::: The code at line 285 was first introduced by commit :::::: 7237f27228ec660f73924f38e553e1d2b2ff65c4 cxl/port: Introduce cxl_port_to_pci_bus() :::::: TO: Dan Williams :::::: CC: Dan Williams --- 0-DAY CI Kernel Test Service, Intel Corporation https://lists.01.org/hyperkitty/list/kbuild-all@lists.01.org From mboxrd@z Thu Jan 1 00:00:00 1970 Content-Type: multipart/mixed; boundary="===============6579338611715665618==" MIME-Version: 1.0 From: kernel test robot To: kbuild-all@lists.01.org Subject: [cxl:preview 34/53] drivers/cxl/cxl.h:285:38: warning: 'struct pci_bus' declared inside parameter list will not be visible outside of this definition or declaration Date: Sat, 22 Jan 2022 20:32:40 +0800 Message-ID: <202201222055.733L3u7d-lkp@intel.com> List-Id: --===============6579338611715665618== Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable tree: https://git.kernel.org/pub/scm/linux/kernel/git/cxl/cxl.git preview head: e675fabdbbcdb6e32dba688a20fb0bd42e0e2d5d commit: 2b7a34a480122fb652df99554f6d59c5d9f3ef24 [34/53] cxl/core: Generali= ze dport enumeration in the core config: arc-randconfig-r043-20220122 (https://download.01.org/0day-ci/archi= ve/20220122/202201222055.733L3u7d-lkp(a)intel.com/config) compiler: arceb-elf-gcc (GCC) 11.2.0 reproduce (this is a W=3D1 build): wget https://raw.githubusercontent.com/intel/lkp-tests/master/sbin/= make.cross -O ~/bin/make.cross chmod +x ~/bin/make.cross # https://git.kernel.org/pub/scm/linux/kernel/git/cxl/cxl.git/commi= t/?id=3D2b7a34a480122fb652df99554f6d59c5d9f3ef24 git remote add cxl https://git.kernel.org/pub/scm/linux/kernel/git/= cxl/cxl.git git fetch --no-tags cxl preview git checkout 2b7a34a480122fb652df99554f6d59c5d9f3ef24 # save the config file to linux build tree mkdir build_dir COMPILER_INSTALL_PATH=3D$HOME/0day COMPILER=3Dgcc-11.2.0 make.cross= O=3Dbuild_dir ARCH=3Darc SHELL=3D/bin/bash drivers/ If you fix the issue, kindly add following tag as appropriate Reported-by: kernel test robot All warnings (new ones prefixed by >>): In file included from drivers/cxl/cxlmem.h:7, from drivers/cxl/core/pmem.c:6: >> drivers/cxl/cxl.h:285:38: warning: 'struct pci_bus' declared inside para= meter list will not be visible outside of this definition or declaration 285 | struct pci_bus *bus); | ^~~~~~~ vim +285 drivers/cxl/cxl.h 24be641caabe25 Ben Widawsky 2021-12-01 281 = 42c377a63d21df Dan Williams 2022-01-05 282 bool is_cxl_port(struct device= *dev); 4812be97c015bd Dan Williams 2021-06-09 283 struct cxl_port *to_cxl_port(s= truct device *dev); 7237f27228ec66 Dan Williams 2022-01-18 284 int devm_cxl_register_pci_bus(= struct device *host, struct device *uport, 7237f27228ec66 Dan Williams 2022-01-18 @285 struct pci_bus *bus); 7237f27228ec66 Dan Williams 2022-01-18 286 struct pci_bus *cxl_port_to_pc= i_bus(struct cxl_port *port); 4812be97c015bd Dan Williams 2021-06-09 287 struct cxl_port *devm_cxl_add_= port(struct device *host, struct device *uport, 4812be97c015bd Dan Williams 2021-06-09 288 resource_size_t compone= nt_reg_phys, 4812be97c015bd Dan Williams 2021-06-09 289 struct cxl_port *parent= _port); 3c39e157b25e0c Dan Williams 2022-01-18 290 struct cxl_port *find_cxl_root= (struct device *dev); 2b7a34a480122f Dan Williams 2022-01-18 291 struct cxl_dport *devm_cxl_add= _dport(struct device *host, struct cxl_port *port, 2b7a34a480122f Dan Williams 2022-01-18 292 struct device *dport,= int port_id, 2b7a34a480122f Dan Williams 2022-01-18 293 resource_size_t compo= nent_reg_phys); 40ba17afdfabb0 Dan Williams 2021-06-09 294 struct cxl_decoder *to_cxl_dec= oder(struct device *dev); 8fdcb1704f61a8 Dan Williams 2021-06-15 295 bool is_root_decoder(struct de= vice *dev); 42c377a63d21df Dan Williams 2022-01-05 296 bool is_cxl_decoder(struct dev= ice *dev); 24be641caabe25 Ben Widawsky 2021-12-01 297 struct cxl_decoder *cxl_root_d= ecoder_alloc(struct cxl_port *port, 24be641caabe25 Ben Widawsky 2021-12-01 298 unsigned int nr_target= s); 24be641caabe25 Ben Widawsky 2021-12-01 299 struct cxl_decoder *cxl_switch= _decoder_alloc(struct cxl_port *port, 24be641caabe25 Ben Widawsky 2021-12-01 300 unsigned int nr_targ= ets); 48667f676189ec Dan Williams 2021-09-21 301 int cxl_decoder_add(struct cxl= _decoder *cxld, int *target_map); 48667f676189ec Dan Williams 2021-09-21 302 int cxl_decoder_autoremove(str= uct device *host, struct cxl_decoder *cxld); 40ba17afdfabb0 Dan Williams 2021-06-09 303 = :::::: The code at line 285 was first introduced by commit :::::: 7237f27228ec660f73924f38e553e1d2b2ff65c4 cxl/port: Introduce cxl_por= t_to_pci_bus() :::::: TO: Dan Williams :::::: CC: Dan Williams --- 0-DAY CI Kernel Test Service, Intel Corporation https://lists.01.org/hyperkitty/list/kbuild-all(a)lists.01.org --===============6579338611715665618==--