From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 0A268C4332F for ; Thu, 3 Feb 2022 20:31:18 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1354097AbiBCUbR (ORCPT ); Thu, 3 Feb 2022 15:31:17 -0500 Received: from dfw.source.kernel.org ([139.178.84.217]:36082 "EHLO dfw.source.kernel.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1354170AbiBCUav (ORCPT ); Thu, 3 Feb 2022 15:30:51 -0500 Received: from smtp.kernel.org (relay.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by dfw.source.kernel.org (Postfix) with ESMTPS id CA57C61AB6; Thu, 3 Feb 2022 20:30:50 +0000 (UTC) Received: by smtp.kernel.org (Postfix) with ESMTPSA id 3510FC340E8; Thu, 3 Feb 2022 20:30:49 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1643920250; bh=ToFmY0CrD+Ebxp7v5ksgT6MOXOiIoKyIqZF3W1YhNiY=; h=From:To:Cc:Subject:Date:In-Reply-To:References:From; b=YHGWmg4rIpzOLJOs2IN8Bj74ouVS4ItidU0eVuxKa4uoWb4mLu0JJGpWtNMmLdFAR AJbH6oqBg5Pkp1fhSkPnrYDmSfvoa+CP6c1CCPs62DmFculxMzVWt5fAGjINjmmPnF SAwyJVgv3SN0o+rz9GNYo3IDwHGMYM+u9VG/1hBZ5t+RTEgRhslL60SSVzPezyw+gy GTTmP/LzqaHFrfSxdGefCIStZ0Lxus9MhE8yILPpluGWpBaVEv4Q9jAp3sX4o27+sf R/z7Km3y0UQhwY9Lk7MqYsy63BNd5h+HOXSCNJwfH+1Fk2uNcXmLZEkUtOHURjrGOt WdtythqNA518g== From: Sasha Levin To: linux-kernel@vger.kernel.org, stable@vger.kernel.org Cc: Anshuman Khandual , Will Deacon , Suzuki Poulose , linux-arm-kernel@lists.infradead.org, Catalin Marinas , Sasha Levin , mathieu.poirier@linaro.org, marcan@marcan.st Subject: [PATCH AUTOSEL 5.16 24/52] arm64: Add Cortex-X2 CPU part definition Date: Thu, 3 Feb 2022 15:29:18 -0500 Message-Id: <20220203202947.2304-24-sashal@kernel.org> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20220203202947.2304-1-sashal@kernel.org> References: <20220203202947.2304-1-sashal@kernel.org> MIME-Version: 1.0 X-stable: review X-Patchwork-Hint: Ignore Content-Transfer-Encoding: 8bit Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Anshuman Khandual [ Upstream commit 72bb9dcb6c33cfac80282713c2b4f2b254cd24d1 ] Add the CPU Partnumbers for the new Arm designs. Cc: Will Deacon Cc: Suzuki Poulose Cc: linux-arm-kernel@lists.infradead.org Cc: linux-kernel@vger.kernel.org Signed-off-by: Anshuman Khandual Reviewed-by: Suzuki K Poulose Link: https://lore.kernel.org/r/1642994138-25887-2-git-send-email-anshuman.khandual@arm.com Signed-off-by: Catalin Marinas Signed-off-by: Sasha Levin --- arch/arm64/include/asm/cputype.h | 2 ++ 1 file changed, 2 insertions(+) diff --git a/arch/arm64/include/asm/cputype.h b/arch/arm64/include/asm/cputype.h index 19b8441aa8f26..657eeb06c7847 100644 --- a/arch/arm64/include/asm/cputype.h +++ b/arch/arm64/include/asm/cputype.h @@ -74,6 +74,7 @@ #define ARM_CPU_PART_NEOVERSE_N1 0xD0C #define ARM_CPU_PART_CORTEX_A77 0xD0D #define ARM_CPU_PART_CORTEX_A710 0xD47 +#define ARM_CPU_PART_CORTEX_X2 0xD48 #define ARM_CPU_PART_NEOVERSE_N2 0xD49 #define APM_CPU_PART_POTENZA 0x000 @@ -116,6 +117,7 @@ #define MIDR_NEOVERSE_N1 MIDR_CPU_MODEL(ARM_CPU_IMP_ARM, ARM_CPU_PART_NEOVERSE_N1) #define MIDR_CORTEX_A77 MIDR_CPU_MODEL(ARM_CPU_IMP_ARM, ARM_CPU_PART_CORTEX_A77) #define MIDR_CORTEX_A710 MIDR_CPU_MODEL(ARM_CPU_IMP_ARM, ARM_CPU_PART_CORTEX_A710) +#define MIDR_CORTEX_X2 MIDR_CPU_MODEL(ARM_CPU_IMP_ARM, ARM_CPU_PART_CORTEX_X2) #define MIDR_NEOVERSE_N2 MIDR_CPU_MODEL(ARM_CPU_IMP_ARM, ARM_CPU_PART_NEOVERSE_N2) #define MIDR_THUNDERX MIDR_CPU_MODEL(ARM_CPU_IMP_CAVIUM, CAVIUM_CPU_PART_THUNDERX) #define MIDR_THUNDERX_81XX MIDR_CPU_MODEL(ARM_CPU_IMP_CAVIUM, CAVIUM_CPU_PART_THUNDERX_81XX) -- 2.34.1 From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 38005C433FE for ; Thu, 3 Feb 2022 20:32:28 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To: Message-Id:Date:Subject:Cc:To:From:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=tUma/qooCozk/nh2wFlG1ZewH42wVYDrg9KIRf6e8sw=; b=YEW6dNpOeutKqh Yoo67ypizs/cx/2TgHC0E8vh4JPN3AerfkqQNjJJqlC0N68Gio7FrmSLND+4cxV5PTu4awFtg3YGx adIlW1oHr/aRf72hXBmcFmw0XBK4t5n5+bGd+eiy71ys2O1vBicsizXX9107Z28B3kciitDWz+Kja hHDl97FbiNcdmdTiYGh6e1h/6+XOEES4aVJ2wQugEFThhhSvCAlSYKLsrMbeWbAlp5euTtWMAjEO2 x5I8omafjSdNDjXixx7vqdxyCXVwF6xjr5afrgi4Ly2t6X52SwU+3TcDqCcRcmCm7Ou41uYY6adO5 LS6rHGANjXGSQrr6I3Zg==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.94.2 #2 (Red Hat Linux)) id 1nFiko-002iq5-24; Thu, 03 Feb 2022 20:30:54 +0000 Received: from dfw.source.kernel.org ([139.178.84.217]) by bombadil.infradead.org with esmtps (Exim 4.94.2 #2 (Red Hat Linux)) id 1nFikk-002ipH-TG for linux-arm-kernel@lists.infradead.org; Thu, 03 Feb 2022 20:30:52 +0000 Received: from smtp.kernel.org (relay.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by dfw.source.kernel.org (Postfix) with ESMTPS id 6890361A9F; Thu, 3 Feb 2022 20:30:50 +0000 (UTC) Received: by smtp.kernel.org (Postfix) with ESMTPSA id 3510FC340E8; Thu, 3 Feb 2022 20:30:49 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1643920250; bh=ToFmY0CrD+Ebxp7v5ksgT6MOXOiIoKyIqZF3W1YhNiY=; h=From:To:Cc:Subject:Date:In-Reply-To:References:From; b=YHGWmg4rIpzOLJOs2IN8Bj74ouVS4ItidU0eVuxKa4uoWb4mLu0JJGpWtNMmLdFAR AJbH6oqBg5Pkp1fhSkPnrYDmSfvoa+CP6c1CCPs62DmFculxMzVWt5fAGjINjmmPnF SAwyJVgv3SN0o+rz9GNYo3IDwHGMYM+u9VG/1hBZ5t+RTEgRhslL60SSVzPezyw+gy GTTmP/LzqaHFrfSxdGefCIStZ0Lxus9MhE8yILPpluGWpBaVEv4Q9jAp3sX4o27+sf R/z7Km3y0UQhwY9Lk7MqYsy63BNd5h+HOXSCNJwfH+1Fk2uNcXmLZEkUtOHURjrGOt WdtythqNA518g== From: Sasha Levin To: linux-kernel@vger.kernel.org, stable@vger.kernel.org Cc: Anshuman Khandual , Will Deacon , Suzuki Poulose , linux-arm-kernel@lists.infradead.org, Catalin Marinas , Sasha Levin , mathieu.poirier@linaro.org, marcan@marcan.st Subject: [PATCH AUTOSEL 5.16 24/52] arm64: Add Cortex-X2 CPU part definition Date: Thu, 3 Feb 2022 15:29:18 -0500 Message-Id: <20220203202947.2304-24-sashal@kernel.org> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20220203202947.2304-1-sashal@kernel.org> References: <20220203202947.2304-1-sashal@kernel.org> MIME-Version: 1.0 X-stable: review X-Patchwork-Hint: Ignore X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20220203_123051_004361_893C0DB0 X-CRM114-Status: GOOD ( 10.71 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org From: Anshuman Khandual [ Upstream commit 72bb9dcb6c33cfac80282713c2b4f2b254cd24d1 ] Add the CPU Partnumbers for the new Arm designs. Cc: Will Deacon Cc: Suzuki Poulose Cc: linux-arm-kernel@lists.infradead.org Cc: linux-kernel@vger.kernel.org Signed-off-by: Anshuman Khandual Reviewed-by: Suzuki K Poulose Link: https://lore.kernel.org/r/1642994138-25887-2-git-send-email-anshuman.khandual@arm.com Signed-off-by: Catalin Marinas Signed-off-by: Sasha Levin --- arch/arm64/include/asm/cputype.h | 2 ++ 1 file changed, 2 insertions(+) diff --git a/arch/arm64/include/asm/cputype.h b/arch/arm64/include/asm/cputype.h index 19b8441aa8f26..657eeb06c7847 100644 --- a/arch/arm64/include/asm/cputype.h +++ b/arch/arm64/include/asm/cputype.h @@ -74,6 +74,7 @@ #define ARM_CPU_PART_NEOVERSE_N1 0xD0C #define ARM_CPU_PART_CORTEX_A77 0xD0D #define ARM_CPU_PART_CORTEX_A710 0xD47 +#define ARM_CPU_PART_CORTEX_X2 0xD48 #define ARM_CPU_PART_NEOVERSE_N2 0xD49 #define APM_CPU_PART_POTENZA 0x000 @@ -116,6 +117,7 @@ #define MIDR_NEOVERSE_N1 MIDR_CPU_MODEL(ARM_CPU_IMP_ARM, ARM_CPU_PART_NEOVERSE_N1) #define MIDR_CORTEX_A77 MIDR_CPU_MODEL(ARM_CPU_IMP_ARM, ARM_CPU_PART_CORTEX_A77) #define MIDR_CORTEX_A710 MIDR_CPU_MODEL(ARM_CPU_IMP_ARM, ARM_CPU_PART_CORTEX_A710) +#define MIDR_CORTEX_X2 MIDR_CPU_MODEL(ARM_CPU_IMP_ARM, ARM_CPU_PART_CORTEX_X2) #define MIDR_NEOVERSE_N2 MIDR_CPU_MODEL(ARM_CPU_IMP_ARM, ARM_CPU_PART_NEOVERSE_N2) #define MIDR_THUNDERX MIDR_CPU_MODEL(ARM_CPU_IMP_CAVIUM, CAVIUM_CPU_PART_THUNDERX) #define MIDR_THUNDERX_81XX MIDR_CPU_MODEL(ARM_CPU_IMP_CAVIUM, CAVIUM_CPU_PART_THUNDERX_81XX) -- 2.34.1 _______________________________________________ linux-arm-kernel mailing list linux-arm-kernel@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-arm-kernel