From: Robin Zhang <robinx.zhang@intel.com>
To: dev@dpdk.org
Cc: xiaoyun.li@intel.com, aman.deep.singh@intel.com,
yuying.zhang@intel.com, junfeng.guo@intel.com,
stevex.yang@intel.com, Robin Zhang <robinx.zhang@intel.com>
Subject: [PATCH] app/testpmd: format dump information of module EEPROM
Date: Tue, 15 Feb 2022 10:18:53 +0000 [thread overview]
Message-ID: <20220215101853.919735-1-robinx.zhang@intel.com> (raw)
This patch add a format specific information of different module eeprom.
The format support for SFP(Small Formfactor Pluggable)/SFP+
/QSFP+(Quad Small Formfactor Pluggable)/QSFP28 modules based on
SFF(Small Form Factor) Committee specifications
SFF-8079/SFF-8472/SFF-8024/SFF-8636.
Signed-off-by: Robin Zhang <robinx.zhang@intel.com>
---
app/test-pmd/cmdline.c | 74 +-
app/test-pmd/config.c | 24 +-
app/test-pmd/meson.build | 4 +
app/test-pmd/sff_8079.c | 376 ++++++++++
app/test-pmd/sff_8472.c | 281 ++++++++
app/test-pmd/sff_8636.c | 742 ++++++++++++++++++++
app/test-pmd/sff_8636.h | 592 ++++++++++++++++
app/test-pmd/sff_common.c | 296 ++++++++
app/test-pmd/sff_common.h | 178 +++++
app/test-pmd/testpmd.h | 13 +-
doc/guides/testpmd_app_ug/testpmd_funcs.rst | 11 +-
11 files changed, 2575 insertions(+), 16 deletions(-)
create mode 100644 app/test-pmd/sff_8079.c
create mode 100644 app/test-pmd/sff_8472.c
create mode 100644 app/test-pmd/sff_8636.c
create mode 100644 app/test-pmd/sff_8636.h
create mode 100644 app/test-pmd/sff_common.c
create mode 100644 app/test-pmd/sff_common.h
diff --git a/app/test-pmd/cmdline.c b/app/test-pmd/cmdline.c
index b4ba8da2b0..d4f0bb8d64 100644
--- a/app/test-pmd/cmdline.c
+++ b/app/test-pmd/cmdline.c
@@ -166,8 +166,12 @@ static void cmd_help_long_parsed(void *parsed_result,
"show port info (port_id) representor\n"
" Show supported representors for a specific port\n\n"
- "show port port_id (module_eeprom|eeprom)\n"
- " Display the module EEPROM or EEPROM information for port_id.\n\n"
+ "show port port_id eeprom\n"
+ " Display the EEPROM raw data for port_id.\n\n"
+
+ "show port port_id module_eeprom (format|hex)\n"
+ " Display the module EEPROM information for port_id"
+ " with specific format or hex dump.\n\n"
"show port X rss reta (size) (mask0,mask1,...)\n"
" Display the rss redirection table entry indicated"
@@ -8393,12 +8397,12 @@ cmdline_parse_inst_t cmd_showdevice = {
},
};
-/* *** SHOW MODULE EEPROM/EEPROM port INFO *** */
+/* *** SHOW EEPROM port INFO *** */
struct cmd_showeeprom_result {
cmdline_fixed_string_t show;
cmdline_fixed_string_t port;
uint16_t portnum;
- cmdline_fixed_string_t type;
+ cmdline_fixed_string_t keyword;
};
static void cmd_showeeprom_parsed(void *parsed_result,
@@ -8407,10 +8411,8 @@ static void cmd_showeeprom_parsed(void *parsed_result,
{
struct cmd_showeeprom_result *res = parsed_result;
- if (!strcmp(res->type, "eeprom"))
+ if (!strcmp(res->keyword, "eeprom"))
port_eeprom_display(res->portnum);
- else if (!strcmp(res->type, "module_eeprom"))
- port_module_eeprom_display(res->portnum);
else
fprintf(stderr, "Unknown argument\n");
}
@@ -8422,18 +8424,67 @@ cmdline_parse_token_string_t cmd_showeeprom_port =
cmdline_parse_token_num_t cmd_showeeprom_portnum =
TOKEN_NUM_INITIALIZER(struct cmd_showeeprom_result, portnum,
RTE_UINT16);
-cmdline_parse_token_string_t cmd_showeeprom_type =
- TOKEN_STRING_INITIALIZER(struct cmd_showeeprom_result, type, "module_eeprom#eeprom");
+cmdline_parse_token_string_t cmd_showeeprom_keyword =
+ TOKEN_STRING_INITIALIZER(struct cmd_showeeprom_result, keyword, "eeprom");
cmdline_parse_inst_t cmd_showeeprom = {
.f = cmd_showeeprom_parsed,
.data = NULL,
- .help_str = "show port <port_id> module_eeprom|eeprom",
+ .help_str = "show port <port_id> eeprom",
.tokens = {
(void *)&cmd_showeeprom_show,
(void *)&cmd_showeeprom_port,
(void *)&cmd_showeeprom_portnum,
- (void *)&cmd_showeeprom_type,
+ (void *)&cmd_showeeprom_keyword,
+ NULL,
+ },
+};
+
+/* *** SHOW MODULE EEPROM port INFO *** */
+struct cmd_show_module_eeprom_result {
+ cmdline_fixed_string_t show;
+ cmdline_fixed_string_t port;
+ uint16_t portnum;
+ cmdline_fixed_string_t keyword;
+ cmdline_fixed_string_t type;
+};
+
+static void cmd_show_module_eeprom_parsed(void *parsed_result,
+ __rte_unused struct cmdline *cl,
+ __rte_unused void *data)
+{
+ struct cmd_show_module_eeprom_result *res = parsed_result;
+
+ if (!strcmp(res->type, "format"))
+ port_module_eeprom_display(res->portnum, 0);
+ else if (!strcmp(res->type, "hex"))
+ port_module_eeprom_display(res->portnum, 1);
+ else
+ fprintf(stderr, "Unknown argument\n");
+}
+
+cmdline_parse_token_string_t cmd_show_module_eeprom_show =
+ TOKEN_STRING_INITIALIZER(struct cmd_show_module_eeprom_result, show, "show");
+cmdline_parse_token_string_t cmd_show_module_eeprom_port =
+ TOKEN_STRING_INITIALIZER(struct cmd_show_module_eeprom_result, port, "port");
+cmdline_parse_token_num_t cmd_show_module_eeprom_portnum =
+ TOKEN_NUM_INITIALIZER(struct cmd_show_module_eeprom_result, portnum,
+ RTE_UINT16);
+cmdline_parse_token_string_t cmd_show_module_eeprom_keyword =
+ TOKEN_STRING_INITIALIZER(struct cmd_show_module_eeprom_result, keyword, "module_eeprom");
+cmdline_parse_token_string_t cmd_show_module_eeprom_type =
+ TOKEN_STRING_INITIALIZER(struct cmd_show_module_eeprom_result, type, "format#hex");
+
+cmdline_parse_inst_t cmd_show_module_eeprom = {
+ .f = cmd_show_module_eeprom_parsed,
+ .data = NULL,
+ .help_str = "show port <port_id> module_eeprom format|hex",
+ .tokens = {
+ (void *)&cmd_show_module_eeprom_show,
+ (void *)&cmd_show_module_eeprom_port,
+ (void *)&cmd_show_module_eeprom_portnum,
+ (void *)&cmd_show_module_eeprom_keyword,
+ (void *)&cmd_show_module_eeprom_type,
NULL,
},
};
@@ -17817,6 +17868,7 @@ cmdline_parse_ctx_t main_ctx[] = {
(cmdline_parse_inst_t *)&cmd_showport,
(cmdline_parse_inst_t *)&cmd_showqueue,
(cmdline_parse_inst_t *)&cmd_showeeprom,
+ (cmdline_parse_inst_t *)&cmd_show_module_eeprom,
(cmdline_parse_inst_t *)&cmd_showportall,
(cmdline_parse_inst_t *)&cmd_representor_info,
(cmdline_parse_inst_t *)&cmd_showdevice,
diff --git a/app/test-pmd/config.c b/app/test-pmd/config.c
index de1ec14bc7..6775c05cb1 100644
--- a/app/test-pmd/config.c
+++ b/app/test-pmd/config.c
@@ -948,7 +948,7 @@ port_eeprom_display(portid_t port_id)
}
void
-port_module_eeprom_display(portid_t port_id)
+port_module_eeprom_display(portid_t port_id, uint8_t hex_on)
{
struct rte_eth_dev_module_info minfo;
struct rte_dev_eeprom_info einfo;
@@ -1011,7 +1011,27 @@ port_module_eeprom_display(portid_t port_id)
return;
}
- rte_hexdump(stdout, "hexdump", einfo.data, einfo.length);
+ if (hex_on)
+ rte_hexdump(stdout, "hexdump", einfo.data, einfo.length);
+ else {
+ switch (minfo.type) {
+ case RTE_ETH_MODULE_SFF_8079:
+ sff_8079_show_all(einfo.data);
+ break;
+ case RTE_ETH_MODULE_SFF_8472:
+ sff_8079_show_all(einfo.data);
+ sff_8472_show_all(einfo.data);
+ break;
+ case RTE_ETH_MODULE_SFF_8436:
+ case RTE_ETH_MODULE_SFF_8636:
+ sff_8636_show_all(einfo.data, einfo.length);
+ break;
+ default:
+ printf("Unsupported plug in module, show hex dump.\n");
+ rte_hexdump(stdout, "hexdump", einfo.data, einfo.length);
+ break;
+ }
+ }
printf("Finish -- Port: %d MODULE EEPROM length: %d bytes\n", port_id, einfo.length);
free(einfo.data);
}
diff --git a/app/test-pmd/meson.build b/app/test-pmd/meson.build
index 43130c8856..733e5d70c5 100644
--- a/app/test-pmd/meson.build
+++ b/app/test-pmd/meson.build
@@ -22,6 +22,10 @@ sources = files(
'noisy_vnf.c',
'parameters.c',
'rxonly.c',
+ 'sff_8079.c',
+ 'sff_8472.c',
+ 'sff_8636.c',
+ 'sff_common.c',
'shared_rxq_fwd.c',
'testpmd.c',
'txonly.c',
diff --git a/app/test-pmd/sff_8079.c b/app/test-pmd/sff_8079.c
new file mode 100644
index 0000000000..0f8652543b
--- /dev/null
+++ b/app/test-pmd/sff_8079.c
@@ -0,0 +1,376 @@
+/* SPDX-License-Identifier: BSD-3-Clause
+ * Copyright(c) 2010-2022 Intel Corporation
+ *
+ * Implements SFF-8079 optics diagnostics.
+ *
+ */
+
+#include <stdio.h>
+#include <rte_mbuf.h>
+#include <rte_ethdev.h>
+#include <rte_flow.h>
+#include "testpmd.h"
+#include "sff_common.h"
+
+static void sff_8079_show_identifier(const uint8_t *id)
+{
+ sff_8024_show_identifier(id, 0);
+}
+
+static void sff_8079_show_ext_identifier(const uint8_t *id)
+{
+ printf("%-41s : 0x%02x", "Extended identifier", id[1]);
+ if (id[1] == 0x00)
+ printf(" (GBIC not specified / not MOD_DEF compliant)\n");
+ else if (id[1] == 0x04)
+ printf(" (GBIC/SFP defined by 2-wire interface ID)\n");
+ else if (id[1] <= 0x07)
+ printf(" (GBIC compliant with MOD_DEF %u)\n", id[1]);
+ else
+ printf(" (unknown)\n");
+}
+
+static void sff_8079_show_connector(const uint8_t *id)
+{
+ sff_8024_show_connector(id, 2);
+}
+
+static void sff_8079_show_transceiver(const uint8_t *id)
+{
+ static const char *pfx =
+ "Transceiver type :";
+
+ printf("%-41s : 0x%02x 0x%02x 0x%02x 0x%02x 0x%02x 0x%02x 0x%02x 0x%02x 0x%02x\n",
+ "Transceiver codes",
+ id[3], id[4], id[5], id[6],
+ id[7], id[8], id[9], id[10], id[36]);
+ /* 10G Ethernet Compliance Codes */
+ if (id[3] & (1 << 7))
+ printf("%s 10G Ethernet: 10G Base-ER [SFF-8472 rev10.4 onwards]\n", pfx);
+ if (id[3] & (1 << 6))
+ printf("%s 10G Ethernet: 10G Base-LRM\n", pfx);
+ if (id[3] & (1 << 5))
+ printf("%s 10G Ethernet: 10G Base-LR\n", pfx);
+ if (id[3] & (1 << 4))
+ printf("%s 10G Ethernet: 10G Base-SR\n", pfx);
+ /* Infiniband Compliance Codes */
+ if (id[3] & (1 << 3))
+ printf("%s Infiniband: 1X SX\n", pfx);
+ if (id[3] & (1 << 2))
+ printf("%s Infiniband: 1X LX\n", pfx);
+ if (id[3] & (1 << 1))
+ printf("%s Infiniband: 1X Copper Active\n", pfx);
+ if (id[3] & (1 << 0))
+ printf("%s Infiniband: 1X Copper Passive\n", pfx);
+ /* ESCON Compliance Codes */
+ if (id[4] & (1 << 7))
+ printf("%s ESCON: ESCON MMF, 1310nm LED\n", pfx);
+ if (id[4] & (1 << 6))
+ printf("%s ESCON: ESCON SMF, 1310nm Laser\n", pfx);
+ /* SONET Compliance Codes */
+ if (id[4] & (1 << 5))
+ printf("%s SONET: OC-192, short reach\n", pfx);
+ if (id[4] & (1 << 4))
+ printf("%s SONET: SONET reach specifier bit 1\n", pfx);
+ if (id[4] & (1 << 3))
+ printf("%s SONET: SONET reach specifier bit 2\n", pfx);
+ if (id[4] & (1 << 2))
+ printf("%s SONET: OC-48, long reach\n", pfx);
+ if (id[4] & (1 << 1))
+ printf("%s SONET: OC-48, intermediate reach\n", pfx);
+ if (id[4] & (1 << 0))
+ printf("%s SONET: OC-48, short reach\n", pfx);
+ if (id[5] & (1 << 6))
+ printf("%s SONET: OC-12, single mode, long reach\n", pfx);
+ if (id[5] & (1 << 5))
+ printf("%s SONET: OC-12, single mode, inter. reach\n", pfx);
+ if (id[5] & (1 << 4))
+ printf("%s SONET: OC-12, short reach\n", pfx);
+ if (id[5] & (1 << 2))
+ printf("%s SONET: OC-3, single mode, long reach\n", pfx);
+ if (id[5] & (1 << 1))
+ printf("%s SONET: OC-3, single mode, inter. reach\n", pfx);
+ if (id[5] & (1 << 0))
+ printf("%s SONET: OC-3, short reach\n", pfx);
+ /* Ethernet Compliance Codes */
+ if (id[6] & (1 << 7))
+ printf("%s Ethernet: BASE-PX\n", pfx);
+ if (id[6] & (1 << 6))
+ printf("%s Ethernet: BASE-BX10\n", pfx);
+ if (id[6] & (1 << 5))
+ printf("%s Ethernet: 100BASE-FX\n", pfx);
+ if (id[6] & (1 << 4))
+ printf("%s Ethernet: 100BASE-LX/LX10\n", pfx);
+ if (id[6] & (1 << 3))
+ printf("%s Ethernet: 1000BASE-T\n", pfx);
+ if (id[6] & (1 << 2))
+ printf("%s Ethernet: 1000BASE-CX\n", pfx);
+ if (id[6] & (1 << 1))
+ printf("%s Ethernet: 1000BASE-LX\n", pfx);
+ if (id[6] & (1 << 0))
+ printf("%s Ethernet: 1000BASE-SX\n", pfx);
+ /* Fibre Channel link length */
+ if (id[7] & (1 << 7))
+ printf("%s FC: very long distance (V)\n", pfx);
+ if (id[7] & (1 << 6))
+ printf("%s FC: short distance (S)\n", pfx);
+ if (id[7] & (1 << 5))
+ printf("%s FC: intermediate distance (I)\n", pfx);
+ if (id[7] & (1 << 4))
+ printf("%s FC: long distance (L)\n", pfx);
+ if (id[7] & (1 << 3))
+ printf("%s FC: medium distance (M)\n", pfx);
+ /* Fibre Channel transmitter technology */
+ if (id[7] & (1 << 2))
+ printf("%s FC: Shortwave laser, linear Rx (SA)\n", pfx);
+ if (id[7] & (1 << 1))
+ printf("%s FC: Longwave laser (LC)\n", pfx);
+ if (id[7] & (1 << 0))
+ printf("%s FC: Electrical inter-enclosure (EL)\n", pfx);
+ if (id[8] & (1 << 7))
+ printf("%s FC: Electrical intra-enclosure (EL)\n", pfx);
+ if (id[8] & (1 << 6))
+ printf("%s FC: Shortwave laser w/o OFC (SN)\n", pfx);
+ if (id[8] & (1 << 5))
+ printf("%s FC: Shortwave laser with OFC (SL)\n", pfx);
+ if (id[8] & (1 << 4))
+ printf("%s FC: Longwave laser (LL)\n", pfx);
+ if (id[8] & (1 << 3))
+ printf("%s Active Cable\n", pfx);
+ if (id[8] & (1 << 2))
+ printf("%s Passive Cable\n", pfx);
+ if (id[8] & (1 << 1))
+ printf("%s FC: Copper FC-BaseT\n", pfx);
+ /* Fibre Channel transmission media */
+ if (id[9] & (1 << 7))
+ printf("%s FC: Twin Axial Pair (TW)\n", pfx);
+ if (id[9] & (1 << 6))
+ printf("%s FC: Twisted Pair (TP)\n", pfx);
+ if (id[9] & (1 << 5))
+ printf("%s FC: Miniature Coax (MI)\n", pfx);
+ if (id[9] & (1 << 4))
+ printf("%s FC: Video Coax (TV)\n", pfx);
+ if (id[9] & (1 << 3))
+ printf("%s FC: Multimode, 62.5um (M6)\n", pfx);
+ if (id[9] & (1 << 2))
+ printf("%s FC: Multimode, 50um (M5)\n", pfx);
+ if (id[9] & (1 << 0))
+ printf("%s FC: Single Mode (SM)\n", pfx);
+ /* Fibre Channel speed */
+ if (id[10] & (1 << 7))
+ printf("%s FC: 1200 MBytes/sec\n", pfx);
+ if (id[10] & (1 << 6))
+ printf("%s FC: 800 MBytes/sec\n", pfx);
+ if (id[10] & (1 << 4))
+ printf("%s FC: 400 MBytes/sec\n", pfx);
+ if (id[10] & (1 << 2))
+ printf("%s FC: 200 MBytes/sec\n", pfx);
+ if (id[10] & (1 << 0))
+ printf("%s FC: 100 MBytes/sec\n", pfx);
+ /* Extended Specification Compliance Codes from SFF-8024 */
+ if (id[36] == 0x1)
+ printf("%s Extended: 100G AOC or 25GAUI C2M AOC with worst BER of 5x10^(-5)\n",
+ pfx);
+ if (id[36] == 0x2)
+ printf("%s Extended: 100G Base-SR4 or 25GBase-SR\n", pfx);
+ if (id[36] == 0x3)
+ printf("%s Extended: 100G Base-LR4 or 25GBase-LR\n", pfx);
+ if (id[36] == 0x4)
+ printf("%s Extended: 100G Base-ER4 or 25GBase-ER\n", pfx);
+ if (id[36] == 0x8)
+ printf("%s Extended: 100G ACC or 25GAUI C2M ACC with worst BER of 5x10^(-5)\n",
+ pfx);
+ if (id[36] == 0xb)
+ printf("%s Extended: 100G Base-CR4 or 25G Base-CR CA-L\n", pfx);
+ if (id[36] == 0xc)
+ printf("%s Extended: 25G Base-CR CA-S\n", pfx);
+ if (id[36] == 0xd)
+ printf("%s Extended: 25G Base-CR CA-N\n", pfx);
+ if (id[36] == 0x16)
+ printf("%s Extended: 10Gbase-T with SFI electrical interface\n", pfx);
+ if (id[36] == 0x18)
+ printf("%s Extended: 100G AOC or 25GAUI C2M AOC with worst BER of 10^(-12)\n",
+ pfx);
+ if (id[36] == 0x19)
+ printf("%s Extended: 100G ACC or 25GAUI C2M ACC with worst BER of 10^(-12)\n",
+ pfx);
+ if (id[36] == 0x1c)
+ printf("%s Extended: 10Gbase-T Short Reach\n", pfx);
+}
+
+static void sff_8079_show_encoding(const uint8_t *id)
+{
+ sff_8024_show_encoding(id, 11, RTE_ETH_MODULE_SFF_8472);
+}
+
+static void sff_8079_show_rate_identifier(const uint8_t *id)
+{
+ printf("%-41s : 0x%02x", "Rate identifier", id[13]);
+ switch (id[13]) {
+ case 0x00:
+ printf(" (unspecified)\n");
+ break;
+ case 0x01:
+ printf(" (4/2/1G Rate_Select & AS0/AS1)\n");
+ break;
+ case 0x02:
+ printf(" (8/4/2G Rx Rate_Select only)\n");
+ break;
+ case 0x03:
+ printf(" (8/4/2G Independent Rx & Tx Rate_Select)\n");
+ break;
+ case 0x04:
+ printf(" (8/4/2G Tx Rate_Select only)\n");
+ break;
+ default:
+ printf(" (reserved or unknown)\n");
+ break;
+ }
+}
+
+static void sff_8079_show_oui(const uint8_t *id)
+{
+ printf("%-41s : %02x:%02x:%02x\n", "Vendor OUI",
+ id[37], id[38], id[39]);
+}
+
+static void sff_8079_show_wavelength_or_copper_compliance(const uint8_t *id)
+{
+ if (id[8] & (1 << 2)) {
+ printf("%-41s : 0x%02x", "Passive Cu cmplnce.", id[60]);
+ switch (id[60]) {
+ case 0x00:
+ printf(" (unspecified)");
+ break;
+ case 0x01:
+ printf(" (SFF-8431 appendix E)");
+ break;
+ default:
+ printf(" (unknown)");
+ break;
+ }
+ printf(" [SFF-8472 rev10.4 only]\n");
+ } else if (id[8] & (1 << 3)) {
+ printf("%-41s : 0x%02x", "Active Cu cmplnce.", id[60]);
+ switch (id[60]) {
+ case 0x00:
+ printf(" (unspecified)");
+ break;
+ case 0x01:
+ printf(" (SFF-8431 appendix E)");
+ break;
+ case 0x04:
+ printf(" (SFF-8431 limiting)");
+ break;
+ default:
+ printf(" (unknown)");
+ break;
+ }
+ printf(" [SFF-8472 rev10.4 only]\n");
+ } else {
+ printf("%-41s : %unm\n", "Laser wavelength",
+ (id[60] << 8) | id[61]);
+ }
+}
+
+static void sff_8079_show_value_with_unit(const uint8_t *id, unsigned int reg,
+ const char *name, unsigned int mult,
+ const char *unit)
+{
+ unsigned int val = id[reg];
+
+ printf("%-41s : %u%s\n", name, val * mult, unit);
+}
+
+static void sff_8079_show_ascii(const uint8_t *id, unsigned int first_reg,
+ unsigned int last_reg, const char *name)
+{
+ unsigned int reg, val;
+
+ printf("%-41s : ", name);
+ while (first_reg <= last_reg && id[last_reg] == ' ')
+ last_reg--;
+ for (reg = first_reg; reg <= last_reg; reg++) {
+ val = id[reg];
+ putchar(((val >= 32) && (val <= 126)) ? val : '_');
+ }
+ printf("\n");
+}
+
+static void sff_8079_show_options(const uint8_t *id)
+{
+ static const char *pfx =
+ "Option :";
+
+ printf("%-41s : 0x%02x 0x%02x\n", "Option values", id[64], id[65]);
+ if (id[65] & (1 << 1))
+ printf("%s RX_LOS implemented\n", pfx);
+ if (id[65] & (1 << 2))
+ printf("%s RX_LOS implemented, inverted\n", pfx);
+ if (id[65] & (1 << 3))
+ printf("%s TX_FAULT implemented\n", pfx);
+ if (id[65] & (1 << 4))
+ printf("%s TX_DISABLE implemented\n", pfx);
+ if (id[65] & (1 << 5))
+ printf("%s RATE_SELECT implemented\n", pfx);
+ if (id[65] & (1 << 6))
+ printf("%s Tunable transmitter technology\n", pfx);
+ if (id[65] & (1 << 7))
+ printf("%s Receiver decision threshold implemented\n", pfx);
+ if (id[64] & (1 << 0))
+ printf("%s Linear receiver output implemented\n", pfx);
+ if (id[64] & (1 << 1))
+ printf("%s Power level 2 requirement\n", pfx);
+ if (id[64] & (1 << 2))
+ printf("%s Cooled transceiver implemented\n", pfx);
+ if (id[64] & (1 << 3))
+ printf("%s Retimer or CDR implemented\n", pfx);
+ if (id[64] & (1 << 4))
+ printf("%s Paging implemented\n", pfx);
+ if (id[64] & (1 << 5))
+ printf("%s Power level 3 requirement\n", pfx);
+}
+
+void sff_8079_show_all(const uint8_t *id)
+{
+ sff_8079_show_identifier(id);
+ if (((id[0] == 0x02) || (id[0] == 0x03)) && (id[1] == 0x04)) {
+ unsigned int br_nom, br_min, br_max;
+
+ if (id[12] == 0) {
+ br_nom = br_min = br_max = 0;
+ } else if (id[12] == 255) {
+ br_nom = id[66] * 250;
+ br_max = id[67];
+ br_min = id[67];
+ } else {
+ br_nom = id[12] * 100;
+ br_max = id[66];
+ br_min = id[67];
+ }
+ sff_8079_show_ext_identifier(id);
+ sff_8079_show_connector(id);
+ sff_8079_show_transceiver(id);
+ sff_8079_show_encoding(id);
+ printf("%-41s : %u%s\n", "BR, Nominal", br_nom, "MBd");
+ sff_8079_show_rate_identifier(id);
+ sff_8079_show_value_with_unit(id, 14,
+ "Length (SMF,km)", 1, "km");
+ sff_8079_show_value_with_unit(id, 15, "Length (SMF)", 100, "m");
+ sff_8079_show_value_with_unit(id, 16, "Length (50um)", 10, "m");
+ sff_8079_show_value_with_unit(id, 17,
+ "Length (62.5um)", 10, "m");
+ sff_8079_show_value_with_unit(id, 18, "Length (Copper)", 1, "m");
+ sff_8079_show_value_with_unit(id, 19, "Length (OM3)", 10, "m");
+ sff_8079_show_wavelength_or_copper_compliance(id);
+ sff_8079_show_ascii(id, 20, 35, "Vendor name");
+ sff_8079_show_oui(id);
+ sff_8079_show_ascii(id, 40, 55, "Vendor PN");
+ sff_8079_show_ascii(id, 56, 59, "Vendor rev");
+ sff_8079_show_options(id);
+ printf("%-41s : %u%s\n", "BR margin, max", br_max, "%");
+ printf("%-41s : %u%s\n", "BR margin, min", br_min, "%");
+ sff_8079_show_ascii(id, 68, 83, "Vendor SN");
+ sff_8079_show_ascii(id, 84, 91, "Date code");
+ }
+}
diff --git a/app/test-pmd/sff_8472.c b/app/test-pmd/sff_8472.c
new file mode 100644
index 0000000000..a419d1df78
--- /dev/null
+++ b/app/test-pmd/sff_8472.c
@@ -0,0 +1,281 @@
+/* SPDX-License-Identifier: BSD-3-Clause
+ * Copyright(c) 2010-2022 Intel Corporation
+ *
+ * Implements SFF-8472 optics diagnostics.
+ *
+ */
+
+#include <stdio.h>
+#include <math.h>
+#include <arpa/inet.h>
+#include <rte_mbuf.h>
+#include <rte_ethdev.h>
+#include <rte_flow.h>
+#include "testpmd.h"
+#include "sff_common.h"
+
+/* Offsets in decimal, for direct comparison with the SFF specs */
+
+/* A0-based EEPROM offsets for DOM support checks */
+#define SFF_A0_DOM 92
+#define SFF_A0_OPTIONS 93
+#define SFF_A0_COMP 94
+
+/* EEPROM bit values for various registers */
+#define SFF_A0_DOM_EXTCAL (1 << 4)
+#define SFF_A0_DOM_INTCAL (1 << 5)
+#define SFF_A0_DOM_IMPL (1 << 6)
+#define SFF_A0_DOM_PWRT (1 << 3)
+
+#define SFF_A0_OPTIONS_AW (1 << 7)
+
+/*
+ * See ethtool.c comments about SFF-8472, this is the offset
+ * at which the A2 page is in the EEPROM blob returned by the
+ * kernel.
+ */
+#define SFF_A2_BASE 0x100
+
+/* A2-based offsets for DOM */
+#define SFF_A2_TEMP 96
+#define SFF_A2_TEMP_HALRM 0
+#define SFF_A2_TEMP_LALRM 2
+#define SFF_A2_TEMP_HWARN 4
+#define SFF_A2_TEMP_LWARN 6
+
+#define SFF_A2_VCC 98
+#define SFF_A2_VCC_HALRM 8
+#define SFF_A2_VCC_LALRM 10
+#define SFF_A2_VCC_HWARN 12
+#define SFF_A2_VCC_LWARN 14
+
+#define SFF_A2_BIAS 100
+#define SFF_A2_BIAS_HALRM 16
+#define SFF_A2_BIAS_LALRM 18
+#define SFF_A2_BIAS_HWARN 20
+#define SFF_A2_BIAS_LWARN 22
+
+#define SFF_A2_TX_PWR 102
+#define SFF_A2_TX_PWR_HALRM 24
+#define SFF_A2_TX_PWR_LALRM 26
+#define SFF_A2_TX_PWR_HWARN 28
+#define SFF_A2_TX_PWR_LWARN 30
+
+#define SFF_A2_RX_PWR 104
+#define SFF_A2_RX_PWR_HALRM 32
+#define SFF_A2_RX_PWR_LALRM 34
+#define SFF_A2_RX_PWR_HWARN 36
+#define SFF_A2_RX_PWR_LWARN 38
+
+#define SFF_A2_ALRM_FLG 112
+#define SFF_A2_WARN_FLG 116
+
+/* 32-bit little-endian calibration constants */
+#define SFF_A2_CAL_RXPWR4 56
+#define SFF_A2_CAL_RXPWR3 60
+#define SFF_A2_CAL_RXPWR2 64
+#define SFF_A2_CAL_RXPWR1 68
+#define SFF_A2_CAL_RXPWR0 72
+
+/* 16-bit little endian calibration constants */
+#define SFF_A2_CAL_TXI_SLP 76
+#define SFF_A2_CAL_TXI_OFF 78
+#define SFF_A2_CAL_TXPWR_SLP 80
+#define SFF_A2_CAL_TXPWR_OFF 82
+#define SFF_A2_CAL_T_SLP 84
+#define SFF_A2_CAL_T_OFF 86
+#define SFF_A2_CAL_V_SLP 88
+#define SFF_A2_CAL_V_OFF 90
+
+static struct sff_8472_aw_flags {
+ const char *str; /* Human-readable string, null at the end */
+ int offset; /* A2-relative address offset */
+ uint8_t value; /* Alarm is on if (offset & value) != 0. */
+} sff_8472_aw_flags[] = {
+ { "Laser bias current high alarm", SFF_A2_ALRM_FLG, (1 << 3) },
+ { "Laser bias current low alarm", SFF_A2_ALRM_FLG, (1 << 2) },
+ { "Laser bias current high warning", SFF_A2_WARN_FLG, (1 << 3) },
+ { "Laser bias current low warning", SFF_A2_WARN_FLG, (1 << 2) },
+
+ { "Laser output power high alarm", SFF_A2_ALRM_FLG, (1 << 1) },
+ { "Laser output power low alarm", SFF_A2_ALRM_FLG, (1 << 0) },
+ { "Laser output power high warning", SFF_A2_WARN_FLG, (1 << 1) },
+ { "Laser output power low warning", SFF_A2_WARN_FLG, (1 << 0) },
+
+ { "Module temperature high alarm", SFF_A2_ALRM_FLG, (1 << 7) },
+ { "Module temperature low alarm", SFF_A2_ALRM_FLG, (1 << 6) },
+ { "Module temperature high warning", SFF_A2_WARN_FLG, (1 << 7) },
+ { "Module temperature low warning", SFF_A2_WARN_FLG, (1 << 6) },
+
+ { "Module voltage high alarm", SFF_A2_ALRM_FLG, (1 << 5) },
+ { "Module voltage low alarm", SFF_A2_ALRM_FLG, (1 << 4) },
+ { "Module voltage high warning", SFF_A2_WARN_FLG, (1 << 5) },
+ { "Module voltage low warning", SFF_A2_WARN_FLG, (1 << 4) },
+
+ { "Laser rx power high alarm", SFF_A2_ALRM_FLG + 1, (1 << 7) },
+ { "Laser rx power low alarm", SFF_A2_ALRM_FLG + 1, (1 << 6) },
+ { "Laser rx power high warning", SFF_A2_WARN_FLG + 1, (1 << 7) },
+ { "Laser rx power low warning", SFF_A2_WARN_FLG + 1, (1 << 6) },
+
+ { NULL, 0, 0 },
+};
+
+/* Most common case: 16-bit unsigned integer in a certain unit */
+#define A2_OFFSET_TO_U16(offset) \
+ (id[SFF_A2_BASE + (offset)] << 8 | id[SFF_A2_BASE + (offset) + 1])
+
+/* Calibration slope is a number between 0.0 included and 256.0 excluded. */
+#define A2_OFFSET_TO_SLP(offset) \
+ (id[SFF_A2_BASE + (offset)] + id[SFF_A2_BASE + (offset) + 1] / 256.)
+
+/* Calibration offset is an integer from -32768 to 32767 */
+#define A2_OFFSET_TO_OFF(offset) \
+ ((int16_t)A2_OFFSET_TO_U16(offset))
+
+/* RXPWR(x) are IEEE-754 floating point numbers in big-endian format */
+#define A2_OFFSET_TO_RXPWRx(offset) \
+ (befloattoh((const uint32_t *)(id + SFF_A2_BASE + (offset))))
+
+/*
+ * 2-byte internal temperature conversions:
+ * First byte is a signed 8-bit integer, which is the temp decimal part
+ * Second byte are 1/256th of degree, which are added to the dec part.
+ */
+#define A2_OFFSET_TO_TEMP(offset) ((int16_t)A2_OFFSET_TO_U16(offset))
+
+static void sff_8472_dom_parse(const uint8_t *id, struct sff_diags *sd)
+{
+ sd->bias_cur[MCURR] = A2_OFFSET_TO_U16(SFF_A2_BIAS);
+ sd->bias_cur[HALRM] = A2_OFFSET_TO_U16(SFF_A2_BIAS_HALRM);
+ sd->bias_cur[LALRM] = A2_OFFSET_TO_U16(SFF_A2_BIAS_LALRM);
+ sd->bias_cur[HWARN] = A2_OFFSET_TO_U16(SFF_A2_BIAS_HWARN);
+ sd->bias_cur[LWARN] = A2_OFFSET_TO_U16(SFF_A2_BIAS_LWARN);
+
+ sd->sfp_voltage[MCURR] = A2_OFFSET_TO_U16(SFF_A2_VCC);
+ sd->sfp_voltage[HALRM] = A2_OFFSET_TO_U16(SFF_A2_VCC_HALRM);
+ sd->sfp_voltage[LALRM] = A2_OFFSET_TO_U16(SFF_A2_VCC_LALRM);
+ sd->sfp_voltage[HWARN] = A2_OFFSET_TO_U16(SFF_A2_VCC_HWARN);
+ sd->sfp_voltage[LWARN] = A2_OFFSET_TO_U16(SFF_A2_VCC_LWARN);
+
+ sd->tx_power[MCURR] = A2_OFFSET_TO_U16(SFF_A2_TX_PWR);
+ sd->tx_power[HALRM] = A2_OFFSET_TO_U16(SFF_A2_TX_PWR_HALRM);
+ sd->tx_power[LALRM] = A2_OFFSET_TO_U16(SFF_A2_TX_PWR_LALRM);
+ sd->tx_power[HWARN] = A2_OFFSET_TO_U16(SFF_A2_TX_PWR_HWARN);
+ sd->tx_power[LWARN] = A2_OFFSET_TO_U16(SFF_A2_TX_PWR_LWARN);
+
+ sd->rx_power[MCURR] = A2_OFFSET_TO_U16(SFF_A2_RX_PWR);
+ sd->rx_power[HALRM] = A2_OFFSET_TO_U16(SFF_A2_RX_PWR_HALRM);
+ sd->rx_power[LALRM] = A2_OFFSET_TO_U16(SFF_A2_RX_PWR_LALRM);
+ sd->rx_power[HWARN] = A2_OFFSET_TO_U16(SFF_A2_RX_PWR_HWARN);
+ sd->rx_power[LWARN] = A2_OFFSET_TO_U16(SFF_A2_RX_PWR_LWARN);
+
+ sd->sfp_temp[MCURR] = A2_OFFSET_TO_TEMP(SFF_A2_TEMP);
+ sd->sfp_temp[HALRM] = A2_OFFSET_TO_TEMP(SFF_A2_TEMP_HALRM);
+ sd->sfp_temp[LALRM] = A2_OFFSET_TO_TEMP(SFF_A2_TEMP_LALRM);
+ sd->sfp_temp[HWARN] = A2_OFFSET_TO_TEMP(SFF_A2_TEMP_HWARN);
+ sd->sfp_temp[LWARN] = A2_OFFSET_TO_TEMP(SFF_A2_TEMP_LWARN);
+}
+
+/* Converts to a float from a big-endian 4-byte source buffer. */
+static float befloattoh(const uint32_t *source)
+{
+ union {
+ uint32_t src;
+ float dst;
+ } converter;
+
+ converter.src = ntohl(*source);
+ return converter.dst;
+}
+
+static void sff_8472_calibration(const uint8_t *id, struct sff_diags *sd)
+{
+ unsigned long i;
+ uint16_t rx_reading;
+
+ /* Calibration should occur for all values (threshold and current) */
+ for (i = 0; i < ARRAY_SIZE(sd->bias_cur); ++i) {
+ /*
+ * Apply calibration formula 1 (Temp., Voltage, Bias, Tx Power)
+ */
+ sd->bias_cur[i] *= A2_OFFSET_TO_SLP(SFF_A2_CAL_TXI_SLP);
+ sd->tx_power[i] *= A2_OFFSET_TO_SLP(SFF_A2_CAL_TXPWR_SLP);
+ sd->sfp_voltage[i] *= A2_OFFSET_TO_SLP(SFF_A2_CAL_V_SLP);
+ sd->sfp_temp[i] *= A2_OFFSET_TO_SLP(SFF_A2_CAL_T_SLP);
+
+ sd->bias_cur[i] += A2_OFFSET_TO_OFF(SFF_A2_CAL_TXI_OFF);
+ sd->tx_power[i] += A2_OFFSET_TO_OFF(SFF_A2_CAL_TXPWR_OFF);
+ sd->sfp_voltage[i] += A2_OFFSET_TO_OFF(SFF_A2_CAL_V_OFF);
+ sd->sfp_temp[i] += A2_OFFSET_TO_OFF(SFF_A2_CAL_T_OFF);
+
+ /*
+ * Apply calibration formula 2 (Rx Power only)
+ */
+ rx_reading = sd->rx_power[i];
+ sd->rx_power[i] = A2_OFFSET_TO_RXPWRx(SFF_A2_CAL_RXPWR0);
+ sd->rx_power[i] += rx_reading *
+ A2_OFFSET_TO_RXPWRx(SFF_A2_CAL_RXPWR1);
+ sd->rx_power[i] += rx_reading *
+ A2_OFFSET_TO_RXPWRx(SFF_A2_CAL_RXPWR2);
+ sd->rx_power[i] += rx_reading *
+ A2_OFFSET_TO_RXPWRx(SFF_A2_CAL_RXPWR3);
+ }
+}
+
+static void sff_8472_parse_eeprom(const uint8_t *id, struct sff_diags *sd)
+{
+ sd->supports_dom = id[SFF_A0_DOM] & SFF_A0_DOM_IMPL;
+ sd->supports_alarms = id[SFF_A0_OPTIONS] & SFF_A0_OPTIONS_AW;
+ sd->calibrated_ext = id[SFF_A0_DOM] & SFF_A0_DOM_EXTCAL;
+ sd->rx_power_type = id[SFF_A0_DOM] & SFF_A0_DOM_PWRT;
+
+ sff_8472_dom_parse(id, sd);
+
+ /*
+ * If the SFP is externally calibrated, we need to read calibration data
+ * and compensate the already stored readings.
+ */
+ if (sd->calibrated_ext)
+ sff_8472_calibration(id, sd);
+}
+
+void sff_8472_show_all(const uint8_t *id)
+{
+ struct sff_diags sd = {0};
+ const char *rx_power_string = NULL;
+ int i;
+
+ sff_8472_parse_eeprom(id, &sd);
+
+ if (!sd.supports_dom) {
+ printf("%-41s : No\n", "Optical diagnostics support");
+ return;
+ }
+ printf("%-41s : Yes\n", "Optical diagnostics support");
+
+ PRINT_BIAS("Laser bias current", sd.bias_cur[MCURR]);
+ PRINT_xX_PWR("Laser output power", sd.tx_power[MCURR]);
+
+ if (!sd.rx_power_type)
+ rx_power_string = "Receiver signal OMA";
+ else
+ rx_power_string = "Receiver signal average optical power";
+
+ PRINT_xX_PWR(rx_power_string, sd.rx_power[MCURR]);
+
+ PRINT_TEMP("Module temperature", sd.sfp_temp[MCURR]);
+ PRINT_VCC("Module voltage", sd.sfp_voltage[MCURR]);
+
+ printf("%-41s : %s\n", "Alarm/warning flags implemented",
+ (sd.supports_alarms ? "Yes" : "No"));
+ if (sd.supports_alarms) {
+
+ for (i = 0; sff_8472_aw_flags[i].str; ++i) {
+ printf("%-41s : %s\n", sff_8472_aw_flags[i].str,
+ id[SFF_A2_BASE + sff_8472_aw_flags[i].offset]
+ & sff_8472_aw_flags[i].value ? "On" : "Off");
+ }
+ sff_show_thresholds(sd);
+ }
+}
+
diff --git a/app/test-pmd/sff_8636.c b/app/test-pmd/sff_8636.c
new file mode 100644
index 0000000000..cb57fe576c
--- /dev/null
+++ b/app/test-pmd/sff_8636.c
@@ -0,0 +1,742 @@
+/* SPDX-License-Identifier: BSD-3-Clause
+ * Copyright(c) 2010-2022 Intel Corporation
+ *
+ * Implements SFF-8636 based QSFP+/QSFP28 Diagnostics Memory map.
+ *
+ */
+
+#include <stdio.h>
+#include <math.h>
+#include <rte_mbuf.h>
+#include <rte_ethdev.h>
+#include <rte_flow.h>
+#include "testpmd.h"
+#include "sff_common.h"
+#include "sff_8636.h"
+
+#define MAX_DESC_SIZE 42
+
+static struct sff_8636_aw_flags {
+ const char *str; /* Human-readable string, null at the end */
+ int offset; /* A2-relative address offset */
+ uint8_t value; /* Alarm is on if (offset & value) != 0. */
+} sff_8636_aw_flags[] = {
+ { "Laser bias current high alarm (Chan 1)",
+ SFF_8636_TX_BIAS_12_AW_OFFSET, (SFF_8636_TX_BIAS_1_HALARM) },
+ { "Laser bias current low alarm (Chan 1)",
+ SFF_8636_TX_BIAS_12_AW_OFFSET, (SFF_8636_TX_BIAS_1_LALARM) },
+ { "Laser bias current high warning (Chan 1)",
+ SFF_8636_TX_BIAS_12_AW_OFFSET, (SFF_8636_TX_BIAS_1_HWARN) },
+ { "Laser bias current low warning (Chan 1)",
+ SFF_8636_TX_BIAS_12_AW_OFFSET, (SFF_8636_TX_BIAS_1_LWARN) },
+
+ { "Laser bias current high alarm (Chan 2)",
+ SFF_8636_TX_BIAS_12_AW_OFFSET, (SFF_8636_TX_BIAS_2_HALARM) },
+ { "Laser bias current low alarm (Chan 2)",
+ SFF_8636_TX_BIAS_12_AW_OFFSET, (SFF_8636_TX_BIAS_2_LALARM) },
+ { "Laser bias current high warning (Chan 2)",
+ SFF_8636_TX_BIAS_12_AW_OFFSET, (SFF_8636_TX_BIAS_2_HWARN) },
+ { "Laser bias current low warning (Chan 2)",
+ SFF_8636_TX_BIAS_12_AW_OFFSET, (SFF_8636_TX_BIAS_2_LWARN) },
+
+ { "Laser bias current high alarm (Chan 3)",
+ SFF_8636_TX_BIAS_34_AW_OFFSET, (SFF_8636_TX_BIAS_3_HALARM) },
+ { "Laser bias current low alarm (Chan 3)",
+ SFF_8636_TX_BIAS_34_AW_OFFSET, (SFF_8636_TX_BIAS_3_LALARM) },
+ { "Laser bias current high warning (Chan 3)",
+ SFF_8636_TX_BIAS_34_AW_OFFSET, (SFF_8636_TX_BIAS_3_HWARN) },
+ { "Laser bias current low warning (Chan 3)",
+ SFF_8636_TX_BIAS_34_AW_OFFSET, (SFF_8636_TX_BIAS_3_LWARN) },
+
+ { "Laser bias current high alarm (Chan 4)",
+ SFF_8636_TX_BIAS_34_AW_OFFSET, (SFF_8636_TX_BIAS_4_HALARM) },
+ { "Laser bias current low alarm (Chan 4)",
+ SFF_8636_TX_BIAS_34_AW_OFFSET, (SFF_8636_TX_BIAS_4_LALARM) },
+ { "Laser bias current high warning (Chan 4)",
+ SFF_8636_TX_BIAS_34_AW_OFFSET, (SFF_8636_TX_BIAS_4_HWARN) },
+ { "Laser bias current low warning (Chan 4)",
+ SFF_8636_TX_BIAS_34_AW_OFFSET, (SFF_8636_TX_BIAS_4_LWARN) },
+
+ { "Module temperature high alarm",
+ SFF_8636_TEMP_AW_OFFSET, (SFF_8636_TEMP_HALARM_STATUS) },
+ { "Module temperature low alarm",
+ SFF_8636_TEMP_AW_OFFSET, (SFF_8636_TEMP_LALARM_STATUS) },
+ { "Module temperature high warning",
+ SFF_8636_TEMP_AW_OFFSET, (SFF_8636_TEMP_HWARN_STATUS) },
+ { "Module temperature low warning",
+ SFF_8636_TEMP_AW_OFFSET, (SFF_8636_TEMP_LWARN_STATUS) },
+
+ { "Module voltage high alarm",
+ SFF_8636_VCC_AW_OFFSET, (SFF_8636_VCC_HALARM_STATUS) },
+ { "Module voltage low alarm",
+ SFF_8636_VCC_AW_OFFSET, (SFF_8636_VCC_LALARM_STATUS) },
+ { "Module voltage high warning",
+ SFF_8636_VCC_AW_OFFSET, (SFF_8636_VCC_HWARN_STATUS) },
+ { "Module voltage low warning",
+ SFF_8636_VCC_AW_OFFSET, (SFF_8636_VCC_LWARN_STATUS) },
+
+ { "Laser tx power high alarm (Channel 1)",
+ SFF_8636_TX_PWR_12_AW_OFFSET, (SFF_8636_TX_PWR_1_HALARM) },
+ { "Laser tx power low alarm (Channel 1)",
+ SFF_8636_TX_PWR_12_AW_OFFSET, (SFF_8636_TX_PWR_1_LALARM) },
+ { "Laser tx power high warning (Channel 1)",
+ SFF_8636_TX_PWR_12_AW_OFFSET, (SFF_8636_TX_PWR_1_HWARN) },
+ { "Laser tx power low warning (Channel 1)",
+ SFF_8636_TX_PWR_12_AW_OFFSET, (SFF_8636_TX_PWR_1_LWARN) },
+
+ { "Laser tx power high alarm (Channel 2)",
+ SFF_8636_TX_PWR_12_AW_OFFSET, (SFF_8636_TX_PWR_2_HALARM) },
+ { "Laser tx power low alarm (Channel 2)",
+ SFF_8636_TX_PWR_12_AW_OFFSET, (SFF_8636_TX_PWR_2_LALARM) },
+ { "Laser tx power high warning (Channel 2)",
+ SFF_8636_TX_PWR_12_AW_OFFSET, (SFF_8636_TX_PWR_2_HWARN) },
+ { "Laser tx power low warning (Channel 2)",
+ SFF_8636_TX_PWR_12_AW_OFFSET, (SFF_8636_TX_PWR_2_LWARN) },
+
+ { "Laser tx power high alarm (Channel 3)",
+ SFF_8636_TX_PWR_34_AW_OFFSET, (SFF_8636_TX_PWR_3_HALARM) },
+ { "Laser tx power low alarm (Channel 3)",
+ SFF_8636_TX_PWR_34_AW_OFFSET, (SFF_8636_TX_PWR_3_LALARM) },
+ { "Laser tx power high warning (Channel 3)",
+ SFF_8636_TX_PWR_34_AW_OFFSET, (SFF_8636_TX_PWR_3_HWARN) },
+ { "Laser tx power low warning (Channel 3)",
+ SFF_8636_TX_PWR_34_AW_OFFSET, (SFF_8636_TX_PWR_3_LWARN) },
+
+ { "Laser tx power high alarm (Channel 4)",
+ SFF_8636_TX_PWR_34_AW_OFFSET, (SFF_8636_TX_PWR_4_HALARM) },
+ { "Laser tx power low alarm (Channel 4)",
+ SFF_8636_TX_PWR_34_AW_OFFSET, (SFF_8636_TX_PWR_4_LALARM) },
+ { "Laser tx power high warning (Channel 4)",
+ SFF_8636_TX_PWR_34_AW_OFFSET, (SFF_8636_TX_PWR_4_HWARN) },
+ { "Laser tx power low warning (Channel 4)",
+ SFF_8636_TX_PWR_34_AW_OFFSET, (SFF_8636_TX_PWR_4_LWARN) },
+
+ { "Laser rx power high alarm (Channel 1)",
+ SFF_8636_RX_PWR_12_AW_OFFSET, (SFF_8636_RX_PWR_1_HALARM) },
+ { "Laser rx power low alarm (Channel 1)",
+ SFF_8636_RX_PWR_12_AW_OFFSET, (SFF_8636_RX_PWR_1_LALARM) },
+ { "Laser rx power high warning (Channel 1)",
+ SFF_8636_RX_PWR_12_AW_OFFSET, (SFF_8636_RX_PWR_1_HWARN) },
+ { "Laser rx power low warning (Channel 1)",
+ SFF_8636_RX_PWR_12_AW_OFFSET, (SFF_8636_RX_PWR_1_LWARN) },
+
+ { "Laser rx power high alarm (Channel 2)",
+ SFF_8636_RX_PWR_12_AW_OFFSET, (SFF_8636_RX_PWR_2_HALARM) },
+ { "Laser rx power low alarm (Channel 2)",
+ SFF_8636_RX_PWR_12_AW_OFFSET, (SFF_8636_RX_PWR_2_LALARM) },
+ { "Laser rx power high warning (Channel 2)",
+ SFF_8636_RX_PWR_12_AW_OFFSET, (SFF_8636_RX_PWR_2_HWARN) },
+ { "Laser rx power low warning (Channel 2)",
+ SFF_8636_RX_PWR_12_AW_OFFSET, (SFF_8636_RX_PWR_2_LWARN) },
+
+ { "Laser rx power high alarm (Channel 3)",
+ SFF_8636_RX_PWR_34_AW_OFFSET, (SFF_8636_RX_PWR_3_HALARM) },
+ { "Laser rx power low alarm (Channel 3)",
+ SFF_8636_RX_PWR_34_AW_OFFSET, (SFF_8636_RX_PWR_3_LALARM) },
+ { "Laser rx power high warning (Channel 3)",
+ SFF_8636_RX_PWR_34_AW_OFFSET, (SFF_8636_RX_PWR_3_HWARN) },
+ { "Laser rx power low warning (Channel 3)",
+ SFF_8636_RX_PWR_34_AW_OFFSET, (SFF_8636_RX_PWR_3_LWARN) },
+
+ { "Laser rx power high alarm (Channel 4)",
+ SFF_8636_RX_PWR_34_AW_OFFSET, (SFF_8636_RX_PWR_4_HALARM) },
+ { "Laser rx power low alarm (Channel 4)",
+ SFF_8636_RX_PWR_34_AW_OFFSET, (SFF_8636_RX_PWR_4_LALARM) },
+ { "Laser rx power high warning (Channel 4)",
+ SFF_8636_RX_PWR_34_AW_OFFSET, (SFF_8636_RX_PWR_4_HWARN) },
+ { "Laser rx power low warning (Channel 4)",
+ SFF_8636_RX_PWR_34_AW_OFFSET, (SFF_8636_RX_PWR_4_LWARN) },
+
+ { NULL, 0, 0 },
+};
+
+static void sff_8636_show_identifier(const uint8_t *id)
+{
+ sff_8024_show_identifier(id, SFF_8636_ID_OFFSET);
+}
+
+static void sff_8636_show_ext_identifier(const uint8_t *id)
+{
+ printf("%-41s : 0x%02x\n", "Extended identifier",
+ id[SFF_8636_EXT_ID_OFFSET]);
+
+ static const char *pfx =
+ "Extended identifier description :";
+
+ switch (id[SFF_8636_EXT_ID_OFFSET] & SFF_8636_EXT_ID_PWR_CLASS_MASK) {
+ case SFF_8636_EXT_ID_PWR_CLASS_1:
+ printf("%s 1.5W max. Power consumption\n", pfx);
+ break;
+ case SFF_8636_EXT_ID_PWR_CLASS_2:
+ printf("%s 2.0W max. Power consumption\n", pfx);
+ break;
+ case SFF_8636_EXT_ID_PWR_CLASS_3:
+ printf("%s 2.5W max. Power consumption\n", pfx);
+ break;
+ case SFF_8636_EXT_ID_PWR_CLASS_4:
+ printf("%s 3.5W max. Power consumption\n", pfx);
+ break;
+ }
+
+ if (id[SFF_8636_EXT_ID_OFFSET] & SFF_8636_EXT_ID_CDR_TX_MASK)
+ printf("%s CDR present in TX,", pfx);
+ else
+ printf("%s No CDR in TX,", pfx);
+
+ if (id[SFF_8636_EXT_ID_OFFSET] & SFF_8636_EXT_ID_CDR_RX_MASK)
+ printf(" CDR present in RX\n");
+ else
+ printf(" No CDR in RX\n");
+
+ switch (id[SFF_8636_EXT_ID_OFFSET] & SFF_8636_EXT_ID_EPWR_CLASS_MASK) {
+ case SFF_8636_EXT_ID_PWR_CLASS_LEGACY:
+ printf("%s", pfx);
+ break;
+ case SFF_8636_EXT_ID_PWR_CLASS_5:
+ printf("%s 4.0W max. Power consumption,", pfx);
+ break;
+ case SFF_8636_EXT_ID_PWR_CLASS_6:
+ printf("%s 4.5W max. Power consumption, ", pfx);
+ break;
+ case SFF_8636_EXT_ID_PWR_CLASS_7:
+ printf("%s 5.0W max. Power consumption, ", pfx);
+ break;
+ }
+ if (id[SFF_8636_PWR_MODE_OFFSET] & SFF_8636_HIGH_PWR_ENABLE)
+ printf(" High Power Class (> 3.5 W) enabled\n");
+ else
+ printf(" High Power Class (> 3.5 W) not enabled\n");
+}
+
+static void sff_8636_show_connector(const uint8_t *id)
+{
+ sff_8024_show_connector(id, SFF_8636_CTOR_OFFSET);
+}
+
+static void sff_8636_show_transceiver(const uint8_t *id)
+{
+ static const char *pfx =
+ "Transceiver type :";
+
+ printf("%-41s : 0x%02x 0x%02x 0x%02x 0x%02x 0x%02x 0x%02x 0x%02x 0x%02x\n",
+ "Transceiver codes",
+ id[SFF_8636_ETHERNET_COMP_OFFSET],
+ id[SFF_8636_SONET_COMP_OFFSET],
+ id[SFF_8636_SAS_COMP_OFFSET],
+ id[SFF_8636_GIGE_COMP_OFFSET],
+ id[SFF_8636_FC_LEN_OFFSET],
+ id[SFF_8636_FC_TECH_OFFSET],
+ id[SFF_8636_FC_TRANS_MEDIA_OFFSET],
+ id[SFF_8636_FC_SPEED_OFFSET]);
+
+ /* 10G/40G Ethernet Compliance Codes */
+ if (id[SFF_8636_ETHERNET_COMP_OFFSET] & SFF_8636_ETHERNET_10G_LRM)
+ printf("%s 10G Ethernet: 10G Base-LRM\n", pfx);
+ if (id[SFF_8636_ETHERNET_COMP_OFFSET] & SFF_8636_ETHERNET_10G_LR)
+ printf("%s 10G Ethernet: 10G Base-LR\n", pfx);
+ if (id[SFF_8636_ETHERNET_COMP_OFFSET] & SFF_8636_ETHERNET_10G_SR)
+ printf("%s 10G Ethernet: 10G Base-SR\n", pfx);
+ if (id[SFF_8636_ETHERNET_COMP_OFFSET] & SFF_8636_ETHERNET_40G_CR4)
+ printf("%s 40G Ethernet: 40G Base-CR4\n", pfx);
+ if (id[SFF_8636_ETHERNET_COMP_OFFSET] & SFF_8636_ETHERNET_40G_SR4)
+ printf("%s 40G Ethernet: 40G Base-SR4\n", pfx);
+ if (id[SFF_8636_ETHERNET_COMP_OFFSET] & SFF_8636_ETHERNET_40G_LR4)
+ printf("%s 40G Ethernet: 40G Base-LR4\n", pfx);
+ if (id[SFF_8636_ETHERNET_COMP_OFFSET] & SFF_8636_ETHERNET_40G_ACTIVE)
+ printf("%s 40G Ethernet: 40G Active Cable (XLPPI)\n", pfx);
+ /* Extended Specification Compliance Codes from SFF-8024 */
+ if (id[SFF_8636_ETHERNET_COMP_OFFSET] & SFF_8636_ETHERNET_RSRVD) {
+ switch (id[SFF_8636_OPTION_1_OFFSET]) {
+ case SFF_8636_ETHERNET_UNSPECIFIED:
+ printf("%s (reserved or unknown)\n", pfx);
+ break;
+ case SFF_8636_ETHERNET_100G_AOC:
+ printf("%s 100G Ethernet: 100G AOC or 25GAUI C2M AOC with worst BER of 5x10^(-5)\n",
+ pfx);
+ break;
+ case SFF_8636_ETHERNET_100G_SR4:
+ printf("%s 100G Ethernet: 100G Base-SR4 or 25GBase-SR\n",
+ pfx);
+ break;
+ case SFF_8636_ETHERNET_100G_LR4:
+ printf("%s 100G Ethernet: 100G Base-LR4\n", pfx);
+ break;
+ case SFF_8636_ETHERNET_100G_ER4:
+ printf("%s 100G Ethernet: 100G Base-ER4\n", pfx);
+ break;
+ case SFF_8636_ETHERNET_100G_SR10:
+ printf("%s 100G Ethernet: 100G Base-SR10\n", pfx);
+ break;
+ case SFF_8636_ETHERNET_100G_CWDM4_FEC:
+ printf("%s 100G Ethernet: 100G CWDM4 MSA with FEC\n", pfx);
+ break;
+ case SFF_8636_ETHERNET_100G_PSM4:
+ printf("%s 100G Ethernet: 100G PSM4 Parallel SMF\n", pfx);
+ break;
+ case SFF_8636_ETHERNET_100G_ACC:
+ printf("%s 100G Ethernet: 100G ACC or 25GAUI C2M ACC with worst BER of 5x10^(-5)\n",
+ pfx);
+ break;
+ case SFF_8636_ETHERNET_100G_CWDM4_NO_FEC:
+ printf("%s 100G Ethernet: 100G CWDM4 MSA without FEC\n", pfx);
+ break;
+ case SFF_8636_ETHERNET_100G_RSVD1:
+ printf("%s (reserved or unknown)\n", pfx);
+ break;
+ case SFF_8636_ETHERNET_100G_CR4:
+ printf("%s 100G Ethernet: 100G Base-CR4 or 25G Base-CR CA-L\n",
+ pfx);
+ break;
+ case SFF_8636_ETHERNET_25G_CR_CA_S:
+ printf("%s 25G Ethernet: 25G Base-CR CA-S\n", pfx);
+ break;
+ case SFF_8636_ETHERNET_25G_CR_CA_N:
+ printf("%s 25G Ethernet: 25G Base-CR CA-N\n", pfx);
+ break;
+ case SFF_8636_ETHERNET_40G_ER4:
+ printf("%s 40G Ethernet: 40G Base-ER4\n", pfx);
+ break;
+ case SFF_8636_ETHERNET_4X10_SR:
+ printf("%s 4x10G Ethernet: 10G Base-SR\n", pfx);
+ break;
+ case SFF_8636_ETHERNET_40G_PSM4:
+ printf("%s 40G Ethernet: 40G PSM4 Parallel SMF\n", pfx);
+ break;
+ case SFF_8636_ETHERNET_G959_P1I1_2D1:
+ printf("%s Ethernet: G959.1 profile P1I1-2D1 (10709 MBd, 2km, 1310nm SM)\n",
+ pfx);
+ break;
+ case SFF_8636_ETHERNET_G959_P1S1_2D2:
+ printf("%s Ethernet: G959.1 profile P1S1-2D2 (10709 MBd, 40km, 1550nm SM)\n",
+ pfx);
+ break;
+ case SFF_8636_ETHERNET_G959_P1L1_2D2:
+ printf("%s Ethernet: G959.1 profile P1L1-2D2 (10709 MBd, 80km, 1550nm SM)\n",
+ pfx);
+ break;
+ case SFF_8636_ETHERNET_10GT_SFI:
+ printf("%s 10G Ethernet: 10G Base-T with SFI electrical interface\n",
+ pfx);
+ break;
+ case SFF_8636_ETHERNET_100G_CLR4:
+ printf("%s 100G Ethernet: 100G CLR4\n", pfx);
+ break;
+ case SFF_8636_ETHERNET_100G_AOC2:
+ printf("%s 100G Ethernet: 100G AOC or 25GAUI C2M AOC with worst BER of 10^(-12)\n",
+ pfx);
+ break;
+ case SFF_8636_ETHERNET_100G_ACC2:
+ printf("%s 100G Ethernet: 100G ACC or 25GAUI C2M ACC with worst BER of 10^(-12)\n",
+ pfx);
+ break;
+ default:
+ printf("%s (reserved or unknown)\n", pfx);
+ break;
+ }
+ }
+
+ /* SONET Compliance Codes */
+ if (id[SFF_8636_SONET_COMP_OFFSET] & SFF_8636_SONET_40G_OTN)
+ printf("%s 40G OTN (OTU3B/OTU3C)\n", pfx);
+ if (id[SFF_8636_SONET_COMP_OFFSET] & SFF_8636_SONET_OC48_LR)
+ printf("%s SONET: OC-48, long reach\n", pfx);
+ if (id[SFF_8636_SONET_COMP_OFFSET] & SFF_8636_SONET_OC48_IR)
+ printf("%s SONET: OC-48, intermediate reach\n", pfx);
+ if (id[SFF_8636_SONET_COMP_OFFSET] & SFF_8636_SONET_OC48_SR)
+ printf("%s SONET: OC-48, short reach\n", pfx);
+
+ /* SAS/SATA Compliance Codes */
+ if (id[SFF_8636_SAS_COMP_OFFSET] & SFF_8636_SAS_6G)
+ printf("%s SAS 6.0G\n", pfx);
+ if (id[SFF_8636_SAS_COMP_OFFSET] & SFF_8636_SAS_3G)
+ printf("%s SAS 3.0G\n", pfx);
+
+ /* Ethernet Compliance Codes */
+ if (id[SFF_8636_GIGE_COMP_OFFSET] & SFF_8636_GIGE_1000_BASE_T)
+ printf("%s Ethernet: 1000BASE-T\n", pfx);
+ if (id[SFF_8636_GIGE_COMP_OFFSET] & SFF_8636_GIGE_1000_BASE_CX)
+ printf("%s Ethernet: 1000BASE-CX\n", pfx);
+ if (id[SFF_8636_GIGE_COMP_OFFSET] & SFF_8636_GIGE_1000_BASE_LX)
+ printf("%s Ethernet: 1000BASE-LX\n", pfx);
+ if (id[SFF_8636_GIGE_COMP_OFFSET] & SFF_8636_GIGE_1000_BASE_SX)
+ printf("%s Ethernet: 1000BASE-SX\n", pfx);
+
+ /* Fibre Channel link length */
+ if (id[SFF_8636_FC_LEN_OFFSET] & SFF_8636_FC_LEN_VERY_LONG)
+ printf("%s FC: very long distance (V)\n", pfx);
+ if (id[SFF_8636_FC_LEN_OFFSET] & SFF_8636_FC_LEN_SHORT)
+ printf("%s FC: short distance (S)\n", pfx);
+ if (id[SFF_8636_FC_LEN_OFFSET] & SFF_8636_FC_LEN_INT)
+ printf("%s FC: intermediate distance (I)\n", pfx);
+ if (id[SFF_8636_FC_LEN_OFFSET] & SFF_8636_FC_LEN_LONG)
+ printf("%s FC: long distance (L)\n", pfx);
+ if (id[SFF_8636_FC_LEN_OFFSET] & SFF_8636_FC_LEN_MED)
+ printf("%s FC: medium distance (M)\n", pfx);
+
+ /* Fibre Channel transmitter technology */
+ if (id[SFF_8636_FC_LEN_OFFSET] & SFF_8636_FC_TECH_LONG_LC)
+ printf("%s FC: Longwave laser (LC)\n", pfx);
+ if (id[SFF_8636_FC_LEN_OFFSET] & SFF_8636_FC_TECH_ELEC_INTER)
+ printf("%s FC: Electrical inter-enclosure (EL)\n", pfx);
+ if (id[SFF_8636_FC_TECH_OFFSET] & SFF_8636_FC_TECH_ELEC_INTRA)
+ printf("%s FC: Electrical intra-enclosure (EL)\n", pfx);
+ if (id[SFF_8636_FC_TECH_OFFSET] & SFF_8636_FC_TECH_SHORT_WO_OFC)
+ printf("%s FC: Shortwave laser w/o OFC (SN)\n", pfx);
+ if (id[SFF_8636_FC_TECH_OFFSET] & SFF_8636_FC_TECH_SHORT_W_OFC)
+ printf("%s FC: Shortwave laser with OFC (SL)\n", pfx);
+ if (id[SFF_8636_FC_TECH_OFFSET] & SFF_8636_FC_TECH_LONG_LL)
+ printf("%s FC: Longwave laser (LL)\n", pfx);
+
+ /* Fibre Channel transmission media */
+ if (id[SFF_8636_FC_TRANS_MEDIA_OFFSET] & SFF_8636_FC_TRANS_MEDIA_TW)
+ printf("%s FC: Twin Axial Pair (TW)\n", pfx);
+ if (id[SFF_8636_FC_TRANS_MEDIA_OFFSET] & SFF_8636_FC_TRANS_MEDIA_TP)
+ printf("%s FC: Twisted Pair (TP)\n", pfx);
+ if (id[SFF_8636_FC_TRANS_MEDIA_OFFSET] & SFF_8636_FC_TRANS_MEDIA_MI)
+ printf("%s FC: Miniature Coax (MI)\n", pfx);
+ if (id[SFF_8636_FC_TRANS_MEDIA_OFFSET] & SFF_8636_FC_TRANS_MEDIA_TV)
+ printf("%s FC: Video Coax (TV)\n", pfx);
+ if (id[SFF_8636_FC_TRANS_MEDIA_OFFSET] & SFF_8636_FC_TRANS_MEDIA_M6)
+ printf("%s FC: Multimode, 62.5m (M6)\n", pfx);
+ if (id[SFF_8636_FC_TRANS_MEDIA_OFFSET] & SFF_8636_FC_TRANS_MEDIA_M5)
+ printf("%s FC: Multimode, 50m (M5)\n", pfx);
+ if (id[SFF_8636_FC_TRANS_MEDIA_OFFSET] & SFF_8636_FC_TRANS_MEDIA_OM3)
+ printf("%s FC: Multimode, 50um (OM3)\n", pfx);
+ if (id[SFF_8636_FC_TRANS_MEDIA_OFFSET] & SFF_8636_FC_TRANS_MEDIA_SM)
+ printf("%s FC: Single Mode (SM)\n", pfx);
+
+ /* Fibre Channel speed */
+ if (id[SFF_8636_FC_SPEED_OFFSET] & SFF_8636_FC_SPEED_1200_MBPS)
+ printf("%s FC: 1200 MBytes/sec\n", pfx);
+ if (id[SFF_8636_FC_SPEED_OFFSET] & SFF_8636_FC_SPEED_800_MBPS)
+ printf("%s FC: 800 MBytes/sec\n", pfx);
+ if (id[SFF_8636_FC_SPEED_OFFSET] & SFF_8636_FC_SPEED_1600_MBPS)
+ printf("%s FC: 1600 MBytes/sec\n", pfx);
+ if (id[SFF_8636_FC_SPEED_OFFSET] & SFF_8636_FC_SPEED_400_MBPS)
+ printf("%s FC: 400 MBytes/sec\n", pfx);
+ if (id[SFF_8636_FC_SPEED_OFFSET] & SFF_8636_FC_SPEED_200_MBPS)
+ printf("%s FC: 200 MBytes/sec\n", pfx);
+ if (id[SFF_8636_FC_SPEED_OFFSET] & SFF_8636_FC_SPEED_100_MBPS)
+ printf("%s FC: 100 MBytes/sec\n", pfx);
+}
+
+static void sff_8636_show_encoding(const uint8_t *id)
+{
+ sff_8024_show_encoding(id, SFF_8636_ENCODING_OFFSET, RTE_ETH_MODULE_SFF_8636);
+}
+
+static void sff_8636_show_rate_identifier(const uint8_t *id)
+{
+ /* TODO: Need to fix rate select logic */
+ printf("%-41s : 0x%02x\n", "Rate identifier",
+ id[SFF_8636_EXT_RS_OFFSET]);
+}
+
+static void sff_8636_show_oui(const uint8_t *id)
+{
+ sff_8024_show_oui(id, SFF_8636_VENDOR_OUI_OFFSET);
+}
+
+static void sff_8636_show_wavelength_or_copper_compliance(const uint8_t *id)
+{
+ printf("%-41s : 0x%02x", "Transmitter technology",
+ (id[SFF_8636_DEVICE_TECH_OFFSET] & SFF_8636_TRANS_TECH_MASK));
+
+ switch (id[SFF_8636_DEVICE_TECH_OFFSET] & SFF_8636_TRANS_TECH_MASK) {
+ case SFF_8636_TRANS_850_VCSEL:
+ printf(" (850 nm VCSEL)\n");
+ break;
+ case SFF_8636_TRANS_1310_VCSEL:
+ printf(" (1310 nm VCSEL)\n");
+ break;
+ case SFF_8636_TRANS_1550_VCSEL:
+ printf(" (1550 nm VCSEL)\n");
+ break;
+ case SFF_8636_TRANS_1310_FP:
+ printf(" (1310 nm FP)\n");
+ break;
+ case SFF_8636_TRANS_1310_DFB:
+ printf(" (1310 nm DFB)\n");
+ break;
+ case SFF_8636_TRANS_1550_DFB:
+ printf(" (1550 nm DFB)\n");
+ break;
+ case SFF_8636_TRANS_1310_EML:
+ printf(" (1310 nm EML)\n");
+ break;
+ case SFF_8636_TRANS_1550_EML:
+ printf(" (1550 nm EML)\n");
+ break;
+ case SFF_8636_TRANS_OTHERS:
+ printf(" (Others/Undefined)\n");
+ break;
+ case SFF_8636_TRANS_1490_DFB:
+ printf(" (1490 nm DFB)\n");
+ break;
+ case SFF_8636_TRANS_COPPER_PAS_UNEQUAL:
+ printf(" (Copper cable unequalized)\n");
+ break;
+ case SFF_8636_TRANS_COPPER_PAS_EQUAL:
+ printf(" (Copper cable passive equalized)\n");
+ break;
+ case SFF_8636_TRANS_COPPER_LNR_FAR_EQUAL:
+ printf(" (Copper cable, near and far end limiting active equalizers)\n");
+ break;
+ case SFF_8636_TRANS_COPPER_FAR_EQUAL:
+ printf(" (Copper cable, far end limiting active equalizers)\n");
+ break;
+ case SFF_8636_TRANS_COPPER_NEAR_EQUAL:
+ printf(" (Copper cable, near end limiting active equalizers)\n");
+ break;
+ case SFF_8636_TRANS_COPPER_LNR_EQUAL:
+ printf(" (Copper cable, linear active equalizers)\n");
+ break;
+ }
+
+ if ((id[SFF_8636_DEVICE_TECH_OFFSET] & SFF_8636_TRANS_TECH_MASK)
+ >= SFF_8636_TRANS_COPPER_PAS_UNEQUAL) {
+ printf("%-41s : %udb\n", "Attenuation at 2.5GHz",
+ id[SFF_8636_WAVELEN_HIGH_BYTE_OFFSET]);
+ printf("%-41s : %udb\n", "Attenuation at 5.0GHz",
+ id[SFF_8636_WAVELEN_LOW_BYTE_OFFSET]);
+ printf("%-41s : %udb\n", "Attenuation at 7.0GHz",
+ id[SFF_8636_WAVE_TOL_HIGH_BYTE_OFFSET]);
+ printf("%-41s : %udb\n", "Attenuation at 12.9GHz",
+ id[SFF_8636_WAVE_TOL_LOW_BYTE_OFFSET]);
+ } else {
+ printf("%-41s : %.3lfnm\n", "Laser wavelength",
+ (((id[SFF_8636_WAVELEN_HIGH_BYTE_OFFSET] << 8) |
+ id[SFF_8636_WAVELEN_LOW_BYTE_OFFSET])*0.05));
+ printf("%-41s : %.3lfnm\n", "Laser wavelength tolerance",
+ (((id[SFF_8636_WAVE_TOL_HIGH_BYTE_OFFSET] << 8) |
+ id[SFF_8636_WAVE_TOL_LOW_BYTE_OFFSET])*0.005));
+ }
+}
+
+static void sff_8636_show_revision_compliance(const uint8_t *id)
+{
+ static const char *pfx =
+ "Revision Compliance :";
+
+ switch (id[SFF_8636_REV_COMPLIANCE_OFFSET]) {
+ case SFF_8636_REV_UNSPECIFIED:
+ printf("%s Revision not specified\n", pfx);
+ break;
+ case SFF_8636_REV_8436_48:
+ printf("%s SFF-8436 Rev 4.8 or earlier\n", pfx);
+ break;
+ case SFF_8636_REV_8436_8636:
+ printf("%s SFF-8436 Rev 4.8 or earlier\n", pfx);
+ break;
+ case SFF_8636_REV_8636_13:
+ printf("%s SFF-8636 Rev 1.3 or earlier\n", pfx);
+ break;
+ case SFF_8636_REV_8636_14:
+ printf("%s SFF-8636 Rev 1.4\n", pfx);
+ break;
+ case SFF_8636_REV_8636_15:
+ printf("%s SFF-8636 Rev 1.5\n", pfx);
+ break;
+ case SFF_8636_REV_8636_20:
+ printf("%s SFF-8636 Rev 2.0\n", pfx);
+ break;
+ case SFF_8636_REV_8636_27:
+ printf("%s SFF-8636 Rev 2.5/2.6/2.7\n", pfx);
+ break;
+ default:
+ printf("%s Unallocated\n", pfx);
+ break;
+ }
+}
+
+/*
+ * 2-byte internal temperature conversions:
+ * First byte is a signed 8-bit integer, which is the temp decimal part
+ * Second byte are 1/256th of degree, which are added to the dec part.
+ */
+#define SFF_8636_OFFSET_TO_TEMP(offset) ((int16_t)OFFSET_TO_U16(offset))
+
+static void sff_8636_dom_parse(const uint8_t *id, struct sff_diags *sd)
+{
+ int i = 0;
+
+ /* Monitoring Thresholds for Alarms and Warnings */
+ sd->sfp_voltage[MCURR] = OFFSET_TO_U16(SFF_8636_VCC_CURR);
+ sd->sfp_voltage[HALRM] = OFFSET_TO_U16(SFF_8636_VCC_HALRM);
+ sd->sfp_voltage[LALRM] = OFFSET_TO_U16(SFF_8636_VCC_LALRM);
+ sd->sfp_voltage[HWARN] = OFFSET_TO_U16(SFF_8636_VCC_HWARN);
+ sd->sfp_voltage[LWARN] = OFFSET_TO_U16(SFF_8636_VCC_LWARN);
+
+ sd->sfp_temp[MCURR] = SFF_8636_OFFSET_TO_TEMP(SFF_8636_TEMP_CURR);
+ sd->sfp_temp[HALRM] = SFF_8636_OFFSET_TO_TEMP(SFF_8636_TEMP_HALRM);
+ sd->sfp_temp[LALRM] = SFF_8636_OFFSET_TO_TEMP(SFF_8636_TEMP_LALRM);
+ sd->sfp_temp[HWARN] = SFF_8636_OFFSET_TO_TEMP(SFF_8636_TEMP_HWARN);
+ sd->sfp_temp[LWARN] = SFF_8636_OFFSET_TO_TEMP(SFF_8636_TEMP_LWARN);
+
+ sd->bias_cur[HALRM] = OFFSET_TO_U16(SFF_8636_TX_BIAS_HALRM);
+ sd->bias_cur[LALRM] = OFFSET_TO_U16(SFF_8636_TX_BIAS_LALRM);
+ sd->bias_cur[HWARN] = OFFSET_TO_U16(SFF_8636_TX_BIAS_HWARN);
+ sd->bias_cur[LWARN] = OFFSET_TO_U16(SFF_8636_TX_BIAS_LWARN);
+
+ sd->tx_power[HALRM] = OFFSET_TO_U16(SFF_8636_TX_PWR_HALRM);
+ sd->tx_power[LALRM] = OFFSET_TO_U16(SFF_8636_TX_PWR_LALRM);
+ sd->tx_power[HWARN] = OFFSET_TO_U16(SFF_8636_TX_PWR_HWARN);
+ sd->tx_power[LWARN] = OFFSET_TO_U16(SFF_8636_TX_PWR_LWARN);
+
+ sd->rx_power[HALRM] = OFFSET_TO_U16(SFF_8636_RX_PWR_HALRM);
+ sd->rx_power[LALRM] = OFFSET_TO_U16(SFF_8636_RX_PWR_LALRM);
+ sd->rx_power[HWARN] = OFFSET_TO_U16(SFF_8636_RX_PWR_HWARN);
+ sd->rx_power[LWARN] = OFFSET_TO_U16(SFF_8636_RX_PWR_LWARN);
+
+
+ /* Channel Specific Data */
+ for (i = 0; i < MAX_CHANNEL_NUM; i++) {
+ uint8_t rx_power_offset, tx_bias_offset;
+ uint8_t tx_power_offset;
+
+ switch (i) {
+ case 0:
+ rx_power_offset = SFF_8636_RX_PWR_1_OFFSET;
+ tx_power_offset = SFF_8636_TX_PWR_1_OFFSET;
+ tx_bias_offset = SFF_8636_TX_BIAS_1_OFFSET;
+ break;
+ case 1:
+ rx_power_offset = SFF_8636_RX_PWR_2_OFFSET;
+ tx_power_offset = SFF_8636_TX_PWR_2_OFFSET;
+ tx_bias_offset = SFF_8636_TX_BIAS_2_OFFSET;
+ break;
+ case 2:
+ rx_power_offset = SFF_8636_RX_PWR_3_OFFSET;
+ tx_power_offset = SFF_8636_TX_PWR_3_OFFSET;
+ tx_bias_offset = SFF_8636_TX_BIAS_3_OFFSET;
+ break;
+ case 3:
+ rx_power_offset = SFF_8636_RX_PWR_4_OFFSET;
+ tx_power_offset = SFF_8636_TX_PWR_4_OFFSET;
+ tx_bias_offset = SFF_8636_TX_BIAS_4_OFFSET;
+ break;
+ }
+ sd->scd[i].bias_cur = OFFSET_TO_U16(tx_bias_offset);
+ sd->scd[i].rx_power = OFFSET_TO_U16(rx_power_offset);
+ sd->scd[i].tx_power = OFFSET_TO_U16(tx_power_offset);
+ }
+
+}
+
+static void sff_8636_show_dom(const uint8_t *id, uint32_t eeprom_len)
+{
+ struct sff_diags sd = {0};
+ const char *rx_power_string = NULL;
+ char power_string[MAX_DESC_SIZE];
+ int i;
+
+ /*
+ * There is no clear identifier to signify the existence of
+ * optical diagnostics similar to SFF-8472. So checking existence
+ * of page 3, will provide the gurantee for existence of alarms
+ * and thresholds
+ * If pagging support exists, then supports_alarms is marked as 1
+ */
+
+ if (eeprom_len == RTE_ETH_MODULE_SFF_8636_MAX_LEN) {
+ if (!(id[SFF_8636_STATUS_2_OFFSET] &
+ SFF_8636_STATUS_PAGE_3_PRESENT)) {
+ sd.supports_alarms = 1;
+ }
+ }
+
+ sd.rx_power_type = id[SFF_8636_DIAG_TYPE_OFFSET] &
+ SFF_8636_RX_PWR_TYPE_MASK;
+ sd.tx_power_type = id[SFF_8636_DIAG_TYPE_OFFSET] &
+ SFF_8636_RX_PWR_TYPE_MASK;
+
+ sff_8636_dom_parse(id, &sd);
+
+ PRINT_TEMP("Module temperature", sd.sfp_temp[MCURR]);
+ PRINT_VCC("Module voltage", sd.sfp_voltage[MCURR]);
+
+ /*
+ * SFF-8636/8436 spec is not clear whether RX power/ TX bias
+ * current fields are supported or not. A valid temperature
+ * reading is used as existence for TX/RX power.
+ */
+ if ((sd.sfp_temp[MCURR] == 0x0) ||
+ (sd.sfp_temp[MCURR] == (int16_t)0xFFFF))
+ return;
+
+ printf("%-41s : %s\n", "Alarm/warning flags implemented",
+ (sd.supports_alarms ? "Yes" : "No"));
+
+ for (i = 0; i < MAX_CHANNEL_NUM; i++) {
+ snprintf(power_string, MAX_DESC_SIZE, "%s (Channel %d)",
+ "Laser tx bias current", i+1);
+ PRINT_BIAS(power_string, sd.scd[i].bias_cur);
+ }
+
+ for (i = 0; i < MAX_CHANNEL_NUM; i++) {
+ snprintf(power_string, MAX_DESC_SIZE, "%s (Channel %d)",
+ "Transmit avg optical power", i+1);
+ PRINT_xX_PWR(power_string, sd.scd[i].tx_power);
+ }
+
+ if (!sd.rx_power_type)
+ rx_power_string = "Receiver signal OMA";
+ else
+ rx_power_string = "Rcvr signal avg optical power";
+
+ for (i = 0; i < MAX_CHANNEL_NUM; i++) {
+ snprintf(power_string, MAX_DESC_SIZE, "%s(Channel %d)",
+ rx_power_string, i+1);
+ PRINT_xX_PWR(power_string, sd.scd[i].rx_power);
+ }
+
+ if (sd.supports_alarms) {
+ for (i = 0; sff_8636_aw_flags[i].str; ++i) {
+ printf("%-41s : %s\n", sff_8636_aw_flags[i].str,
+ id[sff_8636_aw_flags[i].offset]
+ & sff_8636_aw_flags[i].value ? "On" : "Off");
+ }
+
+ sff_show_thresholds(sd);
+ }
+
+}
+void sff_8636_show_all(const uint8_t *id, uint32_t eeprom_len)
+{
+ sff_8636_show_identifier(id);
+ if ((id[SFF_8636_ID_OFFSET] == SFF_8024_ID_QSFP) ||
+ (id[SFF_8636_ID_OFFSET] == SFF_8024_ID_QSFP_PLUS) ||
+ (id[SFF_8636_ID_OFFSET] == SFF_8024_ID_QSFP28)) {
+ sff_8636_show_ext_identifier(id);
+ sff_8636_show_connector(id);
+ sff_8636_show_transceiver(id);
+ sff_8636_show_encoding(id);
+ sff_show_value_with_unit(id, SFF_8636_BR_NOMINAL_OFFSET,
+ "BR, Nominal", 100, "Mbps");
+ sff_8636_show_rate_identifier(id);
+ sff_show_value_with_unit(id, SFF_8636_SM_LEN_OFFSET,
+ "Length (SMF,km)", 1, "km");
+ sff_show_value_with_unit(id, SFF_8636_OM3_LEN_OFFSET,
+ "Length (OM3 50um)", 2, "m");
+ sff_show_value_with_unit(id, SFF_8636_OM2_LEN_OFFSET,
+ "Length (OM2 50um)", 1, "m");
+ sff_show_value_with_unit(id, SFF_8636_OM1_LEN_OFFSET,
+ "Length (OM1 62.5um)", 1, "m");
+ sff_show_value_with_unit(id, SFF_8636_CBL_LEN_OFFSET,
+ "Length (Copper or Active cable)", 1, "m");
+ sff_8636_show_wavelength_or_copper_compliance(id);
+ sff_show_ascii(id, SFF_8636_VENDOR_NAME_START_OFFSET,
+ SFF_8636_VENDOR_NAME_END_OFFSET, "Vendor name");
+ sff_8636_show_oui(id);
+ sff_show_ascii(id, SFF_8636_VENDOR_PN_START_OFFSET,
+ SFF_8636_VENDOR_PN_END_OFFSET, "Vendor PN");
+ sff_show_ascii(id, SFF_8636_VENDOR_REV_START_OFFSET,
+ SFF_8636_VENDOR_REV_END_OFFSET, "Vendor rev");
+ sff_show_ascii(id, SFF_8636_VENDOR_SN_START_OFFSET,
+ SFF_8636_VENDOR_SN_END_OFFSET, "Vendor SN");
+ sff_show_ascii(id, SFF_8636_DATE_YEAR_OFFSET,
+ SFF_8636_DATE_VENDOR_LOT_OFFSET + 1, "Date code");
+ sff_8636_show_revision_compliance(id);
+ sff_8636_show_dom(id, eeprom_len);
+ }
+}
diff --git a/app/test-pmd/sff_8636.h b/app/test-pmd/sff_8636.h
new file mode 100644
index 0000000000..d19e6c744e
--- /dev/null
+++ b/app/test-pmd/sff_8636.h
@@ -0,0 +1,592 @@
+/* SPDX-License-Identifier: BSD-3-Clause
+ * Copyright(c) 2010-2022 Intel Corporation
+ *
+ * SFF-8636 standards based QSFP EEPROM Field Definitions
+ *
+ */
+
+#ifndef SFF_8636_H__
+#define SFF_8636_H__
+
+/*------------------------------------------------------------------------------
+ *
+ * QSFP EEPROM data structures
+ *
+ * register info from SFF-8636 Rev 2.7
+ */
+
+/*------------------------------------------------------------------------------
+ *
+ * Lower Memory Page 00h
+ * Measurement, Diagnostic and Control Functions
+ *
+ */
+/* Identifier - 0 */
+/* Values are defined under SFF_8024_ID_OFFSET */
+#define SFF_8636_ID_OFFSET 0x00
+
+#define SFF_8636_REV_COMPLIANCE_OFFSET 0x01
+#define SFF_8636_REV_UNSPECIFIED 0x00
+#define SFF_8636_REV_8436_48 0x01
+#define SFF_8636_REV_8436_8636 0x02
+#define SFF_8636_REV_8636_13 0x03
+#define SFF_8636_REV_8636_14 0x04
+#define SFF_8636_REV_8636_15 0x05
+#define SFF_8636_REV_8636_20 0x06
+#define SFF_8636_REV_8636_27 0x07
+
+#define SFF_8636_STATUS_2_OFFSET 0x02
+/* Flat Memory:0- Paging, 1- Page 0 only */
+#define SFF_8636_STATUS_PAGE_3_PRESENT (1 << 2)
+#define SFF_8636_STATUS_INTL_OUTPUT (1 << 1)
+#define SFF_8636_STATUS_DATA_NOT_READY (1 << 0)
+
+/* Channel Status Interrupt Flags - 3-5 */
+#define SFF_8636_LOS_AW_OFFSET 0x03
+#define SFF_8636_TX4_LOS_AW (1 << 7)
+#define SFF_8636_TX3_LOS_AW (1 << 6)
+#define SFF_8636_TX2_LOS_AW (1 << 5)
+#define SFF_8636_TX1_LOS_AW (1 << 4)
+#define SFF_8636_RX4_LOS_AW (1 << 3)
+#define SFF_8636_RX3_LOS_AW (1 << 2)
+#define SFF_8636_RX2_LOS_AW (1 << 1)
+#define SFF_8636_RX1_LOS_AW (1 << 0)
+
+#define SFF_8636_FAULT_AW_OFFSET 0x04
+#define SFF_8636_TX4_FAULT_AW (1 << 3)
+#define SFF_8636_TX3_FAULT_AW (1 << 2)
+#define SFF_8636_TX2_FAULT_AW (1 << 1)
+#define SFF_8636_TX1_FAULT_AW (1 << 0)
+
+/* Module Monitor Interrupt Flags - 6-8 */
+#define SFF_8636_TEMP_AW_OFFSET 0x06
+#define SFF_8636_TEMP_HALARM_STATUS (1 << 7)
+#define SFF_8636_TEMP_LALARM_STATUS (1 << 6)
+#define SFF_8636_TEMP_HWARN_STATUS (1 << 5)
+#define SFF_8636_TEMP_LWARN_STATUS (1 << 4)
+
+#define SFF_8636_VCC_AW_OFFSET 0x07
+#define SFF_8636_VCC_HALARM_STATUS (1 << 7)
+#define SFF_8636_VCC_LALARM_STATUS (1 << 6)
+#define SFF_8636_VCC_HWARN_STATUS (1 << 5)
+#define SFF_8636_VCC_LWARN_STATUS (1 << 4)
+
+/* Channel Monitor Interrupt Flags - 9-21 */
+#define SFF_8636_RX_PWR_12_AW_OFFSET 0x09
+#define SFF_8636_RX_PWR_1_HALARM (1 << 7)
+#define SFF_8636_RX_PWR_1_LALARM (1 << 6)
+#define SFF_8636_RX_PWR_1_HWARN (1 << 5)
+#define SFF_8636_RX_PWR_1_LWARN (1 << 4)
+#define SFF_8636_RX_PWR_2_HALARM (1 << 3)
+#define SFF_8636_RX_PWR_2_LALARM (1 << 2)
+#define SFF_8636_RX_PWR_2_HWARN (1 << 1)
+#define SFF_8636_RX_PWR_2_LWARN (1 << 0)
+
+#define SFF_8636_RX_PWR_34_AW_OFFSET 0x0A
+#define SFF_8636_RX_PWR_3_HALARM (1 << 7)
+#define SFF_8636_RX_PWR_3_LALARM (1 << 6)
+#define SFF_8636_RX_PWR_3_HWARN (1 << 5)
+#define SFF_8636_RX_PWR_3_LWARN (1 << 4)
+#define SFF_8636_RX_PWR_4_HALARM (1 << 3)
+#define SFF_8636_RX_PWR_4_LALARM (1 << 2)
+#define SFF_8636_RX_PWR_4_HWARN (1 << 1)
+#define SFF_8636_RX_PWR_4_LWARN (1 << 0)
+
+#define SFF_8636_TX_BIAS_12_AW_OFFSET 0x0B
+#define SFF_8636_TX_BIAS_1_HALARM (1 << 7)
+#define SFF_8636_TX_BIAS_1_LALARM (1 << 6)
+#define SFF_8636_TX_BIAS_1_HWARN (1 << 5)
+#define SFF_8636_TX_BIAS_1_LWARN (1 << 4)
+#define SFF_8636_TX_BIAS_2_HALARM (1 << 3)
+#define SFF_8636_TX_BIAS_2_LALARM (1 << 2)
+#define SFF_8636_TX_BIAS_2_HWARN (1 << 1)
+#define SFF_8636_TX_BIAS_2_LWARN (1 << 0)
+
+#define SFF_8636_TX_BIAS_34_AW_OFFSET 0xC
+#define SFF_8636_TX_BIAS_3_HALARM (1 << 7)
+#define SFF_8636_TX_BIAS_3_LALARM (1 << 6)
+#define SFF_8636_TX_BIAS_3_HWARN (1 << 5)
+#define SFF_8636_TX_BIAS_3_LWARN (1 << 4)
+#define SFF_8636_TX_BIAS_4_HALARM (1 << 3)
+#define SFF_8636_TX_BIAS_4_LALARM (1 << 2)
+#define SFF_8636_TX_BIAS_4_HWARN (1 << 1)
+#define SFF_8636_TX_BIAS_4_LWARN (1 << 0)
+
+#define SFF_8636_TX_PWR_12_AW_OFFSET 0x0D
+#define SFF_8636_TX_PWR_1_HALARM (1 << 7)
+#define SFF_8636_TX_PWR_1_LALARM (1 << 6)
+#define SFF_8636_TX_PWR_1_HWARN (1 << 5)
+#define SFF_8636_TX_PWR_1_LWARN (1 << 4)
+#define SFF_8636_TX_PWR_2_HALARM (1 << 3)
+#define SFF_8636_TX_PWR_2_LALARM (1 << 2)
+#define SFF_8636_TX_PWR_2_HWARN (1 << 1)
+#define SFF_8636_TX_PWR_2_LWARN (1 << 0)
+
+#define SFF_8636_TX_PWR_34_AW_OFFSET 0x0E
+#define SFF_8636_TX_PWR_3_HALARM (1 << 7)
+#define SFF_8636_TX_PWR_3_LALARM (1 << 6)
+#define SFF_8636_TX_PWR_3_HWARN (1 << 5)
+#define SFF_8636_TX_PWR_3_LWARN (1 << 4)
+#define SFF_8636_TX_PWR_4_HALARM (1 << 3)
+#define SFF_8636_TX_PWR_4_LALARM (1 << 2)
+#define SFF_8636_TX_PWR_4_HWARN (1 << 1)
+#define SFF_8636_TX_PWR_4_LWARN (1 << 0)
+
+/* Module Monitoring Values - 22-33 */
+#define SFF_8636_TEMP_CURR 0x16
+#define SFF_8636_TEMP_MSB_OFFSET 0x16
+#define SFF_8636_TEMP_LSB_OFFSET 0x17
+
+#define SFF_8636_VCC_CURR 0x1A
+#define SFF_8636_VCC_MSB_OFFSET 0x1A
+#define SFF_8636_VCC_LSB_OFFSET 0x1B
+
+/* Channel Monitoring Values - 34-81 */
+#define SFF_8636_RX_PWR_1_OFFSET 0x22
+#define SFF_8636_RX_PWR_2_OFFSET 0x24
+#define SFF_8636_RX_PWR_3_OFFSET 0x26
+#define SFF_8636_RX_PWR_4_OFFSET 0x28
+
+#define SFF_8636_TX_BIAS_1_OFFSET 0x2A
+#define SFF_8636_TX_BIAS_2_OFFSET 0x2C
+#define SFF_8636_TX_BIAS_3_OFFSET 0x2E
+#define SFF_8636_TX_BIAS_4_OFFSET 0x30
+
+#define SFF_8636_TX_PWR_1_OFFSET 0x32
+#define SFF_8636_TX_PWR_2_OFFSET 0x34
+#define SFF_8636_TX_PWR_3_OFFSET 0x36
+#define SFF_8636_TX_PWR_4_OFFSET 0x38
+
+/* Control Bytes - 86 - 99 */
+#define SFF_8636_TX_DISABLE_OFFSET 0x56
+#define SFF_8636_TX_DISABLE_4 (1 << 3)
+#define SFF_8636_TX_DISABLE_3 (1 << 2)
+#define SFF_8636_TX_DISABLE_2 (1 << 1)
+#define SFF_8636_TX_DISABLE_1 (1 << 0)
+
+#define SFF_8636_RX_RATE_SELECT_OFFSET 0x57
+#define SFF_8636_RX_RATE_SELECT_4_MASK (3 << 6)
+#define SFF_8636_RX_RATE_SELECT_3_MASK (3 << 4)
+#define SFF_8636_RX_RATE_SELECT_2_MASK (3 << 2)
+#define SFF_8636_RX_RATE_SELECT_1_MASK (3 << 0)
+
+#define SFF_8636_TX_RATE_SELECT_OFFSET 0x58
+#define SFF_8636_TX_RATE_SELECT_4_MASK (3 << 6)
+#define SFF_8636_TX_RATE_SELECT_3_MASK (3 << 4)
+#define SFF_8636_TX_RATE_SELECT_2_MASK (3 << 2)
+#define SFF_8636_TX_RATE_SELECT_1_MASK (3 << 0)
+
+#define SFF_8636_RX_APP_SELECT_4_OFFSET 0x58
+#define SFF_8636_RX_APP_SELECT_3_OFFSET 0x59
+#define SFF_8636_RX_APP_SELECT_2_OFFSET 0x5A
+#define SFF_8636_RX_APP_SELECT_1_OFFSET 0x5B
+
+#define SFF_8636_PWR_MODE_OFFSET 0x5D
+#define SFF_8636_HIGH_PWR_ENABLE (1 << 2)
+#define SFF_8636_LOW_PWR_MODE (1 << 1)
+#define SFF_8636_PWR_OVERRIDE (1 << 0)
+
+#define SFF_8636_TX_APP_SELECT_4_OFFSET 0x5E
+#define SFF_8636_TX_APP_SELECT_3_OFFSET 0x5F
+#define SFF_8636_TX_APP_SELECT_2_OFFSET 0x60
+#define SFF_8636_TX_APP_SELECT_1_OFFSET 0x61
+
+#define SFF_8636_LOS_MASK_OFFSET 0x64
+#define SFF_8636_TX_LOS_4_MASK (1 << 7)
+#define SFF_8636_TX_LOS_3_MASK (1 << 6)
+#define SFF_8636_TX_LOS_2_MASK (1 << 5)
+#define SFF_8636_TX_LOS_1_MASK (1 << 4)
+#define SFF_8636_RX_LOS_4_MASK (1 << 3)
+#define SFF_8636_RX_LOS_3_MASK (1 << 2)
+#define SFF_8636_RX_LOS_2_MASK (1 << 1)
+#define SFF_8636_RX_LOS_1_MASK (1 << 0)
+
+#define SFF_8636_FAULT_MASK_OFFSET 0x65
+#define SFF_8636_TX_FAULT_1_MASK (1 << 3)
+#define SFF_8636_TX_FAULT_2_MASK (1 << 2)
+#define SFF_8636_TX_FAULT_3_MASK (1 << 1)
+#define SFF_8636_TX_FAULT_4_MASK (1 << 0)
+
+#define SFF_8636_TEMP_MASK_OFFSET 0x67
+#define SFF_8636_TEMP_HALARM_MASK (1 << 7)
+#define SFF_8636_TEMP_LALARM_MASK (1 << 6)
+#define SFF_8636_TEMP_HWARN_MASK (1 << 5)
+#define SFF_8636_TEMP_LWARN_MASK (1 << 4)
+
+#define SFF_8636_VCC_MASK_OFFSET 0x68
+#define SFF_8636_VCC_HALARM_MASK (1 << 7)
+#define SFF_8636_VCC_LALARM_MASK (1 << 6)
+#define SFF_8636_VCC_HWARN_MASK (1 << 5)
+#define SFF_8636_VCC_LWARN_MASK (1 << 4)
+
+/*------------------------------------------------------------------------------
+ *
+ * Upper Memory Page 00h
+ * Serial ID - Base ID, Extended ID and Vendor Specific ID fields
+ *
+ */
+/* Identifier - 128 */
+/* Identifier values same as Lower Memory Page 00h */
+#define SFF_8636_UPPER_PAGE_0_ID_OFFSET 0x80
+
+/* Extended Identifier - 128 */
+#define SFF_8636_EXT_ID_OFFSET 0x81
+#define SFF_8636_EXT_ID_PWR_CLASS_MASK 0xC0
+#define SFF_8636_EXT_ID_PWR_CLASS_1 (0 << 6)
+#define SFF_8636_EXT_ID_PWR_CLASS_2 (1 << 6)
+#define SFF_8636_EXT_ID_PWR_CLASS_3 (2 << 6)
+#define SFF_8636_EXT_ID_PWR_CLASS_4 (3 << 6)
+#define SFF_8636_EXT_ID_CLIE_MASK 0x10
+#define SFF_8636_EXT_ID_CLIEI_CODE_PRESENT (1 << 4)
+#define SFF_8636_EXT_ID_CDR_TX_MASK 0x08
+#define SFF_8636_EXT_ID_CDR_TX_PRESENT (1 << 3)
+#define SFF_8636_EXT_ID_CDR_RX_MASK 0x04
+#define SFF_8636_EXT_ID_CDR_RX_PRESENT (1 << 2)
+#define SFF_8636_EXT_ID_EPWR_CLASS_MASK 0x03
+#define SFF_8636_EXT_ID_PWR_CLASS_LEGACY 0
+#define SFF_8636_EXT_ID_PWR_CLASS_5 1
+#define SFF_8636_EXT_ID_PWR_CLASS_6 2
+#define SFF_8636_EXT_ID_PWR_CLASS_7 3
+
+/* Connector Values offset - 130 */
+/* Values are defined under SFF_8024_CTOR */
+#define SFF_8636_CTOR_OFFSET 0x82
+#define SFF_8636_CTOR_UNKNOWN 0x00
+#define SFF_8636_CTOR_SC 0x01
+#define SFF_8636_CTOR_FC_STYLE_1 0x02
+#define SFF_8636_CTOR_FC_STYLE_2 0x03
+#define SFF_8636_CTOR_BNC_TNC 0x04
+#define SFF_8636_CTOR_FC_COAX 0x05
+#define SFF_8636_CTOR_FIBER_JACK 0x06
+#define SFF_8636_CTOR_LC 0x07
+#define SFF_8636_CTOR_MT_RJ 0x08
+#define SFF_8636_CTOR_MU 0x09
+#define SFF_8636_CTOR_SG 0x0A
+#define SFF_8636_CTOR_OPT_PT 0x0B
+#define SFF_8636_CTOR_MPO 0x0C
+/* 0D-1Fh --- Reserved */
+#define SFF_8636_CTOR_HSDC_II 0x20
+#define SFF_8636_CTOR_COPPER_PT 0x21
+#define SFF_8636_CTOR_RJ45 0x22
+#define SFF_8636_CTOR_NO_SEPARABLE 0x23
+#define SFF_8636_CTOR_MXC_2X16 0x24
+
+/* Specification Compliance - 131-138 */
+/* Ethernet Compliance Codes - 131 */
+#define SFF_8636_ETHERNET_COMP_OFFSET 0x83
+#define SFF_8636_ETHERNET_RSRVD (1 << 7)
+#define SFF_8636_ETHERNET_10G_LRM (1 << 6)
+#define SFF_8636_ETHERNET_10G_LR (1 << 5)
+#define SFF_8636_ETHERNET_10G_SR (1 << 4)
+#define SFF_8636_ETHERNET_40G_CR4 (1 << 3)
+#define SFF_8636_ETHERNET_40G_SR4 (1 << 2)
+#define SFF_8636_ETHERNET_40G_LR4 (1 << 1)
+#define SFF_8636_ETHERNET_40G_ACTIVE (1 << 0)
+
+/* SONET Compliance Codes - 132 */
+#define SFF_8636_SONET_COMP_OFFSET 0x84
+#define SFF_8636_SONET_40G_OTN (1 << 3)
+#define SFF_8636_SONET_OC48_LR (1 << 2)
+#define SFF_8636_SONET_OC48_IR (1 << 1)
+#define SFF_8636_SONET_OC48_SR (1 << 0)
+
+/* SAS/SATA Complaince Codes - 133 */
+#define SFF_8636_SAS_COMP_OFFSET 0x85
+#define SFF_8636_SAS_12G (1 << 6)
+#define SFF_8636_SAS_6G (1 << 5)
+#define SFF_8636_SAS_3G (1 << 4)
+
+/* Gigabit Ethernet Compliance Codes - 134 */
+#define SFF_8636_GIGE_COMP_OFFSET 0x86
+#define SFF_8636_GIGE_1000_BASE_T (1 << 3)
+#define SFF_8636_GIGE_1000_BASE_CX (1 << 2)
+#define SFF_8636_GIGE_1000_BASE_LX (1 << 1)
+#define SFF_8636_GIGE_1000_BASE_SX (1 << 0)
+
+/* Fibre Channel Link length/Transmitter Tech. - 135,136 */
+#define SFF_8636_FC_LEN_OFFSET 0x87
+#define SFF_8636_FC_LEN_VERY_LONG (1 << 7)
+#define SFF_8636_FC_LEN_SHORT (1 << 6)
+#define SFF_8636_FC_LEN_INT (1 << 5)
+#define SFF_8636_FC_LEN_LONG (1 << 4)
+#define SFF_8636_FC_LEN_MED (1 << 3)
+#define SFF_8636_FC_TECH_LONG_LC (1 << 1)
+#define SFF_8636_FC_TECH_ELEC_INTER (1 << 0)
+
+#define SFF_8636_FC_TECH_OFFSET 0x88
+#define SFF_8636_FC_TECH_ELEC_INTRA (1 << 7)
+#define SFF_8636_FC_TECH_SHORT_WO_OFC (1 << 6)
+#define SFF_8636_FC_TECH_SHORT_W_OFC (1 << 5)
+#define SFF_8636_FC_TECH_LONG_LL (1 << 4)
+
+/* Fibre Channel Transmitter Media - 137 */
+#define SFF_8636_FC_TRANS_MEDIA_OFFSET 0x89
+/* Twin Axial Pair */
+#define SFF_8636_FC_TRANS_MEDIA_TW (1 << 7)
+/* Shielded Twisted Pair */
+#define SFF_8636_FC_TRANS_MEDIA_TP (1 << 6)
+/* Miniature Coax */
+#define SFF_8636_FC_TRANS_MEDIA_MI (1 << 5)
+/* Video Coax */
+#define SFF_8636_FC_TRANS_MEDIA_TV (1 << 4)
+/* Multi-mode 62.5m */
+#define SFF_8636_FC_TRANS_MEDIA_M6 (1 << 3)
+/* Multi-mode 50m */
+#define SFF_8636_FC_TRANS_MEDIA_M5 (1 << 2)
+/* Multi-mode 50um */
+#define SFF_8636_FC_TRANS_MEDIA_OM3 (1 << 1)
+/* Single Mode */
+#define SFF_8636_FC_TRANS_MEDIA_SM (1 << 0)
+
+/* Fibre Channel Speed - 138 */
+#define SFF_8636_FC_SPEED_OFFSET 0x8A
+#define SFF_8636_FC_SPEED_1200_MBPS (1 << 7)
+#define SFF_8636_FC_SPEED_800_MBPS (1 << 6)
+#define SFF_8636_FC_SPEED_1600_MBPS (1 << 5)
+#define SFF_8636_FC_SPEED_400_MBPS (1 << 4)
+#define SFF_8636_FC_SPEED_200_MBPS (1 << 2)
+#define SFF_8636_FC_SPEED_100_MBPS (1 << 0)
+
+/* Encoding - 139 */
+/* Values are defined under SFF_8024_ENCODING */
+#define SFF_8636_ENCODING_OFFSET 0x8B
+#define SFF_8636_ENCODING_MANCHESTER 0x06
+#define SFF_8636_ENCODING_64B66B 0x05
+#define SFF_8636_ENCODING_SONET 0x04
+#define SFF_8636_ENCODING_NRZ 0x03
+#define SFF_8636_ENCODING_4B5B 0x02
+#define SFF_8636_ENCODING_8B10B 0x01
+#define SFF_8636_ENCODING_UNSPEC 0x00
+
+/* BR, Nominal - 140 */
+#define SFF_8636_BR_NOMINAL_OFFSET 0x8C
+
+/* Extended RateSelect - 141 */
+#define SFF_8636_EXT_RS_OFFSET 0x8D
+#define SFF_8636_EXT_RS_V1 (1 << 0)
+
+/* Length (Standard SM Fiber)-km - 142 */
+#define SFF_8636_SM_LEN_OFFSET 0x8E
+
+/* Length (OM3)-Unit 2m - 143 */
+#define SFF_8636_OM3_LEN_OFFSET 0x8F
+
+/* Length (OM2)-Unit 1m - 144 */
+#define SFF_8636_OM2_LEN_OFFSET 0x90
+
+/* Length (OM1)-Unit 1m - 145 */
+#define SFF_8636_OM1_LEN_OFFSET 0x91
+
+/* Cable Assembly Length -Unit 1m - 146 */
+#define SFF_8636_CBL_LEN_OFFSET 0x92
+
+/* Device Technology - 147 */
+#define SFF_8636_DEVICE_TECH_OFFSET 0x93
+/* Transmitter Technology */
+#define SFF_8636_TRANS_TECH_MASK 0xF0
+/* Copper cable, linear active equalizers */
+#define SFF_8636_TRANS_COPPER_LNR_EQUAL (15 << 4)
+/* Copper cable, near end limiting active equalizers */
+#define SFF_8636_TRANS_COPPER_NEAR_EQUAL (14 << 4)
+/* Copper cable, far end limiting active equalizers */
+#define SFF_8636_TRANS_COPPER_FAR_EQUAL (13 << 4)
+/* Copper cable, near & far end limiting active equalizers */
+#define SFF_8636_TRANS_COPPER_LNR_FAR_EQUAL (12 << 4)
+/* Copper cable, passive equalized */
+#define SFF_8636_TRANS_COPPER_PAS_EQUAL (11 << 4)
+/* Copper cable, unequalized */
+#define SFF_8636_TRANS_COPPER_PAS_UNEQUAL (10 << 4)
+/* 1490 nm DFB */
+#define SFF_8636_TRANS_1490_DFB (9 << 4)
+/* Others */
+#define SFF_8636_TRANS_OTHERS (8 << 4)
+/* 1550 nm EML */
+#define SFF_8636_TRANS_1550_EML (7 << 4)
+/* 1310 nm EML */
+#define SFF_8636_TRANS_1310_EML (6 << 4)
+/* 1550 nm DFB */
+#define SFF_8636_TRANS_1550_DFB (5 << 4)
+/* 1310 nm DFB */
+#define SFF_8636_TRANS_1310_DFB (4 << 4)
+/* 1310 nm FP */
+#define SFF_8636_TRANS_1310_FP (3 << 4)
+/* 1550 nm VCSEL */
+#define SFF_8636_TRANS_1550_VCSEL (2 << 4)
+/* 1310 nm VCSEL */
+#define SFF_8636_TRANS_1310_VCSEL (1 << 4)
+/* 850 nm VCSEL */
+#define SFF_8636_TRANS_850_VCSEL (0 << 4)
+
+ /* Active/No wavelength control */
+#define SFF_8636_DEV_TECH_ACTIVE_WAVE_LEN (1 << 3)
+/* Cooled transmitter */
+#define SFF_8636_DEV_TECH_COOL_TRANS (1 << 2)
+/* APD/Pin Detector */
+#define SFF_8636_DEV_TECH_APD_DETECTOR (1 << 1)
+/* Transmitter tunable */
+#define SFF_8636_DEV_TECH_TUNABLE (1 << 0)
+
+/* Vendor Name - 148-163 */
+#define SFF_8636_VENDOR_NAME_START_OFFSET 0x94
+#define SFF_8636_VENDOR_NAME_END_OFFSET 0xA3
+
+/* Extended Module Codes - 164 */
+#define SFF_8636_EXT_MOD_CODE_OFFSET 0xA4
+#define SFF_8636_EXT_MOD_INFINIBAND_EDR (1 << 4)
+#define SFF_8636_EXT_MOD_INFINIBAND_FDR (1 << 3)
+#define SFF_8636_EXT_MOD_INFINIBAND_QDR (1 << 2)
+#define SFF_8636_EXT_MOD_INFINIBAND_DDR (1 << 1)
+#define SFF_8636_EXT_MOD_INFINIBAND_SDR (1 << 0)
+
+/* Vendor OUI - 165-167 */
+#define SFF_8636_VENDOR_OUI_OFFSET 0xA5
+#define SFF_8636_VENDOR_OUI_LEN 3
+
+/* Vendor OUI - 165-167 */
+#define SFF_8636_VENDOR_PN_START_OFFSET 0xA8
+#define SFF_8636_VENDOR_PN_END_OFFSET 0xB7
+
+/* Vendor Revision - 184-185 */
+#define SFF_8636_VENDOR_REV_START_OFFSET 0xB8
+#define SFF_8636_VENDOR_REV_END_OFFSET 0xB9
+
+/* Wavelength - 186-187 */
+#define SFF_8636_WAVELEN_HIGH_BYTE_OFFSET 0xBA
+#define SFF_8636_WAVELEN_LOW_BYTE_OFFSET 0xBB
+
+/* Wavelength Tolerance- 188-189 */
+#define SFF_8636_WAVE_TOL_HIGH_BYTE_OFFSET 0xBC
+#define SFF_8636_WAVE_TOL_LOW_BYTE_OFFSET 0xBD
+
+/* Max case temp - Other than 70 C - 190 */
+#define SFF_8636_MAXCASE_TEMP_OFFSET 0xBE
+
+/* CC_BASE - 191 */
+#define SFF_8636_CC_BASE_OFFSET 0xBF
+
+/* Option Values - 192-195 */
+#define SFF_8636_OPTION_1_OFFSET 0xC0
+#define SFF_8636_ETHERNET_UNSPECIFIED 0x00
+#define SFF_8636_ETHERNET_100G_AOC 0x01
+#define SFF_8636_ETHERNET_100G_SR4 0x02
+#define SFF_8636_ETHERNET_100G_LR4 0x03
+#define SFF_8636_ETHERNET_100G_ER4 0x04
+#define SFF_8636_ETHERNET_100G_SR10 0x05
+#define SFF_8636_ETHERNET_100G_CWDM4_FEC 0x06
+#define SFF_8636_ETHERNET_100G_PSM4 0x07
+#define SFF_8636_ETHERNET_100G_ACC 0x08
+#define SFF_8636_ETHERNET_100G_CWDM4_NO_FEC 0x09
+#define SFF_8636_ETHERNET_100G_RSVD1 0x0A
+#define SFF_8636_ETHERNET_100G_CR4 0x0B
+#define SFF_8636_ETHERNET_25G_CR_CA_S 0x0C
+#define SFF_8636_ETHERNET_25G_CR_CA_N 0x0D
+#define SFF_8636_ETHERNET_40G_ER4 0x10
+#define SFF_8636_ETHERNET_4X10_SR 0x11
+#define SFF_8636_ETHERNET_40G_PSM4 0x12
+#define SFF_8636_ETHERNET_G959_P1I1_2D1 0x13
+#define SFF_8636_ETHERNET_G959_P1S1_2D2 0x14
+#define SFF_8636_ETHERNET_G959_P1L1_2D2 0x15
+#define SFF_8636_ETHERNET_10GT_SFI 0x16
+#define SFF_8636_ETHERNET_100G_CLR4 0x17
+#define SFF_8636_ETHERNET_100G_AOC2 0x18
+#define SFF_8636_ETHERNET_100G_ACC2 0x19
+
+#define SFF_8636_OPTION_2_OFFSET 0xC1
+/* Rx output amplitude */
+#define SFF_8636_O2_RX_OUTPUT_AMP (1 << 0)
+#define SFF_8636_OPTION_3_OFFSET 0xC2
+/* Rx Squelch Disable */
+#define SFF_8636_O3_RX_SQL_DSBL (1 << 3)
+/* Rx Output Disable capable */
+#define SFF_8636_O3_RX_OUTPUT_DSBL (1 << 2)
+/* Tx Squelch Disable */
+#define SFF_8636_O3_TX_SQL_DSBL (1 << 1)
+/* Tx Squelch Impl */
+#define SFF_8636_O3_TX_SQL_IMPL (1 << 0)
+#define SFF_8636_OPTION_4_OFFSET 0xC3
+/* Memory Page 02 present */
+#define SFF_8636_O4_PAGE_02_PRESENT (1 << 7)
+/* Memory Page 01 present */
+#define SFF_8636_O4_PAGE_01_PRESENT (1 << 6)
+/* Rate Select implemented */
+#define SFF_8636_O4_RATE_SELECT (1 << 5)
+/* Tx_DISABLE implemented */
+#define SFF_8636_O4_TX_DISABLE (1 << 4)
+/* Tx_FAULT implemented */
+#define SFF_8636_O4_TX_FAULT (1 << 3)
+/* Tx Squelch implemented */
+#define SFF_8636_O4_TX_SQUELCH (1 << 2)
+/* Tx Loss of Signal */
+#define SFF_8636_O4_TX_LOS (1 << 1)
+
+/* Vendor SN - 196-211 */
+#define SFF_8636_VENDOR_SN_START_OFFSET 0xC4
+#define SFF_8636_VENDOR_SN_END_OFFSET 0xD3
+
+/* Vendor Date - 212-219 */
+#define SFF_8636_DATE_YEAR_OFFSET 0xD4
+#define SFF_8636_DATE_YEAR_LEN 2
+#define SFF_8636_DATE_MONTH_OFFSET 0xD6
+#define SFF_8636_DATE_MONTH_LEN 2
+#define SFF_8636_DATE_DAY_OFFSET 0xD8
+#define SFF_8636_DATE_DAY_LEN 2
+#define SFF_8636_DATE_VENDOR_LOT_OFFSET 0xDA
+#define SFF_8636_DATE_VENDOR_LOT_LEN 2
+
+/* Diagnostic Monitoring Type - 220 */
+#define SFF_8636_DIAG_TYPE_OFFSET 0xDC
+#define SFF_8636_RX_PWR_TYPE_MASK 0x8
+#define SFF_8636_RX_PWR_TYPE_AVG_PWR (1 << 3)
+#define SFF_8636_RX_PWR_TYPE_OMA (0 << 3)
+#define SFF_8636_TX_PWR_TYPE_MASK 0x4
+#define SFF_8636_TX_PWR_TYPE_AVG_PWR (1 << 2)
+
+/* Enhanced Options - 221 */
+#define SFF_8636_ENH_OPTIONS_OFFSET 0xDD
+#define SFF_8636_RATE_SELECT_EXT_SUPPORT (1 << 3)
+#define SFF_8636_RATE_SELECT_APP_TABLE_SUPPORT (1 << 2)
+
+/* Check code - 223 */
+#define SFF_8636_CC_EXT_OFFSET 0xDF
+#define SFF_8636_CC_EXT_LEN 1
+
+/*------------------------------------------------------------------------------
+ *
+ * Upper Memory Page 03h
+ * Contains module thresholds, channel thresholds and masks,
+ * and optional channel controls
+ *
+ * Offset - Page Num(3) * PageSize(0x80) + Page offset
+ */
+
+/* Module Thresholds (48 Bytes) 128-175 */
+/* MSB at low address, LSB at high address */
+#define SFF_8636_TEMP_HALRM 0x200
+#define SFF_8636_TEMP_LALRM 0x202
+#define SFF_8636_TEMP_HWARN 0x204
+#define SFF_8636_TEMP_LWARN 0x206
+
+#define SFF_8636_VCC_HALRM 0x210
+#define SFF_8636_VCC_LALRM 0x212
+#define SFF_8636_VCC_HWARN 0x214
+#define SFF_8636_VCC_LWARN 0x216
+
+#define SFF_8636_RX_PWR_HALRM 0x230
+#define SFF_8636_RX_PWR_LALRM 0x232
+#define SFF_8636_RX_PWR_HWARN 0x234
+#define SFF_8636_RX_PWR_LWARN 0x236
+
+#define SFF_8636_TX_BIAS_HALRM 0x238
+#define SFF_8636_TX_BIAS_LALRM 0x23A
+#define SFF_8636_TX_BIAS_HWARN 0x23C
+#define SFF_8636_TX_BIAS_LWARN 0x23E
+
+#define SFF_8636_TX_PWR_HALRM 0x240
+#define SFF_8636_TX_PWR_LALRM 0x242
+#define SFF_8636_TX_PWR_HWARN 0x244
+#define SFF_8636_TX_PWR_LWARN 0x246
+
+#define ETH_MODULE_SFF_8636_MAX_LEN 640
+#define ETH_MODULE_SFF_8436_MAX_LEN 640
+
+#endif /*SFF_8636_H__ */
diff --git a/app/test-pmd/sff_common.c b/app/test-pmd/sff_common.c
new file mode 100644
index 0000000000..f0433d9c8c
--- /dev/null
+++ b/app/test-pmd/sff_common.c
@@ -0,0 +1,296 @@
+/* SPDX-License-Identifier: BSD-3-Clause
+ * Copyright(c) 2010-2022 Intel Corporation
+ *
+ * Implements SFF-8024 Rev 4.0 of pluggable I/O configuration
+ *
+ * Common utilities for SFF-8436/8636 and SFF-8472/8079
+ *
+ */
+
+#include <stdio.h>
+#include <math.h>
+#include <rte_mbuf.h>
+#include <rte_ethdev.h>
+#include <rte_flow.h>
+#include "sff_common.h"
+#include "testpmd.h"
+
+
+double convert_mw_to_dbm(double mw)
+{
+ return (10. * log10(mw / 1000.)) + 30.;
+}
+
+void sff_show_value_with_unit(const uint8_t *id, unsigned int reg,
+ const char *name, unsigned int mult,
+ const char *unit)
+{
+ unsigned int val = id[reg];
+
+ printf("%-41s : %u%s\n", name, val * mult, unit);
+}
+
+void sff_show_ascii(const uint8_t *id, unsigned int first_reg,
+ unsigned int last_reg, const char *name)
+{
+ unsigned int reg, val;
+
+ printf("%-41s : ", name);
+ while (first_reg <= last_reg && id[last_reg] == ' ')
+ last_reg--;
+ for (reg = first_reg; reg <= last_reg; reg++) {
+ val = id[reg];
+ putchar(((val >= 32) && (val <= 126)) ? val : '_');
+ }
+ printf("\n");
+}
+
+void sff_8024_show_oui(const uint8_t *id, int id_offset)
+{
+ printf("%-41s : %02x:%02x:%02x\n", "Vendor OUI",
+ id[id_offset], id[(id_offset) + 1],
+ id[(id_offset) + 2]);
+}
+
+void sff_8024_show_identifier(const uint8_t *id, int id_offset)
+{
+ printf("%-41s : 0x%02x", "Identifier", id[id_offset]);
+ switch (id[id_offset]) {
+ case SFF_8024_ID_UNKNOWN:
+ printf(" (no module present, unknown, or unspecified)\n");
+ break;
+ case SFF_8024_ID_GBIC:
+ printf(" (GBIC)\n");
+ break;
+ case SFF_8024_ID_SOLDERED_MODULE:
+ printf(" (module soldered to motherboard)\n");
+ break;
+ case SFF_8024_ID_SFP:
+ printf(" (SFP)\n");
+ break;
+ case SFF_8024_ID_300_PIN_XBI:
+ printf(" (300 pin XBI)\n");
+ break;
+ case SFF_8024_ID_XENPAK:
+ printf(" (XENPAK)\n");
+ break;
+ case SFF_8024_ID_XFP:
+ printf(" (XFP)\n");
+ break;
+ case SFF_8024_ID_XFF:
+ printf(" (XFF)\n");
+ break;
+ case SFF_8024_ID_XFP_E:
+ printf(" (XFP-E)\n");
+ break;
+ case SFF_8024_ID_XPAK:
+ printf(" (XPAK)\n");
+ break;
+ case SFF_8024_ID_X2:
+ printf(" (X2)\n");
+ break;
+ case SFF_8024_ID_DWDM_SFP:
+ printf(" (DWDM-SFP)\n");
+ break;
+ case SFF_8024_ID_QSFP:
+ printf(" (QSFP)\n");
+ break;
+ case SFF_8024_ID_QSFP_PLUS:
+ printf(" (QSFP+)\n");
+ break;
+ case SFF_8024_ID_CXP:
+ printf(" (CXP)\n");
+ break;
+ case SFF_8024_ID_HD4X:
+ printf(" (Shielded Mini Multilane HD 4X)\n");
+ break;
+ case SFF_8024_ID_HD8X:
+ printf(" (Shielded Mini Multilane HD 8X)\n");
+ break;
+ case SFF_8024_ID_QSFP28:
+ printf(" (QSFP28)\n");
+ break;
+ case SFF_8024_ID_CXP2:
+ printf(" (CXP2/CXP28)\n");
+ break;
+ case SFF_8024_ID_CDFP:
+ printf(" (CDFP Style 1/Style 2)\n");
+ break;
+ case SFF_8024_ID_HD4X_FANOUT:
+ printf(" (Shielded Mini Multilane HD 4X Fanout Cable)\n");
+ break;
+ case SFF_8024_ID_HD8X_FANOUT:
+ printf(" (Shielded Mini Multilane HD 8X Fanout Cable)\n");
+ break;
+ case SFF_8024_ID_CDFP_S3:
+ printf(" (CDFP Style 3)\n");
+ break;
+ case SFF_8024_ID_MICRO_QSFP:
+ printf(" (microQSFP)\n");
+ break;
+ default:
+ printf(" (reserved or unknown)\n");
+ break;
+ }
+}
+
+void sff_8024_show_connector(const uint8_t *id, int ctor_offset)
+{
+ printf("%-41s : 0x%02x", "Connector", id[ctor_offset]);
+ switch (id[ctor_offset]) {
+ case SFF_8024_CTOR_UNKNOWN:
+ printf(" (unknown or unspecified)\n");
+ break;
+ case SFF_8024_CTOR_SC:
+ printf(" (SC)\n");
+ break;
+ case SFF_8024_CTOR_FC_STYLE_1:
+ printf(" (Fibre Channel Style 1 copper)\n");
+ break;
+ case SFF_8024_CTOR_FC_STYLE_2:
+ printf(" (Fibre Channel Style 2 copper)\n");
+ break;
+ case SFF_8024_CTOR_BNC_TNC:
+ printf(" (BNC/TNC)\n");
+ break;
+ case SFF_8024_CTOR_FC_COAX:
+ printf(" (Fibre Channel coaxial headers)\n");
+ break;
+ case SFF_8024_CTOR_FIBER_JACK:
+ printf(" (FibreJack)\n");
+ break;
+ case SFF_8024_CTOR_LC:
+ printf(" (LC)\n");
+ break;
+ case SFF_8024_CTOR_MT_RJ:
+ printf(" (MT-RJ)\n");
+ break;
+ case SFF_8024_CTOR_MU:
+ printf(" (MU)\n");
+ break;
+ case SFF_8024_CTOR_SG:
+ printf(" (SG)\n");
+ break;
+ case SFF_8024_CTOR_OPT_PT:
+ printf(" (Optical pigtail)\n");
+ break;
+ case SFF_8024_CTOR_MPO:
+ printf(" (MPO Parallel Optic)\n");
+ break;
+ case SFF_8024_CTOR_MPO_2:
+ printf(" (MPO Parallel Optic - 2x16)\n");
+ break;
+ case SFF_8024_CTOR_HSDC_II:
+ printf(" (HSSDC II)\n");
+ break;
+ case SFF_8024_CTOR_COPPER_PT:
+ printf(" (Copper pigtail)\n");
+ break;
+ case SFF_8024_CTOR_RJ45:
+ printf(" (RJ45)\n");
+ break;
+ case SFF_8024_CTOR_NO_SEPARABLE:
+ printf(" (No separable connector)\n");
+ break;
+ case SFF_8024_CTOR_MXC_2x16:
+ printf(" (MXC 2x16)\n");
+ break;
+ default:
+ printf(" (reserved or unknown)\n");
+ break;
+ }
+}
+
+void sff_8024_show_encoding(const uint8_t *id, int encoding_offset, int sff_type)
+{
+ printf("%-41s : 0x%02x", "Encoding", id[encoding_offset]);
+ switch (id[encoding_offset]) {
+ case SFF_8024_ENCODING_UNSPEC:
+ printf(" (unspecified)\n");
+ break;
+ case SFF_8024_ENCODING_8B10B:
+ printf(" (8B/10B)\n");
+ break;
+ case SFF_8024_ENCODING_4B5B:
+ printf(" (4B/5B)\n");
+ break;
+ case SFF_8024_ENCODING_NRZ:
+ printf(" (NRZ)\n");
+ break;
+ case SFF_8024_ENCODING_4h:
+ if (sff_type == RTE_ETH_MODULE_SFF_8472)
+ printf(" (Manchester)\n");
+ else if (sff_type == RTE_ETH_MODULE_SFF_8636)
+ printf(" (SONET Scrambled)\n");
+ break;
+ case SFF_8024_ENCODING_5h:
+ if (sff_type == RTE_ETH_MODULE_SFF_8472)
+ printf(" (SONET Scrambled)\n");
+ else if (sff_type == RTE_ETH_MODULE_SFF_8636)
+ printf(" (64B/66B)\n");
+ break;
+ case SFF_8024_ENCODING_6h:
+ if (sff_type == RTE_ETH_MODULE_SFF_8472)
+ printf(" (64B/66B)\n");
+ else if (sff_type == RTE_ETH_MODULE_SFF_8636)
+ printf(" (Manchester)\n");
+ break;
+ case SFF_8024_ENCODING_256B:
+ printf(" ((256B/257B (transcoded FEC-enabled data))\n");
+ break;
+ case SFF_8024_ENCODING_PAM4:
+ printf(" (PAM4)\n");
+ break;
+ default:
+ printf(" (reserved or unknown)\n");
+ break;
+ }
+}
+
+void sff_show_thresholds(struct sff_diags sd)
+{
+ PRINT_BIAS("Laser bias current high alarm threshold",
+ sd.bias_cur[HALRM]);
+ PRINT_BIAS("Laser bias current low alarm threshold",
+ sd.bias_cur[LALRM]);
+ PRINT_BIAS("Laser bias current high warning threshold",
+ sd.bias_cur[HWARN]);
+ PRINT_BIAS("Laser bias current low warning threshold",
+ sd.bias_cur[LWARN]);
+
+ PRINT_xX_PWR("Laser output power high alarm threshold",
+ sd.tx_power[HALRM]);
+ PRINT_xX_PWR("Laser output power low alarm threshold",
+ sd.tx_power[LALRM]);
+ PRINT_xX_PWR("Laser output power high warning threshold",
+ sd.tx_power[HWARN]);
+ PRINT_xX_PWR("Laser output power low warning threshold",
+ sd.tx_power[LWARN]);
+
+ PRINT_TEMP("Module temperature high alarm threshold",
+ sd.sfp_temp[HALRM]);
+ PRINT_TEMP("Module temperature low alarm threshold",
+ sd.sfp_temp[LALRM]);
+ PRINT_TEMP("Module temperature high warning threshold",
+ sd.sfp_temp[HWARN]);
+ PRINT_TEMP("Module temperature low warning threshold",
+ sd.sfp_temp[LWARN]);
+
+ PRINT_VCC("Module voltage high alarm threshold",
+ sd.sfp_voltage[HALRM]);
+ PRINT_VCC("Module voltage low alarm threshold",
+ sd.sfp_voltage[LALRM]);
+ PRINT_VCC("Module voltage high warning threshold",
+ sd.sfp_voltage[HWARN]);
+ PRINT_VCC("Module voltage low warning threshold",
+ sd.sfp_voltage[LWARN]);
+
+ PRINT_xX_PWR("Laser rx power high alarm threshold",
+ sd.rx_power[HALRM]);
+ PRINT_xX_PWR("Laser rx power low alarm threshold",
+ sd.rx_power[LALRM]);
+ PRINT_xX_PWR("Laser rx power high warning threshold",
+ sd.rx_power[HWARN]);
+ PRINT_xX_PWR("Laser rx power low warning threshold",
+ sd.rx_power[LWARN]);
+}
diff --git a/app/test-pmd/sff_common.h b/app/test-pmd/sff_common.h
new file mode 100644
index 0000000000..0b708a9a7a
--- /dev/null
+++ b/app/test-pmd/sff_common.h
@@ -0,0 +1,178 @@
+/* SPDX-License-Identifier: BSD-3-Clause
+ * Copyright(c) 2010-2022 Intel Corporation
+ *
+ * Implements SFF-8024 Rev 4.0 of pluggable I/O configuration
+ *
+ * Common utilities for SFF-8436/8636 and SFF-8472/8079
+ *
+ */
+
+#ifndef SFF_COMMON_H__
+#define SFF_COMMON_H__
+
+#include <stdio.h>
+#include <rte_mbuf.h>
+#include <rte_ethdev.h>
+#include <rte_flow.h>
+
+#define SFF_8024_ID_OFFSET 0x00
+#define SFF_8024_ID_UNKNOWN 0x00
+#define SFF_8024_ID_GBIC 0x01
+#define SFF_8024_ID_SOLDERED_MODULE 0x02
+#define SFF_8024_ID_SFP 0x03
+#define SFF_8024_ID_300_PIN_XBI 0x04
+#define SFF_8024_ID_XENPAK 0x05
+#define SFF_8024_ID_XFP 0x06
+#define SFF_8024_ID_XFF 0x07
+#define SFF_8024_ID_XFP_E 0x08
+#define SFF_8024_ID_XPAK 0x09
+#define SFF_8024_ID_X2 0x0A
+#define SFF_8024_ID_DWDM_SFP 0x0B
+#define SFF_8024_ID_QSFP 0x0C
+#define SFF_8024_ID_QSFP_PLUS 0x0D
+#define SFF_8024_ID_CXP 0x0E
+#define SFF_8024_ID_HD4X 0x0F
+#define SFF_8024_ID_HD8X 0x10
+#define SFF_8024_ID_QSFP28 0x11
+#define SFF_8024_ID_CXP2 0x12
+#define SFF_8024_ID_CDFP 0x13
+#define SFF_8024_ID_HD4X_FANOUT 0x14
+#define SFF_8024_ID_HD8X_FANOUT 0x15
+#define SFF_8024_ID_CDFP_S3 0x16
+#define SFF_8024_ID_MICRO_QSFP 0x17
+#define SFF_8024_ID_LAST SFF_8024_ID_MICRO_QSFP
+#define SFF_8024_ID_UNALLOCATED_LAST 0x7F
+#define SFF_8024_ID_VENDOR_START 0x80
+#define SFF_8024_ID_VENDOR_LAST 0xFF
+
+#define SFF_8024_CTOR_UNKNOWN 0x00
+#define SFF_8024_CTOR_SC 0x01
+#define SFF_8024_CTOR_FC_STYLE_1 0x02
+#define SFF_8024_CTOR_FC_STYLE_2 0x03
+#define SFF_8024_CTOR_BNC_TNC 0x04
+#define SFF_8024_CTOR_FC_COAX 0x05
+#define SFF_8024_CTOR_FIBER_JACK 0x06
+#define SFF_8024_CTOR_LC 0x07
+#define SFF_8024_CTOR_MT_RJ 0x08
+#define SFF_8024_CTOR_MU 0x09
+#define SFF_8024_CTOR_SG 0x0A
+#define SFF_8024_CTOR_OPT_PT 0x0B
+#define SFF_8024_CTOR_MPO 0x0C
+#define SFF_8024_CTOR_MPO_2 0x0D
+/* 0E-1Fh --- Reserved */
+#define SFF_8024_CTOR_HSDC_II 0x20
+#define SFF_8024_CTOR_COPPER_PT 0x21
+#define SFF_8024_CTOR_RJ45 0x22
+#define SFF_8024_CTOR_NO_SEPARABLE 0x23
+#define SFF_8024_CTOR_MXC_2x16 0x24
+#define SFF_8024_CTOR_LAST SFF_8024_CTOR_MXC_2x16
+#define SFF_8024_CTOR_UNALLOCATED_LAST 0x7F
+#define SFF_8024_CTOR_VENDOR_START 0x80
+#define SFF_8024_CTOR_VENDOR_LAST 0xFF
+
+/* ENCODING Values */
+#define SFF_8024_ENCODING_UNSPEC 0x00
+#define SFF_8024_ENCODING_8B10B 0x01
+#define SFF_8024_ENCODING_4B5B 0x02
+#define SFF_8024_ENCODING_NRZ 0x03
+/*
+ * Value: 04h
+ * SFF-8472 - Manchester
+ * SFF-8436/8636 - SONET Scrambled
+ */
+#define SFF_8024_ENCODING_4h 0x04
+/*
+ * Value: 05h
+ * SFF-8472 - SONET Scrambled
+ * SFF-8436/8636 - 64B/66B
+ */
+#define SFF_8024_ENCODING_5h 0x05
+/*
+ * Value: 06h
+ * SFF-8472 - 64B/66B
+ * SFF-8436/8636 - Manchester
+ */
+#define SFF_8024_ENCODING_6h 0x06
+#define SFF_8024_ENCODING_256B 0x07
+#define SFF_8024_ENCODING_PAM4 0x08
+
+/* Most common case: 16-bit unsigned integer in a certain unit */
+#define OFFSET_TO_U16(offset) \
+ (id[offset] << 8 | id[(offset) + 1])
+
+# define PRINT_xX_PWR(string, var) \
+ printf("%-41s : %.4f mW / %.2f dBm\n", (string), \
+ (double)((var) / 10000.), \
+ convert_mw_to_dbm((double)((var) / 10000.)))
+
+#define PRINT_BIAS(string, bias_cur) \
+ printf("%-41s : %.3f mA\n", (string), \
+ (double)(bias_cur / 500.))
+
+#define PRINT_TEMP(string, temp) \
+ printf("%-41s : %.2f degrees C / %.2f degrees F\n", \
+ (string), (double)(temp / 256.), \
+ (double)(temp / 256. * 1.8 + 32.))
+
+#define PRINT_VCC(string, sfp_voltage) \
+ printf("%-41s : %.4f V\n", (string), \
+ (double)(sfp_voltage / 10000.))
+
+# define PRINT_xX_THRESH_PWR(string, var, index) \
+ PRINT_xX_PWR(string, (var)[(index)])
+
+/* Channel Monitoring Fields */
+struct sff_channel_diags {
+ uint16_t bias_cur; /* Measured bias current in 2uA units */
+ uint16_t rx_power; /* Measured RX Power */
+ uint16_t tx_power; /* Measured TX Power */
+};
+
+/* Module Monitoring Fields */
+struct sff_diags {
+
+#define MAX_CHANNEL_NUM 4
+#define LWARN 0
+#define HWARN 1
+#define LALRM 2
+#define HALRM 3
+#define MCURR 4
+
+ /* Supports DOM */
+ uint8_t supports_dom;
+ /* Supports alarm/warning thold */
+ uint8_t supports_alarms;
+ /* RX Power: 0 = OMA, 1 = Average power */
+ uint8_t rx_power_type;
+ /* TX Power: 0 = Not supported, 1 = Average power */
+ uint8_t tx_power_type;
+
+ uint8_t calibrated_ext; /* Is externally calibrated */
+ /* [5] tables are low/high warn, low/high alarm, current */
+ /* SFP voltage in 0.1mV units */
+ uint16_t sfp_voltage[5];
+ /* SFP Temp in 16-bit signed 1/256 Celcius */
+ int16_t sfp_temp[5];
+ /* Measured bias current in 2uA units */
+ uint16_t bias_cur[5];
+ /* Measured TX Power */
+ uint16_t tx_power[5];
+ /* Measured RX Power */
+ uint16_t rx_power[5];
+ struct sff_channel_diags scd[MAX_CHANNEL_NUM];
+};
+
+double convert_mw_to_dbm(double mw);
+void sff_show_value_with_unit(const uint8_t *id, unsigned int reg,
+ const char *name, unsigned int mult,
+ const char *unit);
+void sff_show_ascii(const uint8_t *id, unsigned int first_reg,
+ unsigned int last_reg, const char *name);
+void sff_show_thresholds(struct sff_diags sd);
+
+void sff_8024_show_oui(const uint8_t *id, int id_offset);
+void sff_8024_show_identifier(const uint8_t *id, int id_offset);
+void sff_8024_show_connector(const uint8_t *id, int ctor_offset);
+void sff_8024_show_encoding(const uint8_t *id, int encoding_offset, int sff_type);
+
+#endif /* SFF_COMMON_H__ */
diff --git a/app/test-pmd/testpmd.h b/app/test-pmd/testpmd.h
index 9967825044..eabcca21ea 100644
--- a/app/test-pmd/testpmd.h
+++ b/app/test-pmd/testpmd.h
@@ -72,6 +72,8 @@
#define NUMA_NO_CONFIG 0xFF
#define UMA_NO_CONFIG 0xFF
+#define ARRAY_SIZE(arr) RTE_DIM(arr)
+
typedef uint8_t lcoreid_t;
typedef uint16_t portid_t;
typedef uint16_t queueid_t;
@@ -850,7 +852,7 @@ void device_infos_display(const char *identifier);
void port_infos_display(portid_t port_id);
void port_summary_display(portid_t port_id);
void port_eeprom_display(portid_t port_id);
-void port_module_eeprom_display(portid_t port_id);
+void port_module_eeprom_display(portid_t port_id, uint8_t hex_on);
void port_summary_header_display(void);
void rx_queue_infos_display(portid_t port_idi, uint16_t queue_id);
void tx_queue_infos_display(portid_t port_idi, uint16_t queue_id);
@@ -1039,6 +1041,15 @@ int eth_macaddr_get_print_err(uint16_t port_id,
void show_macs(portid_t port_id);
void show_mcast_macs(portid_t port_id);
+/* SFF-8079 Optics diagnostics */
+extern void sff_8079_show_all(const uint8_t *id);
+
+/* SFF-8472 Optics diagnostics */
+extern void sff_8472_show_all(const uint8_t *id);
+
+/* SFF-8636 Optics diagnostics */
+extern void sff_8636_show_all(const uint8_t *id, uint32_t eeprom_len);
+
/* Functions to manage the set of filtered Multicast MAC addresses */
void mcast_addr_add(portid_t port_id, struct rte_ether_addr *mc_addr);
void mcast_addr_remove(portid_t port_id, struct rte_ether_addr *mc_addr);
diff --git a/doc/guides/testpmd_app_ug/testpmd_funcs.rst b/doc/guides/testpmd_app_ug/testpmd_funcs.rst
index 9cc248084f..ffcb87d03e 100644
--- a/doc/guides/testpmd_app_ug/testpmd_funcs.rst
+++ b/doc/guides/testpmd_app_ug/testpmd_funcs.rst
@@ -214,12 +214,19 @@ For example:
nvgre
vxlan-gpe
-show port (module_eeprom|eeprom)
+show port eeprom
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Display the EEPROM information of a port::
- testpmd> show port (port_id) (module_eeprom|eeprom)
+ testpmd> show port (port_id) eeprom
+
+show port module_eeprom (format|hex)
+~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
+
+Display the module EEPROM with specific format or hex dump of a port::
+
+ testpmd> show port (port_id) module_eeprom (format|hex)
show port rss reta
~~~~~~~~~~~~~~~~~~
--
2.25.1
next reply other threads:[~2022-02-15 10:22 UTC|newest]
Thread overview: 77+ messages / expand[flat|nested] mbox.gz Atom feed top
2022-02-15 10:18 Robin Zhang [this message]
2022-02-15 13:28 ` [PATCH] app/testpmd: format dump information of module EEPROM Ferruh Yigit
2022-02-15 15:07 ` Thomas Monjalon
2022-02-16 2:26 ` Zhang, RobinX
2022-02-16 8:03 ` David Marchand
2022-02-16 8:45 ` Thomas Monjalon
2022-02-16 9:30 ` Bruce Richardson
2022-02-16 9:41 ` David Marchand
2022-02-16 10:02 ` Bruce Richardson
2022-02-16 10:15 ` David Marchand
2022-04-08 10:23 ` [PATCH v2] common/sff_module: add telemetry command to dump " Robin Zhang
2022-04-08 10:33 ` Bruce Richardson
2022-04-08 10:55 ` Zhang, RobinX
2022-04-08 11:00 ` Bruce Richardson
2022-04-08 11:20 ` Zhang, RobinX
2022-04-08 11:26 ` Bruce Richardson
2022-04-11 8:13 ` Zhang, RobinX
2022-04-11 9:13 ` Bruce Richardson
2022-04-13 12:13 ` Thomas Monjalon
2022-04-14 7:41 ` David Marchand
2022-04-20 7:00 ` [PATCH v3 0/5] add telemetry command for show " Robin Zhang
2022-04-20 7:00 ` [PATCH v3 1/5] ethdev: add telemetry command for " Robin Zhang
2022-04-20 9:16 ` Andrew Rybchenko
2022-04-20 7:00 ` [PATCH v3 2/5] ethdev: common utilities for different SFF specs Robin Zhang
2022-04-20 7:00 ` [PATCH v3 3/5] ethdev: format module EEPROM for SFF-8079 Robin Zhang
2022-04-20 7:00 ` [PATCH v3 4/5] ethdev: format module EEPROM for SFF-8472 Robin Zhang
2022-04-20 7:00 ` [PATCH v3 5/5] ethdev: format module EEPROM for SFF-8636 Robin Zhang
2022-04-20 8:49 ` [PATCH v3 0/5] add telemetry command for show module EEPROM Morten Brørup
2022-04-25 5:34 ` [PATCH v4 " Robin Zhang
2022-04-25 5:34 ` [PATCH v4 1/5] ethdev: add telemetry command for " Robin Zhang
2022-04-25 5:34 ` [PATCH v4 2/5] ethdev: common utilities for different SFF specs Robin Zhang
2022-04-25 5:34 ` [PATCH v4 3/5] ethdev: format module EEPROM for SFF-8079 Robin Zhang
2022-04-25 5:34 ` [PATCH v4 4/5] ethdev: format module EEPROM for SFF-8472 Robin Zhang
2022-04-25 5:34 ` [PATCH v4 5/5] ethdev: format module EEPROM for SFF-8636 Robin Zhang
2022-04-26 2:43 ` [PATCH v5 0/5] add telemetry command for show module EEPROM Robin Zhang
2022-04-26 2:43 ` [PATCH v5 1/5] ethdev: add telemetry command for " Robin Zhang
2022-05-04 10:16 ` Andrew Rybchenko
2022-04-26 2:43 ` [PATCH v5 2/5] ethdev: common utilities for different SFF specs Robin Zhang
2022-04-26 2:43 ` [PATCH v5 3/5] ethdev: format module EEPROM for SFF-8079 Robin Zhang
2022-04-26 2:43 ` [PATCH v5 4/5] ethdev: format module EEPROM for SFF-8472 Robin Zhang
2022-04-26 2:43 ` [PATCH v5 5/5] ethdev: format module EEPROM for SFF-8636 Robin Zhang
2022-05-04 8:13 ` [PATCH v5 0/5] add telemetry command for show module EEPROM Andrew Rybchenko
2022-05-11 2:14 ` [PATCH v6 " Robin Zhang
2022-05-11 2:14 ` [PATCH v6 1/5] ethdev: add telemetry command for " Robin Zhang
2022-05-11 2:14 ` [PATCH v6 2/5] ethdev: common utilities for different SFF specs Robin Zhang
2022-05-11 2:14 ` [PATCH v6 3/5] ethdev: format module EEPROM for SFF-8079 Robin Zhang
2022-05-11 2:14 ` [PATCH v6 4/5] ethdev: format module EEPROM for SFF-8472 Robin Zhang
2022-05-19 8:33 ` Andrew Rybchenko
2022-05-11 2:14 ` [PATCH v6 5/5] ethdev: format module EEPROM for SFF-8636 Robin Zhang
2022-05-24 6:24 ` [PATCH v7 0/5] add telemetry command for show module EEPROM Robin Zhang
2022-05-24 6:24 ` [PATCH v7 1/5] ethdev: add telemetry command for " Robin Zhang
2022-05-24 6:24 ` [PATCH v7 2/5] ethdev: common utilities for different SFF specs Robin Zhang
2022-05-24 6:24 ` [PATCH v7 3/5] ethdev: format module EEPROM for SFF-8079 Robin Zhang
2022-05-24 6:24 ` [PATCH v7 4/5] ethdev: format module EEPROM for SFF-8472 Robin Zhang
2022-05-24 6:24 ` [PATCH v7 5/5] ethdev: format module EEPROM for SFF-8636 Robin Zhang
2022-05-24 9:03 ` David Marchand
2022-05-25 2:43 ` Zhang, RobinX
2022-05-25 3:14 ` [PATCH v8 0/5] add telemetry command for show module EEPROM Robin Zhang
2022-05-25 3:14 ` [PATCH v8 1/5] ethdev: add telemetry command for " Robin Zhang
2022-05-25 9:24 ` Andrew Rybchenko
2022-05-25 3:14 ` [PATCH v8 2/5] ethdev: common utilities for different SFF specs Robin Zhang
2022-05-25 8:51 ` Andrew Rybchenko
2022-05-25 9:40 ` Andrew Rybchenko
2022-05-25 3:14 ` [PATCH v8 3/5] ethdev: format module EEPROM for SFF-8079 Robin Zhang
2022-05-25 9:55 ` Andrew Rybchenko
2022-05-25 3:14 ` [PATCH v8 4/5] ethdev: format module EEPROM for SFF-8472 Robin Zhang
2022-05-25 11:58 ` Andrew Rybchenko
2022-05-25 3:14 ` [PATCH v8 5/5] ethdev: format module EEPROM for SFF-8636 Robin Zhang
2022-05-25 9:01 ` Andrew Rybchenko
2022-05-25 12:01 ` Andrew Rybchenko
2022-05-26 7:32 ` [PATCH v9 0/5] add telemetry command for show module EEPROM Robin Zhang
2022-05-26 7:32 ` [PATCH v9 1/5] ethdev: add telemetry command for " Robin Zhang
2022-05-26 7:32 ` [PATCH v9 2/5] ethdev: add common code for different SFF specs Robin Zhang
2022-05-26 7:32 ` [PATCH v9 3/5] ethdev: support SFF-8079 module information telemetry Robin Zhang
2022-05-26 7:32 ` [PATCH v9 4/5] ethdev: support SFF-8472 " Robin Zhang
2022-05-26 7:32 ` [PATCH v9 5/5] ethdev: support SFF-8636 " Robin Zhang
2022-05-31 14:43 ` [PATCH v9 0/5] add telemetry command for show module EEPROM Andrew Rybchenko
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20220215101853.919735-1-robinx.zhang@intel.com \
--to=robinx.zhang@intel.com \
--cc=aman.deep.singh@intel.com \
--cc=dev@dpdk.org \
--cc=junfeng.guo@intel.com \
--cc=stevex.yang@intel.com \
--cc=xiaoyun.li@intel.com \
--cc=yuying.zhang@intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.