From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from phobos.denx.de (phobos.denx.de [85.214.62.61]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 18544C433F5 for ; Thu, 24 Mar 2022 06:23:33 +0000 (UTC) Received: from h2850616.stratoserver.net (localhost [IPv6:::1]) by phobos.denx.de (Postfix) with ESMTP id DF6CE84093; Thu, 24 Mar 2022 07:22:41 +0100 (CET) Authentication-Results: phobos.denx.de; dmarc=pass (p=none dis=none) header.from=nxp.com Authentication-Results: phobos.denx.de; spf=pass smtp.mailfrom=u-boot-bounces@lists.denx.de Authentication-Results: phobos.denx.de; dkim=pass (1024-bit key; unprotected) header.d=nxp.com header.i=@nxp.com header.b="DutYYcrn"; dkim-atps=neutral Received: by phobos.denx.de (Postfix, from userid 109) id 236798406E; Thu, 24 Mar 2022 07:22:40 +0100 (CET) Received: from EUR04-VI1-obe.outbound.protection.outlook.com (mail-vi1eur04on060f.outbound.protection.outlook.com [IPv6:2a01:111:f400:fe0e::60f]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by phobos.denx.de (Postfix) with ESMTPS id BEC978406E for ; Thu, 24 Mar 2022 07:22:36 +0100 (CET) Authentication-Results: phobos.denx.de; dmarc=pass (p=none dis=none) header.from=nxp.com Authentication-Results: phobos.denx.de; spf=pass smtp.mailfrom=gaurav.jain@nxp.com ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=WP3bdnBtjn+74nLnLdkBQ8RQtAOeZnct4HhQuYThPxuXESYQNULqFUrrtug7GIJ+tYXXS4e8kwCl8xOuzgcDEQ6cUvLJa399ka0Nn1JWCWRCgDz9ZzmiQF03gss4rrloQRSC1vsv1MPWjTdFEzXa62Y5PqEqzBb8vBFiMZThLk60Jw4d6145qcL6JAq/nmrsPuAjgoy5Z+iBKYKwnghjwrNvOy7ukQH7YPzKIrdwYWUGT6JSVmpOSqRA5KkFVhaukFCsGg0sU7Jsb1psSWlrFecrdyd5u9eXsdkcOSon+6IirlwYQGOSRAPblEMqN62w2IPrj03AMu67+07IGdZD9w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=+PSRP/kcoWw2YzyO5dGeShtMTu8bBO1prLwqzqVw5M4=; b=NzeLpL6vH2AEph6/Z3INdXnvMgdFiLIk38XQnhZ+VegQMIWUsPrucDzJPQ7xAp55uu2RVMhFDpKZUFtVDiq8A8KylEvugLsTLdaAiGpijLQCjCwH15sEEMjyiSNYE8bjP2usNSylLEZXW/cKXs4lRnLEMqGgIsW2KNmZ9ZTbSDcFR8lvHM3lDAfgT+9ffnNzqdoKTmPocr+3XctI8YnJlHoH2vlv4mX8FlxczVVB3f49xMEh3DId47S/xqmVOR5IuWB187XvRHze/hAJOiZhdtiq5cOgXDFnwCi7QZXxQ874W3u2igN/6Rc/UkEXUOm6puX5RGxQ53wlNqsI9kZJ/A== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=nxp.com; dmarc=pass action=none header.from=nxp.com; dkim=pass header.d=nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nxp.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=+PSRP/kcoWw2YzyO5dGeShtMTu8bBO1prLwqzqVw5M4=; b=DutYYcrnY28yupeN9YuPkyGr02/FUYJg3X2HJ4Vqzzy2hJanELCANd9U+Q+npBi+do842WxWl2o1VGk66bhqAB0WWDns2zW2FThGrDMqZEvQq2LSg6sWRi0bTPs9pqc3u1Dj87Ry0bZ2PkETjBH9hRo0iYhna+YPSOFGbDu5QIs= Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=nxp.com; Received: from VI1PR04MB5342.eurprd04.prod.outlook.com (2603:10a6:803:46::16) by DB7PR04MB4187.eurprd04.prod.outlook.com (2603:10a6:5:26::32) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5102.18; Thu, 24 Mar 2022 06:22:35 +0000 Received: from VI1PR04MB5342.eurprd04.prod.outlook.com ([fe80::17b:81aa:f01b:bef1]) by VI1PR04MB5342.eurprd04.prod.outlook.com ([fe80::17b:81aa:f01b:bef1%4]) with mapi id 15.20.5081.022; Thu, 24 Mar 2022 06:22:34 +0000 From: Gaurav Jain To: u-boot@lists.denx.de, Stefano Babic Cc: Fabio Estevam , Peng Fan , Simon Glass , Michael Walle , Priyanka Jain , Ye Li , Horia Geanta , Ji Luo , Franck Lenormand , Silvano Di Ninno , Sahil malhotra , Pankaj Gupta , Varun Sethi , "NXP i . MX U-Boot Team" , Shengzhou Liu , Mingkai Hu , Rajesh Bhagat , Meenakshi Aggarwal , Wasim Khan , Alison Wang , Pramod Kumar , Tang Yuantian , Adrian Alonso , Vladimir Oltean , ZHIZHIKIN Andrey , Michael Trimarchi , Gaurav Jain Subject: [PATCH v11 10/14] Layerscape: Add crypto node in device tree Date: Thu, 24 Mar 2022 11:50:34 +0530 Message-Id: <20220324062038.2187-11-gaurav.jain@nxp.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20220324062038.2187-1-gaurav.jain@nxp.com> References: <20220324062038.2187-1-gaurav.jain@nxp.com> Content-Type: text/plain X-ClientProxiedBy: SGXP274CA0008.SGPP274.PROD.OUTLOOK.COM (2603:1096:4:b8::20) To VI1PR04MB5342.eurprd04.prod.outlook.com (2603:10a6:803:46::16) MIME-Version: 1.0 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: 8fcc06fc-aeea-428b-edc0-08da0d5eaf5c X-MS-TrafficTypeDiagnostic: DB7PR04MB4187:EE_ X-Microsoft-Antispam-PRVS: X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: YmFCwszjcn9OIN0MCsVmVhyaMWgGGC+0A0DdPsPzDyIiVUmOrtN09NSTClKj2otfl0o9aJm3Pm4nrlJipGjxFSQx0NE1LkbqOGOaWhtvFiQwkC4rHn6H4/OOY+XxgR3PVik7wwjDfzJ6ZgrUw8zXmQtt/U65ke7Urx9sisQCPx71MG+PCeO5tqqVsef6RtX85Vze04H2JMi2OWI5FMR8sy9lxNSIk8559x619890lnzhYyVsffeKU1jIIgyxEWeCB6jx/uns7XdTsBD6gYK24faYbjO858DGvZ/JfotWGYpCnhdUW8vTjnsNxnNnDly+N76P56OzFortxoAx9qySKhRg3phu4bwhhmMBsyeT+S/RdKyRLISH5DARKRZLsCBoVfvXF7PvQUG0yAJez6EsLrbecrJze15qptvXRsINxdu2bNKkzvnNqshlda5LqlS7zsLNAA6Oech4DkL9xO0IUfvzi8oR1k9jNY7YhD9ookpHZ+k0z6nU4rw5QQudpEyQNrkyjeJJUN3zK9XHlBRSZ1z7JS3gWKWt5pZKGLvRBp7Q5drQXpHCDcyAPKaFQcOpiMGp8DbjTcfu9cURnAk0Wk79fXycOD7Ww8MEWqMqkfnPPqTNas4UrCd0Rr1znisdoVgxPYGXhvrGYkG2Igipm8mn5PFK0Q59Lp72xpnYvFwsIoIhCStamQN4HoVNaNPuuI9MOpih4uoHLFMh1frkLZIqKO7hfYfmm9JEDwKBPLc= X-Forefront-Antispam-Report: CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:VI1PR04MB5342.eurprd04.prod.outlook.com; PTR:; CAT:NONE; SFS:(13230001)(4636009)(366004)(316002)(83380400001)(54906003)(8676002)(2906002)(30864003)(6486002)(86362001)(5660300002)(1076003)(44832011)(38350700002)(52116002)(38100700002)(8936002)(6512007)(6506007)(55236004)(2616005)(36756003)(6916009)(66946007)(508600001)(4326008)(66556008)(66476007)(26005)(186003)(16843485002); DIR:OUT; SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: =?us-ascii?Q?q4PDCfFUCb3xMqd16j5h3RtfzOkQ3DsAFixgH/kXz5E4Mz22JXPMAy/lIefB?= =?us-ascii?Q?m8AW6n67LbeGYozqk8w3YiCFtjPFxBzGD7q7o6V1YIUsF8JL4i+y3YPtgpvk?= =?us-ascii?Q?OA5fL1fNix7+eJT3WU2Kn+1FScohCuJeGfa69+lgkPwpNpq2ZulmaaVJE9bj?= =?us-ascii?Q?PbqSP0pCH49lyM21zzYKhdvoM7LcazCAY+m7VLdPlKwszb3RTVNaTkazZn43?= =?us-ascii?Q?6PzuRMQKDNcoI544nPNoPmVLM0UcpQbUWGTciGFJttbtKqmE9Hi6M+o9v/sZ?= =?us-ascii?Q?8WwI4+yAJdpauv6SdrfLKniJwCMIHIgBNGVy1bkr8xfuRVggqJnpOOtTkelw?= =?us-ascii?Q?rVUFp8k02A6FW4N/WHwJWpKblsUwFvLKG8s3SzC3S5a6OkDNdcR/ymkDhvNX?= =?us-ascii?Q?fzRGw60j7KhxyjI++2byU6asADwjIRxRMuI8Ah5cV09OtruqsmuPY6l/2p5f?= =?us-ascii?Q?Sg2ZGpwYRLt+yJjmMwFpIfYeDxxcqjspmEJ/TPOSijt78tvbujj6wDW6TEwn?= =?us-ascii?Q?wSGEbOysuRM9wd5tQn+fWu2V6OBl5NO+ZhjZzuMV/cXBxJ221j3MiTzx0h3J?= =?us-ascii?Q?/o655pFgYXwJuIsCGjmajq6vF2ymun0vsYtgdDsYgtVjrIPi9+XNO6Nyfrgk?= =?us-ascii?Q?um61QqzHxVGKCfzX7xAMR0yAVnJ00ooY+e7UPVS81T6VBvqlPnN4PJ2eZl3L?= =?us-ascii?Q?aonhgQP9mGbozgAi6JPL59m7G3ZAKKIJBbPKTi/8OFVvR3tt9gk/bEuhPgpF?= =?us-ascii?Q?Y4Z8klWhlZx3E7GWbM8P4NUUmdet6EZ2fE9iqcbK/oT0ABGFWQJK1VmVzz1/?= =?us-ascii?Q?sTyMi65obaOvimHX3D7wTxwcoeOQekXymzAGDQkzxGZK1JzSvajDZVnek4cD?= =?us-ascii?Q?bvxnPOde/ptKvNuOoEsH+weCnOT70EaNXgSYdkISyXXo5/0Zu5nhZmR3bglb?= =?us-ascii?Q?aeBxv566ASJGFoHVM1JwfZnyKtW340lkU482odwsKZL99HWRI8ZoLSDrlIFO?= =?us-ascii?Q?iJ4GgajhGS6f0JPe8FKSjvjZJ4PJ6e0w6Sct70NQYDgHBcvDVZBfzaXjTB/v?= =?us-ascii?Q?KyUfrADR2jl5Yj9aR5m4SCq1uLOmZ0IR1/FcYbxwC+1KENDpOQAXWWY3ylw8?= =?us-ascii?Q?VSQ1PXksPT14zHJvZVEqw8GP9c7vytQF8nb1/KznUMTgKMcPYYJljOunziox?= =?us-ascii?Q?6YfbHhdNDjhYtR4FC7ve72WszqBH3v4nubgu5wFKeT/tjRJL76igRe2T1T54?= =?us-ascii?Q?XmA65kTHRqqaEXoe8imLBiBEUc/RPsbardW0LxFQICRSvfQ01dh6iHhInq+D?= =?us-ascii?Q?7/c05cLQDd6h5ZjRxMWs7guF13LaZZp09WTYWVuefCKJm5tQNX/x94K6Q4+C?= =?us-ascii?Q?rgNn6pSp5VSBor8RVR6rSnLwXQSadj3v6JXfqZ8LvOpciJE6FCqOcrg7eTaH?= =?us-ascii?Q?oGnrVwLl8AGFzSF/LjWQ6q7ZZLQI8q58A5jTo3uKzyPsmkDf7iK4L4tPBoWY?= =?us-ascii?Q?ZfKtWlH/V1BzWbgKlfO7g48xMNjfCURwmuG6HheJEguQUk3/w+lny986QERY?= =?us-ascii?Q?5KOKcgjW/BixmHFnoEkFDA6hZjP0ANbCd7sya41AsW9ah12nsM+h8poVSUEI?= =?us-ascii?Q?weodtE2CVPQqwavatwbHE2A5sYhGbwXAeQC3dgB5SaUUjv9MoIEZ1fuork6C?= =?us-ascii?Q?jT/dx101IIH0nfIYBlnmw4ehYg0FFSiAvZxzN3+3X3EAGJGTJTHgBGc1g/nq?= =?us-ascii?Q?ZevNdbZdjw=3D=3D?= X-OriginatorOrg: nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: 8fcc06fc-aeea-428b-edc0-08da0d5eaf5c X-MS-Exchange-CrossTenant-AuthSource: VI1PR04MB5342.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 24 Mar 2022 06:22:34.8879 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: B3CywJA/KVtaW9xLy7klBnDKfiT0Oule5+upode7aWOottnSwRSTeBEcEnxVet/5dlb/qcHqOxSbTdSTV+/aIw== X-MS-Exchange-Transport-CrossTenantHeadersStamped: DB7PR04MB4187 X-BeenThere: u-boot@lists.denx.de X-Mailman-Version: 2.1.39 Precedence: list List-Id: U-Boot discussion List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: u-boot-bounces@lists.denx.de Sender: "U-Boot" X-Virus-Scanned: clamav-milter 0.103.5 at phobos.denx.de X-Virus-Status: Clean LS(1021/1012/1028/1043/1046/1088/2088), LX2160 - updated device tree Signed-off-by: Gaurav Jain Reviewed-by: Priyanka Jain --- arch/arm/dts/fsl-ls1012a.dtsi | 46 ++++++++++++++++++++++++++++++++++- arch/arm/dts/fsl-ls1043a.dtsi | 45 +++++++++++++++++++++++++++++++++- arch/arm/dts/fsl-ls1046a.dtsi | 44 +++++++++++++++++++++++++++++++++ arch/arm/dts/fsl-ls1088a.dtsi | 39 +++++++++++++++++++++++++++++ arch/arm/dts/fsl-ls2080a.dtsi | 39 +++++++++++++++++++++++++++++ arch/arm/dts/fsl-lx2160a.dtsi | 41 ++++++++++++++++++++++++++++++- arch/arm/dts/ls1021a.dtsi | 40 ++++++++++++++++++++++++++++++ 7 files changed, 291 insertions(+), 3 deletions(-) diff --git a/arch/arm/dts/fsl-ls1012a.dtsi b/arch/arm/dts/fsl-ls1012a.dtsi index 0ea899c7d7..1cdcc99c1e 100644 --- a/arch/arm/dts/fsl-ls1012a.dtsi +++ b/arch/arm/dts/fsl-ls1012a.dtsi @@ -1,6 +1,6 @@ // SPDX-License-Identifier: GPL-2.0+ OR X11 /* - * Copyright 2020 NXP + * Copyright 2020-2021 NXP * Copyright 2016 Freescale Semiconductor */ @@ -71,6 +71,50 @@ bus-width = <4>; }; + crypto: crypto@1700000 { + compatible = "fsl,sec-v5.4", "fsl,sec-v5.0", + "fsl,sec-v4.0"; + fsl,sec-era = <8>; + #address-cells = <1>; + #size-cells = <1>; + ranges = <0x0 0x00 0x1700000 0x100000>; + reg = <0x00 0x1700000 0x0 0x100000>; + interrupts = <0 75 0x4>; + dma-coherent; + + sec_jr0: jr@10000 { + compatible = "fsl,sec-v5.4-job-ring", + "fsl,sec-v5.0-job-ring", + "fsl,sec-v4.0-job-ring"; + reg = <0x10000 0x10000>; + interrupts = <0 71 0x4>; + }; + + sec_jr1: jr@20000 { + compatible = "fsl,sec-v5.4-job-ring", + "fsl,sec-v5.0-job-ring", + "fsl,sec-v4.0-job-ring"; + reg = <0x20000 0x10000>; + interrupts = <0 72 0x4>; + }; + + sec_jr2: jr@30000 { + compatible = "fsl,sec-v5.4-job-ring", + "fsl,sec-v5.0-job-ring", + "fsl,sec-v4.0-job-ring"; + reg = <0x30000 0x10000>; + interrupts = <0 73 0x4>; + }; + + sec_jr3: jr@40000 { + compatible = "fsl,sec-v5.4-job-ring", + "fsl,sec-v5.0-job-ring", + "fsl,sec-v4.0-job-ring"; + reg = <0x40000 0x10000>; + interrupts = <0 74 0x4>; + }; + }; + gpio0: gpio@2300000 { compatible = "fsl,qoriq-gpio"; reg = <0x0 0x2300000 0x0 0x10000>; diff --git a/arch/arm/dts/fsl-ls1043a.dtsi b/arch/arm/dts/fsl-ls1043a.dtsi index 52dc5a9638..72877d2ff5 100644 --- a/arch/arm/dts/fsl-ls1043a.dtsi +++ b/arch/arm/dts/fsl-ls1043a.dtsi @@ -2,7 +2,7 @@ /* * Device Tree Include file for NXP Layerscape-1043A family SoC. * - * Copyright 2020 NXP + * Copyright 2020-2021 NXP * Copyright (C) 2014-2015, Freescale Semiconductor * * Mingkai Hu @@ -125,6 +125,49 @@ interrupts = <0 43 0x4>; }; + crypto: crypto@1700000 { + compatible = "fsl,sec-v5.4", "fsl,sec-v5.0", + "fsl,sec-v4.0"; + fsl,sec-era = <3>; + #address-cells = <1>; + #size-cells = <1>; + ranges = <0x0 0x00 0x1700000 0x100000>; + reg = <0x00 0x1700000 0x0 0x100000>; + interrupts = <0 75 0x4>; + + sec_jr0: jr@10000 { + compatible = "fsl,sec-v5.4-job-ring", + "fsl,sec-v5.0-job-ring", + "fsl,sec-v4.0-job-ring"; + reg = <0x10000 0x10000>; + interrupts = <0 71 0x4>; + }; + + sec_jr1: jr@20000 { + compatible = "fsl,sec-v5.4-job-ring", + "fsl,sec-v5.0-job-ring", + "fsl,sec-v4.0-job-ring"; + reg = <0x20000 0x10000>; + interrupts = <0 72 0x4>; + }; + + sec_jr2: jr@30000 { + compatible = "fsl,sec-v5.4-job-ring", + "fsl,sec-v5.0-job-ring", + "fsl,sec-v4.0-job-ring"; + reg = <0x30000 0x10000>; + interrupts = <0 73 0x4>; + }; + + sec_jr3: jr@40000 { + compatible = "fsl,sec-v5.4-job-ring", + "fsl,sec-v5.0-job-ring", + "fsl,sec-v4.0-job-ring"; + reg = <0x40000 0x10000>; + interrupts = <0 74 0x4>; + }; + }; + i2c0: i2c@2180000 { compatible = "fsl,vf610-i2c"; #address-cells = <1>; diff --git a/arch/arm/dts/fsl-ls1046a.dtsi b/arch/arm/dts/fsl-ls1046a.dtsi index a60cbf11fc..c655e002aa 100644 --- a/arch/arm/dts/fsl-ls1046a.dtsi +++ b/arch/arm/dts/fsl-ls1046a.dtsi @@ -3,6 +3,7 @@ * Device Tree Include file for Freescale Layerscape-1046A family SoC. * * Copyright (C) 2016, Freescale Semiconductor + * Copyright 2021 NXP * * Mingkai Hu */ @@ -124,6 +125,49 @@ interrupts = <0 43 0x4>; }; + crypto: crypto@1700000 { + compatible = "fsl,sec-v5.4", "fsl,sec-v5.0", + "fsl,sec-v4.0"; + fsl,sec-era = <8>; + #address-cells = <1>; + #size-cells = <1>; + ranges = <0x0 0x00 0x1700000 0x100000>; + reg = <0x00 0x1700000 0x0 0x100000>; + interrupts = <0 75 0x4>; + + sec_jr0: jr@10000 { + compatible = "fsl,sec-v5.4-job-ring", + "fsl,sec-v5.0-job-ring", + "fsl,sec-v4.0-job-ring"; + reg = <0x10000 0x10000>; + interrupts = <0 71 0x4>; + }; + + sec_jr1: jr@20000 { + compatible = "fsl,sec-v5.4-job-ring", + "fsl,sec-v5.0-job-ring", + "fsl,sec-v4.0-job-ring"; + reg = <0x20000 0x10000>; + interrupts = <0 72 0x4>; + }; + + sec_jr2: jr@30000 { + compatible = "fsl,sec-v5.4-job-ring", + "fsl,sec-v5.0-job-ring", + "fsl,sec-v4.0-job-ring"; + reg = <0x30000 0x10000>; + interrupts = <0 73 0x4>; + }; + + sec_jr3: jr@40000 { + compatible = "fsl,sec-v5.4-job-ring", + "fsl,sec-v5.0-job-ring", + "fsl,sec-v4.0-job-ring"; + reg = <0x40000 0x10000>; + interrupts = <0 74 0x4>; + }; + }; + i2c0: i2c@2180000 { compatible = "fsl,vf610-i2c"; #address-cells = <1>; diff --git a/arch/arm/dts/fsl-ls1088a.dtsi b/arch/arm/dts/fsl-ls1088a.dtsi index f73fdfda8b..9b7c54b260 100644 --- a/arch/arm/dts/fsl-ls1088a.dtsi +++ b/arch/arm/dts/fsl-ls1088a.dtsi @@ -174,6 +174,45 @@ dr_mode = "host"; }; + crypto: crypto@8000000 { + compatible = "fsl,sec-v5.0", "fsl,sec-v4.0"; + fsl,sec-era = <8>; + #address-cells = <1>; + #size-cells = <1>; + ranges = <0x0 0x00 0x8000000 0x100000>; + reg = <0x00 0x8000000 0x0 0x100000>; + interrupts = ; + dma-coherent; + + sec_jr0: jr@10000 { + compatible = "fsl,sec-v5.0-job-ring", + "fsl,sec-v4.0-job-ring"; + reg = <0x10000 0x10000>; + interrupts = ; + }; + + sec_jr1: jr@20000 { + compatible = "fsl,sec-v5.0-job-ring", + "fsl,sec-v4.0-job-ring"; + reg = <0x20000 0x10000>; + interrupts = ; + }; + + sec_jr2: jr@30000 { + compatible = "fsl,sec-v5.0-job-ring", + "fsl,sec-v4.0-job-ring"; + reg = <0x30000 0x10000>; + interrupts = ; + }; + + sec_jr3: jr@40000 { + compatible = "fsl,sec-v5.0-job-ring", + "fsl,sec-v4.0-job-ring"; + reg = <0x40000 0x10000>; + interrupts = ; + }; + }; + pcie1: pcie@3400000 { compatible = "fsl,ls-pcie", "snps,dw-pcie"; reg = <0x00 0x03400000 0x0 0x80000 /* dbi registers */ diff --git a/arch/arm/dts/fsl-ls2080a.dtsi b/arch/arm/dts/fsl-ls2080a.dtsi index 72ba52594a..a1837454f4 100644 --- a/arch/arm/dts/fsl-ls2080a.dtsi +++ b/arch/arm/dts/fsl-ls2080a.dtsi @@ -239,6 +239,45 @@ status = "disabled"; }; + crypto: crypto@8000000 { + compatible = "fsl,sec-v5.0", "fsl,sec-v4.0"; + fsl,sec-era = <8>; + #address-cells = <1>; + #size-cells = <1>; + ranges = <0x0 0x00 0x8000000 0x100000>; + reg = <0x00 0x8000000 0x0 0x100000>; + interrupts = <0 139 0x4>; /* Level high type */ + dma-coherent; + + sec_jr0: jr@10000 { + compatible = "fsl,sec-v5.0-job-ring", + "fsl,sec-v4.0-job-ring"; + reg = <0x10000 0x10000>; + interrupts = <0 140 0x4>; /* Level high type */ + }; + + sec_jr1: jr@20000 { + compatible = "fsl,sec-v5.0-job-ring", + "fsl,sec-v4.0-job-ring"; + reg = <0x20000 0x10000>; + interrupts = <0 141 0x4>; /* Level high type */ + }; + + sec_jr2: jr@30000 { + compatible = "fsl,sec-v5.0-job-ring", + "fsl,sec-v4.0-job-ring"; + reg = <0x30000 0x10000>; + interrupts = <0 142 0x4>; /* Level high type */ + }; + + sec_jr3: jr@40000 { + compatible = "fsl,sec-v5.0-job-ring", + "fsl,sec-v4.0-job-ring"; + reg = <0x40000 0x10000>; + interrupts = <0 143 0x4>; /* Level high type */ + }; + }; + fsl_mc: fsl-mc@80c000000 { compatible = "fsl,qoriq-mc", "simple-mfd"; reg = <0x00000008 0x0c000000 0 0x40>, /* MC portal base */ diff --git a/arch/arm/dts/fsl-lx2160a.dtsi b/arch/arm/dts/fsl-lx2160a.dtsi index 52e4d7205a..57c7d3ef71 100644 --- a/arch/arm/dts/fsl-lx2160a.dtsi +++ b/arch/arm/dts/fsl-lx2160a.dtsi @@ -2,7 +2,7 @@ /* * NXP lx2160a SOC common device tree source * - * Copyright 2018-2020 NXP + * Copyright 2018-2021 NXP * */ @@ -27,6 +27,45 @@ clock-output-names = "sysclk"; }; + crypto: crypto@8000000 { + compatible = "fsl,sec-v5.0", "fsl,sec-v4.0"; + fsl,sec-era = <10>; + #address-cells = <1>; + #size-cells = <1>; + ranges = <0x0 0x00 0x8000000 0x100000>; + reg = <0x00 0x8000000 0x0 0x100000>; + interrupts = ; + dma-coherent; + + sec_jr0: jr@10000 { + compatible = "fsl,sec-v5.0-job-ring", + "fsl,sec-v4.0-job-ring"; + reg = <0x10000 0x10000>; + interrupts = ; + }; + + sec_jr1: jr@20000 { + compatible = "fsl,sec-v5.0-job-ring", + "fsl,sec-v4.0-job-ring"; + reg = <0x20000 0x10000>; + interrupts = ; + }; + + sec_jr2: jr@30000 { + compatible = "fsl,sec-v5.0-job-ring", + "fsl,sec-v4.0-job-ring"; + reg = <0x30000 0x10000>; + interrupts = ; + }; + + sec_jr3: jr@40000 { + compatible = "fsl,sec-v5.0-job-ring", + "fsl,sec-v4.0-job-ring"; + reg = <0x40000 0x10000>; + interrupts = ; + }; + }; + clockgen: clocking@1300000 { compatible = "fsl,ls2080a-clockgen"; reg = <0 0x1300000 0 0xa0000>; diff --git a/arch/arm/dts/ls1021a.dtsi b/arch/arm/dts/ls1021a.dtsi index 86192cbb7f..be330c130f 100644 --- a/arch/arm/dts/ls1021a.dtsi +++ b/arch/arm/dts/ls1021a.dtsi @@ -3,6 +3,7 @@ * Freescale ls1021a SOC common device tree source * * Copyright 2013-2015 Freescale Semiconductor, Inc. + * Copyright 2021 NXP */ #include "skeleton.dtsi" @@ -144,6 +145,45 @@ big-endian; }; + crypto: crypto@1700000 { + compatible = "fsl,sec-v5.0", "fsl,sec-v4.0"; + fsl,sec-era = <7>; + #address-cells = <1>; + #size-cells = <1>; + reg = <0x1700000 0x100000>; + ranges = <0x0 0x1700000 0x100000>; + interrupts = ; + + sec_jr0: jr@10000 { + compatible = "fsl,sec-v5.0-job-ring", + "fsl,sec-v4.0-job-ring"; + reg = <0x10000 0x10000>; + interrupts = ; + }; + + sec_jr1: jr@20000 { + compatible = "fsl,sec-v5.0-job-ring", + "fsl,sec-v4.0-job-ring"; + reg = <0x20000 0x10000>; + interrupts = ; + }; + + sec_jr2: jr@30000 { + compatible = "fsl,sec-v5.0-job-ring", + "fsl,sec-v4.0-job-ring"; + reg = <0x30000 0x10000>; + interrupts = ; + }; + + sec_jr3: jr@40000 { + compatible = "fsl,sec-v5.0-job-ring", + "fsl,sec-v4.0-job-ring"; + reg = <0x40000 0x10000>; + interrupts = ; + }; + + }; + clockgen: clocking@1ee1000 { #address-cells = <1>; #size-cells = <1>; -- 2.17.1