From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from phobos.denx.de (phobos.denx.de [85.214.62.61]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id E2142C433EF for ; Thu, 24 Mar 2022 06:22:11 +0000 (UTC) Received: from h2850616.stratoserver.net (localhost [IPv6:::1]) by phobos.denx.de (Postfix) with ESMTP id C125A84064; Thu, 24 Mar 2022 07:21:55 +0100 (CET) Authentication-Results: phobos.denx.de; dmarc=pass (p=none dis=none) header.from=nxp.com Authentication-Results: phobos.denx.de; spf=pass smtp.mailfrom=u-boot-bounces@lists.denx.de Authentication-Results: phobos.denx.de; dkim=pass (1024-bit key; unprotected) header.d=nxp.com header.i=@nxp.com header.b="ssFIcZsu"; dkim-atps=neutral Received: by phobos.denx.de (Postfix, from userid 109) id 37B4884077; Thu, 24 Mar 2022 07:21:51 +0100 (CET) Received: from EUR05-DB8-obe.outbound.protection.outlook.com (mail-db8eur05on2061c.outbound.protection.outlook.com [IPv6:2a01:111:f400:7e1a::61c]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by phobos.denx.de (Postfix) with ESMTPS id EF4AD84063 for ; Thu, 24 Mar 2022 07:21:47 +0100 (CET) Authentication-Results: phobos.denx.de; dmarc=pass (p=none dis=none) header.from=nxp.com Authentication-Results: phobos.denx.de; spf=pass smtp.mailfrom=gaurav.jain@nxp.com ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=BPCVbB264X/8sUK8cYwEj5aryJhRckJ6inS3g7prPr0pqhoI6POSsyZwPNGE1/0p2NV89tPDCrBKoAbdbZSm6LymJsfzkSlOjlfGtihLMDH4r0KLj/gJLL4cWotrIakniG3WVm6F+YipxjBADp8mnBQrtdrGuo1qAEKRA4Hi455l64i4icMGMlIVXDIhFibopFilOkR8+mYdl97yh7xOn5GGGjJZV0DPMkO2AuB5mQumRc+c90ooYF9ko4zjlNYAFewejI5C58GTfgVC1X37Lqoq76ymZ/te1zDfecBmFG/tDCbgW9xrYMztotdBaRdFYzGaSZtNS2g2pnvPC4wsOg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=sxkMt7huUfR9YzKXNLR2grv9jXBuhb91GSudkpgJnEA=; b=OUqThpDMHeJgwRcaSfhJS8GipM1+pYQrrXnvQNWUmUiAfAc4Zn5yXAL3M49c/AARIuk5Zmo7MPAe9Qilr1KyuRpBpL33MTGx/g5xyuQwXP75KU3mf4bqaLAA8CdMqC3by1RACep/x7L+pUNofVyzwpcwbAIF0mHTWURLXTAEVQGlxHXQE12s1e/M9X0qv/+A9kIyWneIiW3p1f1IGF9SfbND847+zoi0mdCjBZHRx1/7CE7aujEoaiID1SFAudHvUG4+L6DxuO/1pjDJ1oTyFpm+rLpsq0ML/OmvRRVBVxJ4RFU7JuOS7SU6dERgG+GirPYv+NuoiVZB3hAAKjN1lg== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=nxp.com; dmarc=pass action=none header.from=nxp.com; dkim=pass header.d=nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nxp.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=sxkMt7huUfR9YzKXNLR2grv9jXBuhb91GSudkpgJnEA=; b=ssFIcZsuwIIT3k1yLLZ7qlutbK+UJ+5KgpjlQcAUKdRsMr7OLEOStLDUoUK3SB15zDaWIgDY90kh+EjuqVU2c/YK48DWL0tu9qy1e8GoSiizUhy3uGkBTyVMHSrzPyU0z2KTdElP++7hBnqHAib1UAJi8d278Qcg+J4lDun6dD8= Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=nxp.com; Received: from VI1PR04MB5342.eurprd04.prod.outlook.com (2603:10a6:803:46::16) by DB7PR04MB4442.eurprd04.prod.outlook.com (2603:10a6:5:35::17) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5102.17; Thu, 24 Mar 2022 06:21:46 +0000 Received: from VI1PR04MB5342.eurprd04.prod.outlook.com ([fe80::17b:81aa:f01b:bef1]) by VI1PR04MB5342.eurprd04.prod.outlook.com ([fe80::17b:81aa:f01b:bef1%4]) with mapi id 15.20.5081.022; Thu, 24 Mar 2022 06:21:46 +0000 From: Gaurav Jain To: u-boot@lists.denx.de, Stefano Babic Cc: Fabio Estevam , Peng Fan , Simon Glass , Michael Walle , Priyanka Jain , Ye Li , Horia Geanta , Ji Luo , Franck Lenormand , Silvano Di Ninno , Sahil malhotra , Pankaj Gupta , Varun Sethi , "NXP i . MX U-Boot Team" , Shengzhou Liu , Mingkai Hu , Rajesh Bhagat , Meenakshi Aggarwal , Wasim Khan , Alison Wang , Pramod Kumar , Tang Yuantian , Adrian Alonso , Vladimir Oltean , ZHIZHIKIN Andrey , Michael Trimarchi , Gaurav Jain Subject: [PATCH v11 03/14] crypto/fsl: i.MX8M: Enable Job ring driver model. Date: Thu, 24 Mar 2022 11:50:27 +0530 Message-Id: <20220324062038.2187-4-gaurav.jain@nxp.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20220324062038.2187-1-gaurav.jain@nxp.com> References: <20220324062038.2187-1-gaurav.jain@nxp.com> Content-Type: text/plain X-ClientProxiedBy: SGXP274CA0008.SGPP274.PROD.OUTLOOK.COM (2603:1096:4:b8::20) To VI1PR04MB5342.eurprd04.prod.outlook.com (2603:10a6:803:46::16) MIME-Version: 1.0 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: 4283fca4-4b7e-43e9-4b1f-08da0d5e9296 X-MS-TrafficTypeDiagnostic: DB7PR04MB4442:EE_ X-Microsoft-Antispam-PRVS: X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: sjM38nh7M+DLHyTOB6xWVRB99/rX8rG3XJ/15gct7fPnwAETendMEJSfIziCNzu5RWaM/hC/7/Ae1fNP2EYgbQjDnTWrsiK1qbpkS0UNu558K1mCmQ+5JaLl8hC3q3LSfdh7IaItUINI2VO4fLUF7sZO3vnRdS9r0mw33n2PimvWg/hm6FcL/en2iPwV2jgpYf6D56bg9REAHciAIDa6VggTfWnihGxbPjhIAld4eEbnSNp2JYudsPQPG9pzE9n9pXUTcgM73JmB9aI6cFULs7cpzx2HkApQydP3UJ7hIB2LXP+AvsqLPKOt4nUv2ovWPMjWXVnAW6vyvSHebWq6cF7BvHGiy9W1EYNqg1Jv32MYreeonFff3mPBd9v/W8RfVorU2/aWAgZB41UQg2+KYEUnBysO+PYpwbZnTdHymT3YS57Ue4nMxdUucIzbJ5qm1OnG93oeZYeMifvPZyXPFatXTWtPlcIcFAOgsZ5Kye0zs1TNpyV3tFUiiwX09sD6PUVanWngpZXt8BJzh374oY0RBtQZBwj+PMFIqyFiO6010ZaPbNgcjIaspzZk4tHCWK/XchIFThtDfAtINPvYqjh0iTxdJFVD78V2Zl35isAkmDujSVSVioh5tnzAzU6fbsqfBaWjM9h6fZ7hHwqCVphq5NoKtG6AeYY15oIrrQcd65efla/jyuxUiuC9Brq1BXG2wQb4JwSI3NkqmRS/og== X-Forefront-Antispam-Report: CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:VI1PR04MB5342.eurprd04.prod.outlook.com; PTR:; CAT:NONE; SFS:(13230001)(4636009)(366004)(2616005)(6512007)(316002)(2906002)(55236004)(6506007)(83380400001)(52116002)(44832011)(6486002)(8676002)(36756003)(6916009)(54906003)(66946007)(66556008)(8936002)(4326008)(6666004)(5660300002)(38100700002)(38350700002)(26005)(1076003)(508600001)(186003)(86362001)(66476007); DIR:OUT; SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: =?us-ascii?Q?udxYgE+7v+U069A8Qbw8cEILpXYgJhMaR309jTcTCzBEz2JRxpb//a5p+5Bh?= =?us-ascii?Q?qqWeZaZ5bj/dQGUr/A9ABqriM4zbPOvtgpF9tBp2nRio8Vd7METQsE7HfG0d?= =?us-ascii?Q?YJKnrma/5D1+vAPizrFcwka/QdZ8Fg9fheKzZsafZvLTDqBKRJ33HRb+3Uwx?= =?us-ascii?Q?kT1JU4Rot2PkcziNatAy2WUOWUptXgl5nmbGLJFzEqLF/QcVq7ULsqBKT06q?= =?us-ascii?Q?qJlzHoR1CLOowk/8f4ZewCgpLKUFJOVnG4iM1sWX/+JM88LWrfA4KiXXDaP9?= =?us-ascii?Q?qcgihJDwHDigeLb6xYOexdxr2hxOWsX1Aq37cFEAqnZWBPVXO6h0tGjWMPo9?= =?us-ascii?Q?2qIciIsM5WPVTce6zpo7EE1NIQ5omyPWsHE0w7TtSKFue1kFcadTa4/xZ0eW?= =?us-ascii?Q?zeYb58eCi2Hz8YE90vSHGWy5STgtdqJT4JTt3x3bClL6QHcWlPogYcZLHyOJ?= =?us-ascii?Q?is1/jwuUY0nvtzfBXTQgsxOYlA5AsRk3JpIdJ50FRBSHtYBh6calXE8aMTnk?= =?us-ascii?Q?kA7ec4tvyGy2I+IBcqLeIxwQZheVXnyN0DCeZHwtodVupsOelKpFGxL1xXqJ?= =?us-ascii?Q?tdOwgyIYf6xTmPJBOsUC2jVWW6f2KSy1nSIkHNgcVIoOKqMAqNudQUs8Iii7?= =?us-ascii?Q?DyVxsYsBpToQcMaVLAzJT3wY17nqodJ/B1CS6vDxb1jPhjJKM2U/DC7RV5qK?= =?us-ascii?Q?SEF4oZXdQXKHcMvpN4bOXXMSbsNAiO3X8bMXNUDPjD0KvULOoxsgP8dHKk7L?= =?us-ascii?Q?zPHb1llcuyXEcGMbCCrqHj3n6/ikdYJ7zSozND142r3TKLoBavFoj6YDIQiB?= =?us-ascii?Q?uUu0OY/eYyq2gKalUosuXEcPVW75zRZBR7gmKRhG2t0/psHVFR+3Dut5ISHl?= =?us-ascii?Q?HTLvrV8NA2+XEqmtTmiqYmS39G/fL89ziazlhNYLlmrkKjQ7uU5e2C8mOoSc?= =?us-ascii?Q?vKwFcNcq+NGHtnR8rus5dJONl/ixeskU6FM2VhV8PGsnIKJG/MPADHj26aim?= =?us-ascii?Q?Dc46+RXbqTtgebE0faR3OLd6Jgv/8A8H0E97bNYkzXzqMOZeT+9V5Cli0sTN?= =?us-ascii?Q?c4UWi01J8l5DClfzRLHWyZBebVVOac45aSIPJJ2Qxjtbej22rLV2sOEYKClt?= =?us-ascii?Q?MxRipMN+y7MxfdWi+u66nPy3UTd91mMIZaE6dwybrSU7qrDUW3O1/srrYEP5?= =?us-ascii?Q?BlZ4jKXxIu+QwVFhhpXCiHU7Olsz2gloPJc3xi3/D3aoHF29ZyWtejYZqSMl?= =?us-ascii?Q?tTaayK96X+iuMw/yT5Ev0Bscqts1AzXd0jeAZGQweCH5xgD/5naSl3jvL6aI?= =?us-ascii?Q?CdvadHy2PipNHHoMI6Ug2Md5W4ohM1ziC5YOCYMueKdt28Y9YQNqZFmdP8zg?= =?us-ascii?Q?0duGF4s0xE6VrWy8gAQEmsU7cmvx7/ZCaopN5Zf3qXUtDYBXXeh/pbok8F0e?= =?us-ascii?Q?BGKDJCbtnfERy3w4j53vcsiTq1lxtfvN?= X-OriginatorOrg: nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: 4283fca4-4b7e-43e9-4b1f-08da0d5e9296 X-MS-Exchange-CrossTenant-AuthSource: VI1PR04MB5342.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 24 Mar 2022 06:21:46.6100 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: fZ58ux0T5BUa/+MRho1BEbQdUNvjrgXdhoVC6hzwYspta3KA6zLHwetsowNqdS01vAkKfsf7weGvlCOgqjoiqQ== X-MS-Exchange-Transport-CrossTenantHeadersStamped: DB7PR04MB4442 X-BeenThere: u-boot@lists.denx.de X-Mailman-Version: 2.1.39 Precedence: list List-Id: U-Boot discussion List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: u-boot-bounces@lists.denx.de Sender: "U-Boot" X-Virus-Scanned: clamav-milter 0.103.5 at phobos.denx.de X-Virus-Status: Clean i.MX8MM/MN/MP/MQ - added support for JR driver model. sec is initialized based on job ring information processed from device tree. Signed-off-by: Gaurav Jain Reviewed-by: Ye Li --- arch/arm/Kconfig | 2 +- arch/arm/mach-imx/imx8m/Kconfig | 13 +++++++++++++ arch/arm/mach-imx/imx8m/soc.c | 11 ++++++++++- board/freescale/imx8mm_evk/spl.c | 10 +++++++++- board/freescale/imx8mn_evk/spl.c | 9 +++++++-- board/freescale/imx8mp_evk/spl.c | 14 ++++++++++++-- board/freescale/imx8mq_evk/spl.c | 8 ++++++-- 7 files changed, 58 insertions(+), 9 deletions(-) diff --git a/arch/arm/Kconfig b/arch/arm/Kconfig index 4567c183fb..f207e709d4 100644 --- a/arch/arm/Kconfig +++ b/arch/arm/Kconfig @@ -817,7 +817,7 @@ config ARCH_IMX8M select ARM64 select GPIO_EXTRA_HEADER select MACH_IMX - select SYS_FSL_HAS_SEC if IMX_HAB + select SYS_FSL_HAS_SEC select SYS_FSL_SEC_COMPAT_4 select SYS_FSL_SEC_LE select SYS_I2C_MXC diff --git a/arch/arm/mach-imx/imx8m/Kconfig b/arch/arm/mach-imx/imx8m/Kconfig index fae7049995..f564e0dd6f 100644 --- a/arch/arm/mach-imx/imx8m/Kconfig +++ b/arch/arm/mach-imx/imx8m/Kconfig @@ -39,6 +39,9 @@ config TARGET_IMX8MQ_EVK select BINMAN select IMX8MQ select IMX8M_LPDDR4 + select FSL_CAAM + select ARCH_MISC_INIT + select SPL_CRYPTO if SPL config TARGET_IMX8MQ_PHANBELL bool "imx8mq_phanbell" @@ -52,6 +55,9 @@ config TARGET_IMX8MM_EVK select IMX8MM select SUPPORT_SPL select IMX8M_LPDDR4 + select FSL_CAAM + select ARCH_MISC_INIT + select SPL_CRYPTO if SPL config TARGET_IMX8MM_ICORE_MX8MM bool "Engicam i.Core MX8M Mini SOM" @@ -91,6 +97,8 @@ config TARGET_IMX8MN_EVK select IMX8MN select SUPPORT_SPL select IMX8M_LPDDR4 + select FSL_CAAM + select SPL_CRYPTO if SPL config TARGET_IMX8MN_DDR4_EVK bool "imx8mn DDR4 EVK board" @@ -98,6 +106,8 @@ config TARGET_IMX8MN_DDR4_EVK select IMX8MN select SUPPORT_SPL select IMX8M_DDR4 + select FSL_CAAM + select SPL_CRYPTO if SPL config TARGET_IMX8MN_VENICE bool "Support Gateworks Venice iMX8M Nano module" @@ -112,6 +122,9 @@ config TARGET_IMX8MP_EVK select IMX8MP select SUPPORT_SPL select IMX8M_LPDDR4 + select FSL_CAAM + select ARCH_MISC_INIT + select SPL_CRYPTO if SPL config TARGET_PICO_IMX8MQ bool "Support Technexion Pico iMX8MQ" diff --git a/arch/arm/mach-imx/imx8m/soc.c b/arch/arm/mach-imx/imx8m/soc.c index 1a5a391443..17efe37447 100644 --- a/arch/arm/mach-imx/imx8m/soc.c +++ b/arch/arm/mach-imx/imx8m/soc.c @@ -1,6 +1,6 @@ // SPDX-License-Identifier: GPL-2.0+ /* - * Copyright 2017-2019 NXP + * Copyright 2017-2019, 2021 NXP * * Peng Fan */ @@ -20,6 +20,7 @@ #include #include #include +#include #include #include #include @@ -1210,6 +1211,14 @@ static void acquire_buildinfo(void) int arch_misc_init(void) { + if (IS_ENABLED(CONFIG_FSL_CAAM)) { + struct udevice *dev; + int ret; + + ret = uclass_get_device_by_driver(UCLASS_MISC, DM_DRIVER_GET(caam_jr), &dev); + if (ret) + printf("Failed to initialize %s: %d\n", dev->name, ret); + } acquire_buildinfo(); return 0; diff --git a/board/freescale/imx8mm_evk/spl.c b/board/freescale/imx8mm_evk/spl.c index 4ef7f6f180..cf4882cd10 100644 --- a/board/freescale/imx8mm_evk/spl.c +++ b/board/freescale/imx8mm_evk/spl.c @@ -1,6 +1,6 @@ // SPDX-License-Identifier: GPL-2.0+ /* - * Copyright 2019 NXP + * Copyright 2019, 2021 NXP */ #include @@ -51,6 +51,14 @@ static void spl_dram_init(void) void spl_board_init(void) { + if (IS_ENABLED(CONFIG_FSL_CAAM)) { + struct udevice *dev; + int ret; + + ret = uclass_get_device_by_driver(UCLASS_MISC, DM_DRIVER_GET(caam_jr), &dev); + if (ret) + printf("Failed to initialize %s: %d\n", dev->name, ret); + } puts("Normal Boot\n"); } diff --git a/board/freescale/imx8mn_evk/spl.c b/board/freescale/imx8mn_evk/spl.c index 03f2a56e80..dfa81a0d65 100644 --- a/board/freescale/imx8mn_evk/spl.c +++ b/board/freescale/imx8mn_evk/spl.c @@ -1,7 +1,7 @@ +// SPDX-License-Identifier: GPL-2.0-or-later /* - * Copyright 2018-2019 NXP + * Copyright 2018-2019, 2021 NXP * - * SPDX-License-Identifier: GPL-2.0+ */ #include @@ -49,6 +49,11 @@ void spl_board_init(void) struct udevice *dev; int ret; + if (IS_ENABLED(CONFIG_FSL_CAAM)) { + ret = uclass_get_device_by_driver(UCLASS_MISC, DM_DRIVER_GET(caam_jr), &dev); + if (ret) + printf("Failed to initialize %s: %d\n", dev->name, ret); + } puts("Normal Boot\n"); ret = uclass_get_device_by_name(UCLASS_CLK, diff --git a/board/freescale/imx8mp_evk/spl.c b/board/freescale/imx8mp_evk/spl.c index eca42c756e..503a752ae9 100644 --- a/board/freescale/imx8mp_evk/spl.c +++ b/board/freescale/imx8mp_evk/spl.c @@ -1,7 +1,7 @@ +// SPDX-License-Identifier: GPL-2.0-or-later /* - * Copyright 2018-2019 NXP + * Copyright 2018-2019, 2021 NXP * - * SPDX-License-Identifier: GPL-2.0+ */ #include @@ -20,6 +20,8 @@ #include #include #include +#include +#include DECLARE_GLOBAL_DATA_PTR; @@ -35,6 +37,14 @@ void spl_dram_init(void) void spl_board_init(void) { + if (IS_ENABLED(CONFIG_FSL_CAAM)) { + struct udevice *dev; + int ret; + + ret = uclass_get_device_by_driver(UCLASS_MISC, DM_DRIVER_GET(caam_jr), &dev); + if (ret) + printf("Failed to initialize %s: %d\n", dev->name, ret); + } /* * Set GIC clock to 500Mhz for OD VDD_SOC. Kernel driver does * not allow to change it. Should set the clock after PMIC diff --git a/board/freescale/imx8mq_evk/spl.c b/board/freescale/imx8mq_evk/spl.c index 67d069b2b0..b28056bb48 100644 --- a/board/freescale/imx8mq_evk/spl.c +++ b/board/freescale/imx8mq_evk/spl.c @@ -1,8 +1,7 @@ // SPDX-License-Identifier: GPL-2.0+ /* - * Copyright 2018 NXP + * Copyright 2018, 2021 NXP * - * SPDX-License-Identifier: GPL-2.0+ */ #include @@ -22,6 +21,7 @@ #include #include #include +#include #include #include #include @@ -199,6 +199,10 @@ int power_init_board(void) void spl_board_init(void) { + if (IS_ENABLED(CONFIG_FSL_CAAM)) { + if (sec_init()) + printf("\nsec_init failed!\n"); + } puts("Normal Boot\n"); } -- 2.17.1