From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id DDC84C433F5 for ; Wed, 30 Mar 2022 05:12:35 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S242807AbiC3FOS (ORCPT ); Wed, 30 Mar 2022 01:14:18 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:51812 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S242794AbiC3FOL (ORCPT ); Wed, 30 Mar 2022 01:14:11 -0400 Received: from mailgw01.mediatek.com (unknown [60.244.123.138]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 4CD699BB92; Tue, 29 Mar 2022 22:12:26 -0700 (PDT) X-UUID: d0f022349abf4372afe2f72ada015375-20220330 X-UUID: d0f022349abf4372afe2f72ada015375-20220330 Received: from mtkmbs10n2.mediatek.inc [(172.21.101.183)] by mailgw01.mediatek.com (envelope-from ) (Generic MTA with TLSv1.2 ECDHE-RSA-AES256-GCM-SHA384 256/256) with ESMTP id 565690540; Wed, 30 Mar 2022 13:12:03 +0800 Received: from mtkcas10.mediatek.inc (172.21.101.39) by mtkmbs10n2.mediatek.inc (172.21.101.183) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384) id 15.2.792.3; Wed, 30 Mar 2022 13:12:02 +0800 Received: from mtksdccf07.mediatek.inc (172.21.84.99) by mtkcas10.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1497.2 via Frontend Transport; Wed, 30 Mar 2022 13:12:02 +0800 From: Miles Chen To: CC: , , , , , , , , , , , , , , , , , , , , , , , , , Subject: Re: [PATCH v9 02/22] dt-bindings: mediatek,dp: Add Display Port binding Date: Wed, 30 Mar 2022 13:12:02 +0800 Message-ID: <20220330051202.19594-1-miles.chen@mediatek.com> X-Mailer: git-send-email 2.18.0 In-Reply-To: <20220327223927.20848-3-granquet@baylibre.com> References: <20220327223927.20848-3-granquet@baylibre.com> MIME-Version: 1.0 Content-Type: text/plain X-MTK: N Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org >This controller is present on several mediatek hardware. Currently >mt8195 and mt8395 have this controller without a functional difference, >so only one compatible field is added. > >The controller can have two forms, as a normal display port and as an >embedded display port. > >Signed-off-by: Markus Schneider-Pargmann >Signed-off-by: Guillaume Ranquet >--- > .../display/mediatek/mediatek,dp.yaml | 100 ++++++++++++++++++ > 1 file changed, 100 insertions(+) > create mode 100644 Documentation/devicetree/bindings/display/mediatek/mediatek,dp.yaml > >diff --git a/Documentation/devicetree/bindings/display/mediatek/mediatek,dp.yaml b/Documentation/devicetree/bindings/display/mediatek/mediatek,dp.yaml >new file mode 100644 >index 000000000000..802cc406c72b >--- /dev/null >+++ b/Documentation/devicetree/bindings/display/mediatek/mediatek,dp.yaml >@@ -0,0 +1,100 @@ >+# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) >+%YAML 1.2 >+--- >+$id: http://devicetree.org/schemas/display/mediatek/mediatek,dp.yaml# >+$schema: http://devicetree.org/meta-schemas/core.yaml# >+ >+title: Mediatek Display Port Controller s/Mediatek/MediaTek/ >+ >+maintainers: >+ - CK Hu >+ - Jitao shi >+ >+description: | >+ Device tree bindings for the Mediatek (embedded) Display Port controller s/Mediatek/MediaTek/ >+ present on some Mediatek SoCs. s/Mediatek/MediaTek/ >+ >+properties: >+ compatible: >+ items: >+ - const: mediatek,mt8195-dp-tx >+ - const: syscon >+ >+ reg: >+ maxItems: 1 >+ >+ interrupts: >+ maxItems: 1 >+ >+ clocks: >+ items: >+ - description: faxi clock >+ >+ clock-names: >+ items: >+ - const: faxi >+ >+ phys: >+ maxItems: 1 >+ >+ phy-names: >+ items: >+ - const: dp >+ >+ power-domains: >+ maxItems: 1 >+ >+ ports: >+ $ref: /schemas/graph.yaml#/properties/ports >+ properties: >+ port@0: >+ $ref: /schemas/graph.yaml#/properties/port >+ description: Input endpoint of the controller, usually dp_intf >+ >+ port@1: >+ $ref: /schemas/graph.yaml#/properties/port >+ description: Output endpoint of the controller >+ >+ required: >+ - port@0 >+ >+required: >+ - compatible >+ - reg >+ - interrupts >+ - ports >+ >+additionalProperties: false >+ >+examples: >+ - | >+ #include >+ #include >+ edp_tx: edisplay-port-tx@1c500000 { >+ compatible = "mediatek,mt8195-dp-tx","syscon"; >+ reg = <0 0x1c500000 0 0x8000>; >+ interrupts = ; >+ power-domains = <&spm MT8195_POWER_DOMAIN_EPD_TX>; >+ pinctrl-names = "default"; >+ pinctrl-0 = <&edp_pin>; >+ phys = <&dp_phy>; >+ phy-names = "dp"; >+ >+ ports { >+ #address-cells = <1>; >+ #size-cells = <0>; >+ >+ port@0 { >+ reg = <0>; >+ edp_in: endpoint { >+ remote-endpoint = <&dp_intf0_out>; >+ }; >+ }; >+ port@1 { >+ reg = <1>; >+ edp_out: endpoint { >+ remote-endpoint = <&panel_in>; >+ }; >+ }; >+ }; >+ }; >-- >2.34.1 > > From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from gabe.freedesktop.org (gabe.freedesktop.org [131.252.210.177]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 6776FC433EF for ; Wed, 30 Mar 2022 05:12:23 +0000 (UTC) Received: from gabe.freedesktop.org (localhost [127.0.0.1]) by gabe.freedesktop.org (Postfix) with ESMTP id A1DF610F3BD; Wed, 30 Mar 2022 05:12:22 +0000 (UTC) Received: from mailgw01.mediatek.com (unknown [60.244.123.138]) by gabe.freedesktop.org (Postfix) with ESMTPS id 3C51C10F3BC for ; Wed, 30 Mar 2022 05:12:20 +0000 (UTC) X-UUID: d0f022349abf4372afe2f72ada015375-20220330 X-UUID: d0f022349abf4372afe2f72ada015375-20220330 Received: from mtkmbs10n2.mediatek.inc [(172.21.101.183)] by mailgw01.mediatek.com (envelope-from ) (Generic MTA with TLSv1.2 ECDHE-RSA-AES256-GCM-SHA384 256/256) with ESMTP id 565690540; Wed, 30 Mar 2022 13:12:03 +0800 Received: from mtkcas10.mediatek.inc (172.21.101.39) by mtkmbs10n2.mediatek.inc (172.21.101.183) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384) id 15.2.792.3; Wed, 30 Mar 2022 13:12:02 +0800 Received: from mtksdccf07.mediatek.inc (172.21.84.99) by mtkcas10.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1497.2 via Frontend Transport; Wed, 30 Mar 2022 13:12:02 +0800 From: Miles Chen To: Subject: Re: [PATCH v9 02/22] dt-bindings: mediatek, dp: Add Display Port binding Date: Wed, 30 Mar 2022 13:12:02 +0800 Message-ID: <20220330051202.19594-1-miles.chen@mediatek.com> X-Mailer: git-send-email 2.18.0 In-Reply-To: <20220327223927.20848-3-granquet@baylibre.com> References: <20220327223927.20848-3-granquet@baylibre.com> MIME-Version: 1.0 Content-Type: text/plain X-MTK: N X-BeenThere: dri-devel@lists.freedesktop.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: Direct Rendering Infrastructure - Development List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: linux-fbdev@vger.kernel.org, devicetree@vger.kernel.org, airlied@linux.ie, dri-devel@lists.freedesktop.org, linux-phy@lists.infradead.org, deller@gmx.de, kishon@ti.com, chunkuang.hu@kernel.org, jitao.shi@mediatek.com, msp@baylibre.com, chunfeng.yun@mediatek.com, robh+dt@kernel.org, linux-mediatek@lists.infradead.org, matthias.bgg@gmail.com, linux-arm-kernel@lists.infradead.org, angelogioacchino.delregno@collabora.com, tzimmermann@suse.de, linux-kernel@vger.kernel.org, vkoul@kernel.org, krzk+dt@kernel.org, markyacoub@google.com Errors-To: dri-devel-bounces@lists.freedesktop.org Sender: "dri-devel" >This controller is present on several mediatek hardware. Currently >mt8195 and mt8395 have this controller without a functional difference, >so only one compatible field is added. > >The controller can have two forms, as a normal display port and as an >embedded display port. > >Signed-off-by: Markus Schneider-Pargmann >Signed-off-by: Guillaume Ranquet >--- > .../display/mediatek/mediatek,dp.yaml | 100 ++++++++++++++++++ > 1 file changed, 100 insertions(+) > create mode 100644 Documentation/devicetree/bindings/display/mediatek/mediatek,dp.yaml > >diff --git a/Documentation/devicetree/bindings/display/mediatek/mediatek,dp.yaml b/Documentation/devicetree/bindings/display/mediatek/mediatek,dp.yaml >new file mode 100644 >index 000000000000..802cc406c72b >--- /dev/null >+++ b/Documentation/devicetree/bindings/display/mediatek/mediatek,dp.yaml >@@ -0,0 +1,100 @@ >+# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) >+%YAML 1.2 >+--- >+$id: http://devicetree.org/schemas/display/mediatek/mediatek,dp.yaml# >+$schema: http://devicetree.org/meta-schemas/core.yaml# >+ >+title: Mediatek Display Port Controller s/Mediatek/MediaTek/ >+ >+maintainers: >+ - CK Hu >+ - Jitao shi >+ >+description: | >+ Device tree bindings for the Mediatek (embedded) Display Port controller s/Mediatek/MediaTek/ >+ present on some Mediatek SoCs. s/Mediatek/MediaTek/ >+ >+properties: >+ compatible: >+ items: >+ - const: mediatek,mt8195-dp-tx >+ - const: syscon >+ >+ reg: >+ maxItems: 1 >+ >+ interrupts: >+ maxItems: 1 >+ >+ clocks: >+ items: >+ - description: faxi clock >+ >+ clock-names: >+ items: >+ - const: faxi >+ >+ phys: >+ maxItems: 1 >+ >+ phy-names: >+ items: >+ - const: dp >+ >+ power-domains: >+ maxItems: 1 >+ >+ ports: >+ $ref: /schemas/graph.yaml#/properties/ports >+ properties: >+ port@0: >+ $ref: /schemas/graph.yaml#/properties/port >+ description: Input endpoint of the controller, usually dp_intf >+ >+ port@1: >+ $ref: /schemas/graph.yaml#/properties/port >+ description: Output endpoint of the controller >+ >+ required: >+ - port@0 >+ >+required: >+ - compatible >+ - reg >+ - interrupts >+ - ports >+ >+additionalProperties: false >+ >+examples: >+ - | >+ #include >+ #include >+ edp_tx: edisplay-port-tx@1c500000 { >+ compatible = "mediatek,mt8195-dp-tx","syscon"; >+ reg = <0 0x1c500000 0 0x8000>; >+ interrupts = ; >+ power-domains = <&spm MT8195_POWER_DOMAIN_EPD_TX>; >+ pinctrl-names = "default"; >+ pinctrl-0 = <&edp_pin>; >+ phys = <&dp_phy>; >+ phy-names = "dp"; >+ >+ ports { >+ #address-cells = <1>; >+ #size-cells = <0>; >+ >+ port@0 { >+ reg = <0>; >+ edp_in: endpoint { >+ remote-endpoint = <&dp_intf0_out>; >+ }; >+ }; >+ port@1 { >+ reg = <1>; >+ edp_out: endpoint { >+ remote-endpoint = <&panel_in>; >+ }; >+ }; >+ }; >+ }; >-- >2.34.1 > > From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id B22D3C433F5 for ; Wed, 30 Mar 2022 05:22:51 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To: Message-ID:Date:Subject:CC:To:From:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=M9X+crEIvwDJ65oFd/tftFFPn+8ojMZkMDYarfYsbDI=; b=sOw/VHMgDDnEJg xGVclxXje/Gj1RM0S8nvvspAv3PZ7+/H2VcU5oMz1uqvPDiX1c38u3ExIFJ0yIWAwr50YAVw/cFxN Vz7OLZsNyv9unpo6IPPo+4OPQ9d9zZdBroZ9ZZpJtp7O7q7Qfh0orsb/kmToZbR6y8OoKVaCsnbj3 hn6tMbC34NcriQQ0j51TvgmQa5kP3so/rAOz2ImKPN0moY376DeR/K3/duuArD5Ymmx3CRjhGojoc EYmrz+SJ/1SYuLERwm1NFr2UBsoKREpHXSPC/Ual2IntiFaOG8KlZQkahySsPU13GIZQWLhKaz0Z3 ZA301c17xdltf8G0I09g==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.94.2 #2 (Red Hat Linux)) id 1nZQnC-00EIKX-TH; Wed, 30 Mar 2022 05:22:50 +0000 Received: from mailgw01.mediatek.com ([216.200.240.184]) by bombadil.infradead.org with esmtps (Exim 4.94.2 #2 (Red Hat Linux)) id 1nZQmd-00EI0F-Ly; Wed, 30 Mar 2022 05:22:17 +0000 X-UUID: 5eb99a1faaf14d179bd0d03efb182068-20220329 X-UUID: 5eb99a1faaf14d179bd0d03efb182068-20220329 Received: from mtkcas66.mediatek.inc [(172.29.193.44)] by mailgw01.mediatek.com (envelope-from ) (musrelay.mediatek.com ESMTP with TLSv1.2 ECDHE-RSA-AES256-SHA384 256/256) with ESMTP id 1820507464; Tue, 29 Mar 2022 22:22:12 -0700 Received: from mtkmbs10n2.mediatek.inc (172.21.101.183) by MTKMBS62N1.mediatek.inc (172.29.193.41) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Tue, 29 Mar 2022 22:12:09 -0700 Received: from mtkcas10.mediatek.inc (172.21.101.39) by mtkmbs10n2.mediatek.inc (172.21.101.183) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384) id 15.2.792.3; Wed, 30 Mar 2022 13:12:02 +0800 Received: from mtksdccf07.mediatek.inc (172.21.84.99) by mtkcas10.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1497.2 via Frontend Transport; Wed, 30 Mar 2022 13:12:02 +0800 From: Miles Chen To: CC: , , , , , , , , , , , , , , , , , , , , , , , , , Subject: Re: [PATCH v9 02/22] dt-bindings: mediatek, dp: Add Display Port binding Date: Wed, 30 Mar 2022 13:12:02 +0800 Message-ID: <20220330051202.19594-1-miles.chen@mediatek.com> X-Mailer: git-send-email 2.18.0 In-Reply-To: <20220327223927.20848-3-granquet@baylibre.com> References: <20220327223927.20848-3-granquet@baylibre.com> MIME-Version: 1.0 X-MTK: N X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20220329_222215_776964_B047C8E7 X-CRM114-Status: UNSURE ( 7.94 ) X-CRM114-Notice: Please train this message. X-BeenThere: linux-phy@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: Linux Phy Mailing list List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: "linux-phy" Errors-To: linux-phy-bounces+linux-phy=archiver.kernel.org@lists.infradead.org >This controller is present on several mediatek hardware. Currently >mt8195 and mt8395 have this controller without a functional difference, >so only one compatible field is added. > >The controller can have two forms, as a normal display port and as an >embedded display port. > >Signed-off-by: Markus Schneider-Pargmann >Signed-off-by: Guillaume Ranquet >--- > .../display/mediatek/mediatek,dp.yaml | 100 ++++++++++++++++++ > 1 file changed, 100 insertions(+) > create mode 100644 Documentation/devicetree/bindings/display/mediatek/mediatek,dp.yaml > >diff --git a/Documentation/devicetree/bindings/display/mediatek/mediatek,dp.yaml b/Documentation/devicetree/bindings/display/mediatek/mediatek,dp.yaml >new file mode 100644 >index 000000000000..802cc406c72b >--- /dev/null >+++ b/Documentation/devicetree/bindings/display/mediatek/mediatek,dp.yaml >@@ -0,0 +1,100 @@ >+# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) >+%YAML 1.2 >+--- >+$id: http://devicetree.org/schemas/display/mediatek/mediatek,dp.yaml# >+$schema: http://devicetree.org/meta-schemas/core.yaml# >+ >+title: Mediatek Display Port Controller s/Mediatek/MediaTek/ >+ >+maintainers: >+ - CK Hu >+ - Jitao shi >+ >+description: | >+ Device tree bindings for the Mediatek (embedded) Display Port controller s/Mediatek/MediaTek/ >+ present on some Mediatek SoCs. s/Mediatek/MediaTek/ >+ >+properties: >+ compatible: >+ items: >+ - const: mediatek,mt8195-dp-tx >+ - const: syscon >+ >+ reg: >+ maxItems: 1 >+ >+ interrupts: >+ maxItems: 1 >+ >+ clocks: >+ items: >+ - description: faxi clock >+ >+ clock-names: >+ items: >+ - const: faxi >+ >+ phys: >+ maxItems: 1 >+ >+ phy-names: >+ items: >+ - const: dp >+ >+ power-domains: >+ maxItems: 1 >+ >+ ports: >+ $ref: /schemas/graph.yaml#/properties/ports >+ properties: >+ port@0: >+ $ref: /schemas/graph.yaml#/properties/port >+ description: Input endpoint of the controller, usually dp_intf >+ >+ port@1: >+ $ref: /schemas/graph.yaml#/properties/port >+ description: Output endpoint of the controller >+ >+ required: >+ - port@0 >+ >+required: >+ - compatible >+ - reg >+ - interrupts >+ - ports >+ >+additionalProperties: false >+ >+examples: >+ - | >+ #include >+ #include >+ edp_tx: edisplay-port-tx@1c500000 { >+ compatible = "mediatek,mt8195-dp-tx","syscon"; >+ reg = <0 0x1c500000 0 0x8000>; >+ interrupts = ; >+ power-domains = <&spm MT8195_POWER_DOMAIN_EPD_TX>; >+ pinctrl-names = "default"; >+ pinctrl-0 = <&edp_pin>; >+ phys = <&dp_phy>; >+ phy-names = "dp"; >+ >+ ports { >+ #address-cells = <1>; >+ #size-cells = <0>; >+ >+ port@0 { >+ reg = <0>; >+ edp_in: endpoint { >+ remote-endpoint = <&dp_intf0_out>; >+ }; >+ }; >+ port@1 { >+ reg = <1>; >+ edp_out: endpoint { >+ remote-endpoint = <&panel_in>; >+ }; >+ }; >+ }; >+ }; >-- >2.34.1 > > -- linux-phy mailing list linux-phy@lists.infradead.org https://lists.infradead.org/mailman/listinfo/linux-phy From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id F2206C433F5 for ; Wed, 30 Mar 2022 05:23:30 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To: Message-ID:Date:Subject:CC:To:From:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=FEblHwFiSnWw4BuiCwch/t4PQmlULxCOH9rlZkuYCeE=; b=dVLhByWz/S+Viv B6OVHFHtGFXDC5UENfWtQwNGJx2CbCBKo5WhJZhAVIZsq+MUxxsQX276wRpW38swFwFTqVcLMtc1Y k3xHogQHzOcoz9Ik1BqKY54eTvWeotzSvf3ADvBMymFodrIv/l9+BYrzHabYWDjjLQbOXWOnTTXDu gZD3Uxj7sSdRrnsaGzZ+fY/eIXh7b8caMg8rxhRiPGQZ7d1KBozVcWjMqjNgp0Hwrg11Zs6quDKdp CYpY/L21k+OZZCuN2df4VfMPECGuoVHbRvVzm/1bDy+4KBe5UTQ74KZqayJ2+NninI0DU90orc2qa selaQ0o6TGeVV2VnqCLg==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.94.2 #2 (Red Hat Linux)) id 1nZQnk-00EIfV-PJ; Wed, 30 Mar 2022 05:23:24 +0000 Received: from mailgw01.mediatek.com ([216.200.240.184]) by bombadil.infradead.org with esmtps (Exim 4.94.2 #2 (Red Hat Linux)) id 1nZQmd-00EI0F-Ly; Wed, 30 Mar 2022 05:22:17 +0000 X-UUID: 5eb99a1faaf14d179bd0d03efb182068-20220329 X-UUID: 5eb99a1faaf14d179bd0d03efb182068-20220329 Received: from mtkcas66.mediatek.inc [(172.29.193.44)] by mailgw01.mediatek.com (envelope-from ) (musrelay.mediatek.com ESMTP with TLSv1.2 ECDHE-RSA-AES256-SHA384 256/256) with ESMTP id 1820507464; Tue, 29 Mar 2022 22:22:12 -0700 Received: from mtkmbs10n2.mediatek.inc (172.21.101.183) by MTKMBS62N1.mediatek.inc (172.29.193.41) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Tue, 29 Mar 2022 22:12:09 -0700 Received: from mtkcas10.mediatek.inc (172.21.101.39) by mtkmbs10n2.mediatek.inc (172.21.101.183) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384) id 15.2.792.3; Wed, 30 Mar 2022 13:12:02 +0800 Received: from mtksdccf07.mediatek.inc (172.21.84.99) by mtkcas10.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1497.2 via Frontend Transport; Wed, 30 Mar 2022 13:12:02 +0800 From: Miles Chen To: CC: , , , , , , , , , , , , , , , , , , , , , , , , , Subject: Re: [PATCH v9 02/22] dt-bindings: mediatek, dp: Add Display Port binding Date: Wed, 30 Mar 2022 13:12:02 +0800 Message-ID: <20220330051202.19594-1-miles.chen@mediatek.com> X-Mailer: git-send-email 2.18.0 In-Reply-To: <20220327223927.20848-3-granquet@baylibre.com> References: <20220327223927.20848-3-granquet@baylibre.com> MIME-Version: 1.0 X-MTK: N X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20220329_222215_776964_B047C8E7 X-CRM114-Status: UNSURE ( 7.94 ) X-CRM114-Notice: Please train this message. X-BeenThere: linux-mediatek@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: "Linux-mediatek" Errors-To: linux-mediatek-bounces+linux-mediatek=archiver.kernel.org@lists.infradead.org >This controller is present on several mediatek hardware. Currently >mt8195 and mt8395 have this controller without a functional difference, >so only one compatible field is added. > >The controller can have two forms, as a normal display port and as an >embedded display port. > >Signed-off-by: Markus Schneider-Pargmann >Signed-off-by: Guillaume Ranquet >--- > .../display/mediatek/mediatek,dp.yaml | 100 ++++++++++++++++++ > 1 file changed, 100 insertions(+) > create mode 100644 Documentation/devicetree/bindings/display/mediatek/mediatek,dp.yaml > >diff --git a/Documentation/devicetree/bindings/display/mediatek/mediatek,dp.yaml b/Documentation/devicetree/bindings/display/mediatek/mediatek,dp.yaml >new file mode 100644 >index 000000000000..802cc406c72b >--- /dev/null >+++ b/Documentation/devicetree/bindings/display/mediatek/mediatek,dp.yaml >@@ -0,0 +1,100 @@ >+# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) >+%YAML 1.2 >+--- >+$id: http://devicetree.org/schemas/display/mediatek/mediatek,dp.yaml# >+$schema: http://devicetree.org/meta-schemas/core.yaml# >+ >+title: Mediatek Display Port Controller s/Mediatek/MediaTek/ >+ >+maintainers: >+ - CK Hu >+ - Jitao shi >+ >+description: | >+ Device tree bindings for the Mediatek (embedded) Display Port controller s/Mediatek/MediaTek/ >+ present on some Mediatek SoCs. s/Mediatek/MediaTek/ >+ >+properties: >+ compatible: >+ items: >+ - const: mediatek,mt8195-dp-tx >+ - const: syscon >+ >+ reg: >+ maxItems: 1 >+ >+ interrupts: >+ maxItems: 1 >+ >+ clocks: >+ items: >+ - description: faxi clock >+ >+ clock-names: >+ items: >+ - const: faxi >+ >+ phys: >+ maxItems: 1 >+ >+ phy-names: >+ items: >+ - const: dp >+ >+ power-domains: >+ maxItems: 1 >+ >+ ports: >+ $ref: /schemas/graph.yaml#/properties/ports >+ properties: >+ port@0: >+ $ref: /schemas/graph.yaml#/properties/port >+ description: Input endpoint of the controller, usually dp_intf >+ >+ port@1: >+ $ref: /schemas/graph.yaml#/properties/port >+ description: Output endpoint of the controller >+ >+ required: >+ - port@0 >+ >+required: >+ - compatible >+ - reg >+ - interrupts >+ - ports >+ >+additionalProperties: false >+ >+examples: >+ - | >+ #include >+ #include >+ edp_tx: edisplay-port-tx@1c500000 { >+ compatible = "mediatek,mt8195-dp-tx","syscon"; >+ reg = <0 0x1c500000 0 0x8000>; >+ interrupts = ; >+ power-domains = <&spm MT8195_POWER_DOMAIN_EPD_TX>; >+ pinctrl-names = "default"; >+ pinctrl-0 = <&edp_pin>; >+ phys = <&dp_phy>; >+ phy-names = "dp"; >+ >+ ports { >+ #address-cells = <1>; >+ #size-cells = <0>; >+ >+ port@0 { >+ reg = <0>; >+ edp_in: endpoint { >+ remote-endpoint = <&dp_intf0_out>; >+ }; >+ }; >+ port@1 { >+ reg = <1>; >+ edp_out: endpoint { >+ remote-endpoint = <&panel_in>; >+ }; >+ }; >+ }; >+ }; >-- >2.34.1 > > _______________________________________________ Linux-mediatek mailing list Linux-mediatek@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-mediatek From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id D793BC433F5 for ; Wed, 30 Mar 2022 05:24:33 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To: Message-ID:Date:Subject:CC:To:From:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=tTSPgr4W0hhr0SQAZGj8tnfyCi9EXRaHXnLPbIPNaAQ=; b=Rt6PgsKF1l3thx rWBEy2JYqVxOdZVk5+E44blkw80SCRtVUFC9pczRNOrh7vWAPRcGDs7v69BC43hzKOKKWdrYz42uI bl8xw/Dr5UsMfp/BL+A6invYJXO1zvU78SLDPCrY7Gyxdxc2dLyFRNuQNPHuXMECH4I0rGspuT0ha zg/kYqnqy5BKgBFH0KIG2TUiUSrsf9Li0h+eIgvuhsUu1igQxfhlktCRmkxo2TUPIuJbG9DRm/qdX 1eev+cBBTSYXxPE3EKuBuqu83IZUn3Sbzg2v59GE1c93j+CFl8uCvbPVMPuHQ5Fn9JZM8I28p3/H7 zQsLp/YTyjffE8k5M+Mg==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.94.2 #2 (Red Hat Linux)) id 1nZQnH-00EIKj-Nh; Wed, 30 Mar 2022 05:22:56 +0000 Received: from mailgw01.mediatek.com ([216.200.240.184]) by bombadil.infradead.org with esmtps (Exim 4.94.2 #2 (Red Hat Linux)) id 1nZQmd-00EI0F-Ly; Wed, 30 Mar 2022 05:22:17 +0000 X-UUID: 5eb99a1faaf14d179bd0d03efb182068-20220329 X-UUID: 5eb99a1faaf14d179bd0d03efb182068-20220329 Received: from mtkcas66.mediatek.inc [(172.29.193.44)] by mailgw01.mediatek.com (envelope-from ) (musrelay.mediatek.com ESMTP with TLSv1.2 ECDHE-RSA-AES256-SHA384 256/256) with ESMTP id 1820507464; Tue, 29 Mar 2022 22:22:12 -0700 Received: from mtkmbs10n2.mediatek.inc (172.21.101.183) by MTKMBS62N1.mediatek.inc (172.29.193.41) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Tue, 29 Mar 2022 22:12:09 -0700 Received: from mtkcas10.mediatek.inc (172.21.101.39) by mtkmbs10n2.mediatek.inc (172.21.101.183) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384) id 15.2.792.3; Wed, 30 Mar 2022 13:12:02 +0800 Received: from mtksdccf07.mediatek.inc (172.21.84.99) by mtkcas10.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1497.2 via Frontend Transport; Wed, 30 Mar 2022 13:12:02 +0800 From: Miles Chen To: CC: , , , , , , , , , , , , , , , , , , , , , , , , , Subject: Re: [PATCH v9 02/22] dt-bindings: mediatek, dp: Add Display Port binding Date: Wed, 30 Mar 2022 13:12:02 +0800 Message-ID: <20220330051202.19594-1-miles.chen@mediatek.com> X-Mailer: git-send-email 2.18.0 In-Reply-To: <20220327223927.20848-3-granquet@baylibre.com> References: <20220327223927.20848-3-granquet@baylibre.com> MIME-Version: 1.0 X-MTK: N X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20220329_222215_776964_B047C8E7 X-CRM114-Status: UNSURE ( 7.94 ) X-CRM114-Notice: Please train this message. X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org >This controller is present on several mediatek hardware. Currently >mt8195 and mt8395 have this controller without a functional difference, >so only one compatible field is added. > >The controller can have two forms, as a normal display port and as an >embedded display port. > >Signed-off-by: Markus Schneider-Pargmann >Signed-off-by: Guillaume Ranquet >--- > .../display/mediatek/mediatek,dp.yaml | 100 ++++++++++++++++++ > 1 file changed, 100 insertions(+) > create mode 100644 Documentation/devicetree/bindings/display/mediatek/mediatek,dp.yaml > >diff --git a/Documentation/devicetree/bindings/display/mediatek/mediatek,dp.yaml b/Documentation/devicetree/bindings/display/mediatek/mediatek,dp.yaml >new file mode 100644 >index 000000000000..802cc406c72b >--- /dev/null >+++ b/Documentation/devicetree/bindings/display/mediatek/mediatek,dp.yaml >@@ -0,0 +1,100 @@ >+# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) >+%YAML 1.2 >+--- >+$id: http://devicetree.org/schemas/display/mediatek/mediatek,dp.yaml# >+$schema: http://devicetree.org/meta-schemas/core.yaml# >+ >+title: Mediatek Display Port Controller s/Mediatek/MediaTek/ >+ >+maintainers: >+ - CK Hu >+ - Jitao shi >+ >+description: | >+ Device tree bindings for the Mediatek (embedded) Display Port controller s/Mediatek/MediaTek/ >+ present on some Mediatek SoCs. s/Mediatek/MediaTek/ >+ >+properties: >+ compatible: >+ items: >+ - const: mediatek,mt8195-dp-tx >+ - const: syscon >+ >+ reg: >+ maxItems: 1 >+ >+ interrupts: >+ maxItems: 1 >+ >+ clocks: >+ items: >+ - description: faxi clock >+ >+ clock-names: >+ items: >+ - const: faxi >+ >+ phys: >+ maxItems: 1 >+ >+ phy-names: >+ items: >+ - const: dp >+ >+ power-domains: >+ maxItems: 1 >+ >+ ports: >+ $ref: /schemas/graph.yaml#/properties/ports >+ properties: >+ port@0: >+ $ref: /schemas/graph.yaml#/properties/port >+ description: Input endpoint of the controller, usually dp_intf >+ >+ port@1: >+ $ref: /schemas/graph.yaml#/properties/port >+ description: Output endpoint of the controller >+ >+ required: >+ - port@0 >+ >+required: >+ - compatible >+ - reg >+ - interrupts >+ - ports >+ >+additionalProperties: false >+ >+examples: >+ - | >+ #include >+ #include >+ edp_tx: edisplay-port-tx@1c500000 { >+ compatible = "mediatek,mt8195-dp-tx","syscon"; >+ reg = <0 0x1c500000 0 0x8000>; >+ interrupts = ; >+ power-domains = <&spm MT8195_POWER_DOMAIN_EPD_TX>; >+ pinctrl-names = "default"; >+ pinctrl-0 = <&edp_pin>; >+ phys = <&dp_phy>; >+ phy-names = "dp"; >+ >+ ports { >+ #address-cells = <1>; >+ #size-cells = <0>; >+ >+ port@0 { >+ reg = <0>; >+ edp_in: endpoint { >+ remote-endpoint = <&dp_intf0_out>; >+ }; >+ }; >+ port@1 { >+ reg = <1>; >+ edp_out: endpoint { >+ remote-endpoint = <&panel_in>; >+ }; >+ }; >+ }; >+ }; >-- >2.34.1 > > _______________________________________________ linux-arm-kernel mailing list linux-arm-kernel@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-arm-kernel