From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from phobos.denx.de (phobos.denx.de [85.214.62.61]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 030ABC433EF for ; Tue, 3 May 2022 11:40:17 +0000 (UTC) Received: from h2850616.stratoserver.net (localhost [IPv6:::1]) by phobos.denx.de (Postfix) with ESMTP id 70E3583ED4; Tue, 3 May 2022 13:39:54 +0200 (CEST) Authentication-Results: phobos.denx.de; dmarc=none (p=none dis=none) header.from=oss.nxp.com Authentication-Results: phobos.denx.de; spf=pass smtp.mailfrom=u-boot-bounces@lists.denx.de Authentication-Results: phobos.denx.de; dkim=pass (1024-bit key; unprotected) header.d=NXP1.onmicrosoft.com header.i=@NXP1.onmicrosoft.com header.b="hC2GcF+a"; dkim-atps=neutral Received: by phobos.denx.de (Postfix, from userid 109) id DCF3D83B32; Tue, 3 May 2022 13:39:47 +0200 (CEST) Received: from EUR05-VI1-obe.outbound.protection.outlook.com (mail-vi1eur05on20601.outbound.protection.outlook.com [IPv6:2a01:111:f400:7d00::601]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by phobos.denx.de (Postfix) with ESMTPS id DCD2D83C08 for ; Tue, 3 May 2022 13:39:36 +0200 (CEST) Authentication-Results: phobos.denx.de; dmarc=none (p=none dis=none) header.from=oss.nxp.com Authentication-Results: phobos.denx.de; spf=pass smtp.mailfrom=peng.fan@oss.nxp.com ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=jrOkuLD/dfUUY5RprTk340xlT5E5rdGaxDcVtXELKfVYWofqjPljSAuo08meGVEni8d2ksGbW1/jr3mJoqhYQhSVZzhcWBaktavHc7Xrx887b/8Iness3vrnSaIU5Dz/hNtNhDlBzJ9JkJtl+/eDwnD8mrjdBQ2MO+Mm1qqmu4mCP6F+Asmzj2i+DjCcjD2yG5QbKU5QOd7NxFXSb7VWpoOds6zwa/ROOrA5t+Y81Ro6c55IhhpuSyYmF6dkPTHQJ+odWu1U7FVocGi//uInPWgy4nBeoGTg3DTV9NU7NddU5fLuB8n4vAyHrtbjBLK7hT99Kde/MAf3eCnox22Jzw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=VbMcuZ+y65aBuRjfORVJnI7pMQvBuSH50jd3+CN42Lw=; b=mOQWY7SgryoPBRYEh6dmvqccBHb4ieXt0eU08zv9eE6eiaD9uvQqELeU97P1fDOI3kTU2hfstgrO0zoqxp9PC+zykAu97vT0UYvMOmbShpA4j5r9u18EnQl2TDNMGFI6wZwXT4CGsPgmyQFNbZ5tq/p2j26xSftTO6CEFAkx5leW03P3mcthMUaX+hEE6ngNaBceM5yYQGWZalMlW+myoyMjT27aOSLoffn+ZhzNlCA2UqnkuuFPdrHwKFmFCqW1YMmWWuQyidSfKuqRoNJ73mUBrvEWKEamFtijbzlarYZMRrlkSN0UxG8oTqwhktX2CuvxMWstYNTar2gp09mLEw== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=oss.nxp.com; dmarc=pass action=none header.from=oss.nxp.com; dkim=pass header.d=oss.nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=NXP1.onmicrosoft.com; s=selector2-NXP1-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=VbMcuZ+y65aBuRjfORVJnI7pMQvBuSH50jd3+CN42Lw=; b=hC2GcF+aLz2FiwXl3wviJEE3Lv+G3rEYQU8HBmthdt+lR7s0zYA+XwkqjEdG/q5DpYuCZhftV3zjcHVPQc0HfTaJTPDCu3hL3Da2rbxUKYY6a5O8zwTYbNTubNIdRfpmtWeajUV3FApvkn0aGMPxxof3G0q7GzHqrhfktK5mjVw= Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=oss.nxp.com; Received: from DU0PR04MB9417.eurprd04.prod.outlook.com (2603:10a6:10:358::11) by PAXPR04MB9569.eurprd04.prod.outlook.com (2603:10a6:102:24c::21) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5186.14; Tue, 3 May 2022 11:39:35 +0000 Received: from DU0PR04MB9417.eurprd04.prod.outlook.com ([fe80::fc66:662f:2a82:1420]) by DU0PR04MB9417.eurprd04.prod.outlook.com ([fe80::fc66:662f:2a82:1420%5]) with mapi id 15.20.5206.014; Tue, 3 May 2022 11:39:35 +0000 From: "Peng Fan (OSS)" To: sbabic@denx.de, festevam@gmail.com, Peng Fan , Tim Harvey , Teresa Remmet , Marcel Ziswiler Cc: u-boot@lists.denx.de Subject: [PATCH 3/4] configs: imx8m: use common imx8m.h for i.MX8MP Date: Tue, 3 May 2022 20:21:11 +0800 Message-Id: <20220503122113.26780-3-peng.fan@oss.nxp.com> X-Mailer: git-send-email 2.36.0 In-Reply-To: <20220503122113.26780-1-peng.fan@oss.nxp.com> References: <20220503122113.26780-1-peng.fan@oss.nxp.com> Content-Transfer-Encoding: 8bit Content-Type: text/plain X-ClientProxiedBy: SI2PR02CA0047.apcprd02.prod.outlook.com (2603:1096:4:196::14) To DU0PR04MB9417.eurprd04.prod.outlook.com (2603:10a6:10:358::11) MIME-Version: 1.0 X-MS-Exchange-MessageSentRepresentingType: 1 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: 4de14dc0-d4d6-4449-ee08-08da2cf998ab X-MS-TrafficTypeDiagnostic: PAXPR04MB9569:EE_ X-MS-Exchange-SharedMailbox-RoutingAgent-Processed: True X-LD-Processed: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635,ExtAddr X-Microsoft-Antispam-PRVS: X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: JV66MZ6at1aaEqeAleSylq9xN//8NkFTVCTO6jELGCaKKWXTolM5PeoWlAMr/8P+xK5mux5mL+1XE0qKVtR6Bp2ElcnC6w4UrNuVVKTYP2ZClsTsufTcfiDizyORuHt/q+swGuCM9bbTwQLP88Fct67RB0go6HzQjb5s/9PyE9cs6orTBRMH5Yd+PDmT+mR93dgH3X3PGtNY0KqLrlMeSbScxirayTHkqSB7s2Qmeqjef1VgyLP43VPBfrx6YlqrmYTgzDMy8FrZlu+6VQ+sZxvlX2J3E6DF1Ji53JjEF23B8THNUgcmfZ+aycLEo/Lqfk/GpxpJn2s6ouEjpOGBVjgKoqjiKD5uZMWtSds8wAfFHM38UcqPPo1UKlHWsu+6j5GzsVDy0+fBsWSBPOpGG64/wBSm3kLJ2azAvZ8KnU1p1kHVTzh9qT1cymaLmSUsYOOq3Rka3gFBBsTdT90vsCNqLCyVcOZvP9YUqIFwMT/C0fwkyqUTExOPSwo8i6wewJ+/jXccWDN1R0A/YESFJUn86e6jlsDajDSb8jCI9DBYYAEj7JaOkH3AG4gi6Rr6BtJ54/mwNOXcuqL1CwL8t9uRKqgTBkhIVSgPNWBCMx7KXHNTvQfVH0zEwQvWg1VhDCNH9Vj3WmT4jpwxgM2dVZczNJODZ002bs6RyRNFY0skUaDAnmB2zH7PiYoH2Rrb76j1Hc794i00KcmaSOdoF3SyKiUPS7hDpZKpm7mIMBI= X-Forefront-Antispam-Report: CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:DU0PR04MB9417.eurprd04.prod.outlook.com; PTR:; CAT:NONE; SFS:(13230001)(4636009)(366004)(66476007)(316002)(6486002)(8676002)(4326008)(66946007)(186003)(66556008)(1076003)(26005)(8936002)(38100700002)(38350700002)(83380400001)(5660300002)(2616005)(86362001)(2906002)(52116002)(6506007)(6666004)(6512007)(110136005)(508600001)(32563001); DIR:OUT; SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: =?us-ascii?Q?wTPz44GkdDGR82DFUJEDmXfjdBDM653FFMEU35tzVBJpg6KNlacIGfGgdPvo?= =?us-ascii?Q?mZ/P0zHVOaftCxsYkyq4uzC73mUTRaSsDWoxjlZbjTsoscER5J4LFkBdVPga?= =?us-ascii?Q?vR+Ew2sNaRaesl8pmz3xhoFwAID9qhis+odqw6W9CTa0JFWBzO00K0u0b8ER?= =?us-ascii?Q?iHNjjzU8TAjDqZJVKHzLT4/IZ/Hbv7Wx0NhJyYSxxyg9Fp0DY6mbAfPNZUe/?= =?us-ascii?Q?UFUMZEzeCLIwoh9YO/iBhU3egAcM+LtAI3GFKW8WF2wkZ+hgZrrvIc5SjOg5?= =?us-ascii?Q?U9n0Aj4WZPgTQMHD6cqBNJHoR/Kp3fCLe+QazUeOBogh3dpK6Zn0YvfdsRaJ?= =?us-ascii?Q?Gy2e064W8yoKEU8/bRj5KPzGyyemSeurkl3bPN42KFn7BCbz1Hgo0Nh8Qg4/?= =?us-ascii?Q?I5cX8oRuXc8FqylNKIIxPY1Q36Qukee03L6SPMa8ateSl4Jk6/5XUJbz9a//?= =?us-ascii?Q?7QBI4sLtUT75AIgnzncIDLQZIzHF5iHGWcxs1wxiijuoAPuhHcNUB6bsm6x3?= =?us-ascii?Q?JgYxycdg6qQh1iU8Ai9mfy8qQg5kMVZVe5P8/rcuj5boL+IOaMFkmZUhOpIa?= =?us-ascii?Q?Xv2lPHeqy25APWEYjlpYzYqG4F4ejDWaS3zcbbARNmZ/1qKsnOzBZ+rbvEAy?= =?us-ascii?Q?ShByJaIJN7N1VvHGBluZx6+Sp53S/wTlQ+AzhP0ST3QiVxXmuLg0vHI07Z6d?= =?us-ascii?Q?2u4m1zYBDu4J/QG+Q+7DYYSuyh82w6T/mAYrcbzZ7aEKG3Z1pcr2gjiguAUj?= =?us-ascii?Q?ofxuxA5t3Iyt276o1dPiGVRA6taxE9p1OZFFbC/c4AXqo/dnhCllI+DdeVUr?= =?us-ascii?Q?bwgy400KrGAHbJWGg+bzRRfLUX3qUGDyPjE6Em3au6tovQ4WOucu4U8E6vOS?= =?us-ascii?Q?8r7gz4PHr9GrAXThJIGxRepT5gB6eMISW/XrhyBBAL1XxcegkO4LdzrvpMe2?= =?us-ascii?Q?JMo7gJRHOOaLmNao92iG+o9vPi3fpBlIc5gI6Hi43Vp27XJDg4ASEbQ5BKMR?= =?us-ascii?Q?OuB5z3EOJEQZjluAbWEkbDKwfGaPDLMp/BbAfA0muMYyCS+Z56b1PX/60vx+?= =?us-ascii?Q?ie3dIWlQE8EAj7PD5UeY1afR6Mdh4txq3dZUrAARttbwDntMNoIfl7sZjgN5?= =?us-ascii?Q?P+E3SJEt2NPHIUKOSpnzRTfHRzei0CbCp6JAj2/T3rQB+hYRtMCsyFVwgeCu?= =?us-ascii?Q?8L0Vt42WEs0FAiDWKYrVU6TvJvtvBsqqyRnfQZ2uBUzFZt4brLkvEmrkayQ3?= =?us-ascii?Q?m95GUMKuRdW8JqcqK2TWg1GMFDNMQ6/yvLiDOsGyLc4v53cVOrD/TIgJWsW+?= =?us-ascii?Q?qedckM7JUKjT/dZlyR9b47QKNxnbgG6KE+qaiRhembEBda8GiIV7oPdVoIiR?= =?us-ascii?Q?jXqMiLat8GnVP64Qq7OJrsPVVCdeMcushaqsEw36JD+JM+MvVYceSHeQk8pZ?= =?us-ascii?Q?oz5BK1CYlHby411ytOWfzbTjMzvKWUNW1htPq0OB/TlGJzW93J5HpBg+3d98?= =?us-ascii?Q?s3K3rrZ7vVdarvBK9SAtzO+QdphiNz8NVWemDtFxaG34tEQuGz3pvienYxVx?= =?us-ascii?Q?xgTL6l8REDmoFve/fiqpJnRv9J06eWyOJ9vRZ8zKwp2EQkGvYUQHefFlgiSr?= =?us-ascii?Q?YvPFktZ1r/XfGA0J8UopxOz742q+bBnROfKUUrxThPcdy+d3HSaY63y0oCxo?= =?us-ascii?Q?qvw+xw1SAPw2W4YsiDucc3rr1B7iOBgO3aC6jeqr1R7D9i/k1Lywyv1p+b+k?= =?us-ascii?Q?4Q97av7O2A=3D=3D?= X-OriginatorOrg: oss.nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: 4de14dc0-d4d6-4449-ee08-08da2cf998ab X-MS-Exchange-CrossTenant-AuthSource: DU0PR04MB9417.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 03 May 2022 11:39:35.0604 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: 58nmoCIYML0szqfTMaZFBcdYfmJMcw9RczLJpWrKSLAW33mcnDaB2mybrLgES4vfJi1NsUgi+PLl1OqBQqG5UQ== X-MS-Exchange-Transport-CrossTenantHeadersStamped: PAXPR04MB9569 X-BeenThere: u-boot@lists.denx.de X-Mailman-Version: 2.1.39 Precedence: list List-Id: U-Boot discussion List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: u-boot-bounces@lists.denx.de Sender: "U-Boot" X-Virus-Scanned: clamav-milter 0.103.5 at phobos.denx.de X-Virus-Status: Clean From: Peng Fan Some SPL definitions could be gerneralized, so use imx8m.h for iMX8MP. Signed-off-by: Peng Fan --- include/configs/imx8m.h | 8 ++++++++ include/configs/imx8mp_evk.h | 17 +---------------- include/configs/imx8mp_rsb3720.h | 16 +--------------- include/configs/imx8mp_venice.h | 18 +----------------- include/configs/phycore_imx8mp.h | 16 +--------------- include/configs/verdin-imx8mp.h | 16 +--------------- 6 files changed, 13 insertions(+), 78 deletions(-) diff --git a/include/configs/imx8m.h b/include/configs/imx8m.h index 30dc01221e6..b127d0fb847 100644 --- a/include/configs/imx8m.h +++ b/include/configs/imx8m.h @@ -34,6 +34,14 @@ #define CONFIG_SYS_SPL_MALLOC_START 0x42200000 #define CONFIG_SYS_SPL_MALLOC_SIZE SZ_512K /* 512 KB */ +#elif defined(CONFIG_IMX8MP) +/*#define CONFIG_ENABLE_DDR_TRAINING_DEBUG*/ +#define CONFIG_SPL_STACK 0x960000 +#define CONFIG_SPL_BSS_START_ADDR 0x0098FC00 +#define CONFIG_SPL_BSS_MAX_SIZE 0x400 /* 1 KB */ +#define CONFIG_SYS_SPL_MALLOC_START 0x42200000 +#define CONFIG_SYS_SPL_MALLOC_SIZE SZ_512K /* 512 KB */ + #endif #endif #endif diff --git a/include/configs/imx8mp_evk.h b/include/configs/imx8mp_evk.h index 55691821f90..60c2d9ee4e4 100644 --- a/include/configs/imx8mp_evk.h +++ b/include/configs/imx8mp_evk.h @@ -6,27 +6,12 @@ #ifndef __IMX8MP_EVK_H #define __IMX8MP_EVK_H -#include -#include -#include +#include #define CONFIG_SYS_BOOTM_LEN (32 * SZ_1M) -#define CONFIG_SPL_MAX_SIZE (152 * 1024) -#define CONFIG_SYS_MONITOR_LEN (512 * 1024) -#define CONFIG_SYS_UBOOT_BASE (QSPI0_AMBA_BASE + CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_SECTOR * 512) - #ifdef CONFIG_SPL_BUILD -/*#define CONFIG_ENABLE_DDR_TRAINING_DEBUG*/ -#define CONFIG_SPL_STACK 0x960000 -#define CONFIG_SPL_BSS_START_ADDR 0x0098FC00 -#define CONFIG_SPL_BSS_MAX_SIZE 0x400 /* 1 KB */ -#define CONFIG_SYS_SPL_MALLOC_START 0x42200000 -#define CONFIG_SYS_SPL_MALLOC_SIZE SZ_512K /* 512 KB */ - - #define CONFIG_POWER_PCA9450 - #endif #if defined(CONFIG_CMD_NET) diff --git a/include/configs/imx8mp_rsb3720.h b/include/configs/imx8mp_rsb3720.h index 7c2babbb0ae..008439915d8 100644 --- a/include/configs/imx8mp_rsb3720.h +++ b/include/configs/imx8mp_rsb3720.h @@ -7,17 +7,11 @@ #ifndef __IMX8MP_RSB3720_H #define __IMX8MP_RSB3720_H -#include -#include -#include +#include #include #define CONFIG_SYS_BOOTM_LEN (32 * SZ_1M) -#define CONFIG_SPL_MAX_SIZE (152 * 1024) -#define CONFIG_SYS_MONITOR_LEN (512 * 1024) -#define CONFIG_SYS_UBOOT_BASE (QSPI0_AMBA_BASE + CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_SECTOR * 512) - /* GUIDs for capsule updatable firmware images */ #define IMX8MP_RSB3720A1_4G_FIT_IMAGE_GUID \ EFI_GUID(0xb1251e89, 0x384a, 0x4635, 0xa8, 0x06, \ @@ -28,18 +22,10 @@ 0x5f, 0xd3, 0x6b, 0x9b, 0xe5, 0xb9) #ifdef CONFIG_SPL_BUILD -#define CONFIG_SPL_STACK 0x960000 -#define CONFIG_SPL_BSS_START_ADDR 0x0098FC00 -#define CONFIG_SPL_BSS_MAX_SIZE 0x400 /* 1 KB */ -#define CONFIG_SYS_SPL_MALLOC_START 0x42200000 -#define CONFIG_SYS_SPL_MALLOC_SIZE SZ_512K /* 512 KB */ - #define CONFIG_MALLOC_F_ADDR 0x184000 /* malloc f used before \ * GD_FLG_FULL_MALLOC_INIT \ * set \ */ - - #if defined(CONFIG_NAND_BOOT) #define CONFIG_SPL_NAND_MXS #endif diff --git a/include/configs/imx8mp_venice.h b/include/configs/imx8mp_venice.h index 161f2e8d366..0697a48b7ea 100644 --- a/include/configs/imx8mp_venice.h +++ b/include/configs/imx8mp_venice.h @@ -6,23 +6,7 @@ #ifndef __IMX8MP_VENICE_H #define __IMX8MP_VENICE_H -#include -#include - -#define CONFIG_SPL_MAX_SIZE (152 * 1024) -#define CONFIG_SYS_MONITOR_LEN SZ_512K -#define CONFIG_SYS_UBOOT_BASE \ - (QSPI0_AMBA_BASE + CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_SECTOR * 512) - -#ifdef CONFIG_SPL_BUILD -#define CONFIG_SPL_STACK 0x960000 -#define CONFIG_SPL_BSS_START_ADDR 0x0098FC00 -#define CONFIG_SPL_BSS_MAX_SIZE 0x400 /* 1 KB */ -#define CONFIG_SYS_SPL_MALLOC_START 0x42200000 -#define CONFIG_SYS_SPL_MALLOC_SIZE SZ_512K /* 512 KB */ - -/* For RAW image gives a error info not panic */ -#endif +#include #define MEM_LAYOUT_ENV_SETTINGS \ "kernel_addr_r=" __stringify(CONFIG_SYS_LOAD_ADDR) "\0" \ diff --git a/include/configs/phycore_imx8mp.h b/include/configs/phycore_imx8mp.h index 95d70bb92d1..eaa91f66bfd 100644 --- a/include/configs/phycore_imx8mp.h +++ b/include/configs/phycore_imx8mp.h @@ -7,26 +7,12 @@ #ifndef __PHYCORE_IMX8MP_H #define __PHYCORE_IMX8MP_H -#include -#include +#include #define CONFIG_SYS_BOOTM_LEN SZ_64M -#define CONFIG_SPL_MAX_SIZE (152 * SZ_1K) -#define CONFIG_SYS_MONITOR_LEN SZ_512K -#define CONFIG_SYS_UBOOT_BASE \ - (QSPI0_AMBA_BASE + CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_SECTOR * 512) - #ifdef CONFIG_SPL_BUILD -#define CONFIG_SPL_STACK 0x960000 -#define CONFIG_SPL_BSS_START_ADDR 0x98FC00 -#define CONFIG_SPL_BSS_MAX_SIZE SZ_1K -#define CONFIG_SYS_SPL_MALLOC_START 0x42200000 -#define CONFIG_SYS_SPL_MALLOC_SIZE SZ_512K - - #define CONFIG_POWER_PCA9450 - #endif #define CONFIG_EXTRA_ENV_SETTINGS \ diff --git a/include/configs/verdin-imx8mp.h b/include/configs/verdin-imx8mp.h index 4f61a5e0582..941f3a95906 100644 --- a/include/configs/verdin-imx8mp.h +++ b/include/configs/verdin-imx8mp.h @@ -6,25 +6,11 @@ #ifndef __VERDIN_IMX8MP_H #define __VERDIN_IMX8MP_H -#include -#include - -#define CONFIG_SPL_MAX_SIZE (152 * 1024) -#define CONFIG_SYS_MONITOR_LEN SZ_512K -#define CONFIG_SYS_UBOOT_BASE \ - (QSPI0_AMBA_BASE + CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_SECTOR * 512) +#include #ifdef CONFIG_SPL_BUILD -/*#define CONFIG_ENABLE_DDR_TRAINING_DEBUG*/ -#define CONFIG_SPL_STACK 0x960000 -#define CONFIG_SPL_BSS_START_ADDR 0x0098fc00 -#define CONFIG_SPL_BSS_MAX_SIZE SZ_1K -#define CONFIG_SYS_SPL_MALLOC_START 0x42200000 -#define CONFIG_SYS_SPL_MALLOC_SIZE SZ_512K - /* malloc f used before GD_FLG_FULL_MALLOC_INIT set */ #define CONFIG_MALLOC_F_ADDR 0x184000 -/* For RAW image gives a error info not panic */ #define CONFIG_POWER_PCA9450 -- 2.36.0