All of lore.kernel.org
 help / color / mirror / Atom feed
From: Richard Henderson <richard.henderson@linaro.org>
To: qemu-devel@nongnu.org
Cc: qemu-arm@nongnu.org, Peter Maydell <peter.maydell@linaro.org>
Subject: [PATCH v5 17/24] target/arm: Enable FEAT_RAS for -cpu max
Date: Thu,  5 May 2022 13:49:59 -0500	[thread overview]
Message-ID: <20220505185006.200555-18-richard.henderson@linaro.org> (raw)
In-Reply-To: <20220505185006.200555-1-richard.henderson@linaro.org>

Reviewed-by: Peter Maydell <peter.maydell@linaro.org>
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
---
v2: Update emulation.rst
---
 docs/system/arm/emulation.rst | 1 +
 target/arm/cpu64.c            | 1 +
 target/arm/cpu_tcg.c          | 1 +
 3 files changed, 3 insertions(+)

diff --git a/docs/system/arm/emulation.rst b/docs/system/arm/emulation.rst
index 0acac6347c..8110408000 100644
--- a/docs/system/arm/emulation.rst
+++ b/docs/system/arm/emulation.rst
@@ -42,6 +42,7 @@ the following architecture extensions:
 - FEAT_PMULL (PMULL, PMULL2 instructions)
 - FEAT_PMUv3p1 (PMU Extensions v3.1)
 - FEAT_PMUv3p4 (PMU Extensions v3.4)
+- FEAT_RAS (Reliability, availability, and serviceability)
 - FEAT_RDM (Advanced SIMD rounding double multiply accumulate instructions)
 - FEAT_RNG (Random number generator)
 - FEAT_SB (Speculation Barrier)
diff --git a/target/arm/cpu64.c b/target/arm/cpu64.c
index 88d3cef93e..35881c74b2 100644
--- a/target/arm/cpu64.c
+++ b/target/arm/cpu64.c
@@ -744,6 +744,7 @@ static void aarch64_max_initfn(Object *obj)
     t = cpu->isar.id_aa64pfr0;
     t = FIELD_DP64(t, ID_AA64PFR0, FP, 1);        /* FEAT_FP16 */
     t = FIELD_DP64(t, ID_AA64PFR0, ADVSIMD, 1);   /* FEAT_FP16 */
+    t = FIELD_DP64(t, ID_AA64PFR0, RAS, 1);       /* FEAT_RAS */
     t = FIELD_DP64(t, ID_AA64PFR0, SVE, 1);
     t = FIELD_DP64(t, ID_AA64PFR0, SEL2, 1);      /* FEAT_SEL2 */
     t = FIELD_DP64(t, ID_AA64PFR0, DIT, 1);       /* FEAT_DIT */
diff --git a/target/arm/cpu_tcg.c b/target/arm/cpu_tcg.c
index 337598e949..c5cf7efe95 100644
--- a/target/arm/cpu_tcg.c
+++ b/target/arm/cpu_tcg.c
@@ -69,6 +69,7 @@ void aa32_max_features(ARMCPU *cpu)
 
     t = cpu->isar.id_pfr0;
     t = FIELD_DP32(t, ID_PFR0, DIT, 1);           /* FEAT_DIT */
+    t = FIELD_DP32(t, ID_PFR0, RAS, 1);           /* FEAT_RAS */
     cpu->isar.id_pfr0 = t;
 
     t = cpu->isar.id_pfr2;
-- 
2.34.1



  parent reply	other threads:[~2022-05-05 19:32 UTC|newest]

Thread overview: 28+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2022-05-05 18:49 [PATCH v5 00/24] target/arm: Cleanups, new features, new cpus Richard Henderson
2022-05-05 18:49 ` [PATCH v5 01/24] target/arm: Handle cpreg registration for missing EL Richard Henderson
2022-05-06 11:22   ` Peter Maydell
2022-05-05 18:49 ` [PATCH v5 02/24] target/arm: Drop EL3 no EL2 fallbacks Richard Henderson
2022-05-06 11:36   ` Peter Maydell
2022-05-05 18:49 ` [PATCH v5 03/24] target/arm: Merge zcr reginfo Richard Henderson
2022-05-05 18:49 ` [PATCH v5 04/24] target/arm: Adjust definition of CONTEXTIDR_EL2 Richard Henderson
2022-05-05 18:49 ` [PATCH v5 05/24] target/arm: Move cortex impdef sysregs to cpu_tcg.c Richard Henderson
2022-05-05 18:49 ` [PATCH v5 06/24] target/arm: Update qemu-system-arm -cpu max to cortex-a57 Richard Henderson
2022-05-05 18:49 ` [PATCH v5 07/24] target/arm: Set ID_DFR0.PerfMon for qemu-system-arm -cpu max Richard Henderson
2022-05-05 18:49 ` [PATCH v5 08/24] target/arm: Split out aa32_max_features Richard Henderson
2022-05-05 18:49 ` [PATCH v5 09/24] target/arm: Annotate arm_max_initfn with FEAT identifiers Richard Henderson
2022-05-05 18:49 ` [PATCH v5 10/24] target/arm: Use field names for manipulating EL2 and EL3 modes Richard Henderson
2022-05-05 18:49 ` [PATCH v5 11/24] target/arm: Enable FEAT_Debugv8p2 for -cpu max Richard Henderson
2022-05-05 18:49 ` [PATCH v5 12/24] target/arm: Enable FEAT_Debugv8p4 " Richard Henderson
2022-05-05 18:49 ` [PATCH v5 13/24] target/arm: Add minimal RAS registers Richard Henderson
2022-05-05 18:49 ` [PATCH v5 14/24] target/arm: Enable SCR and HCR bits for RAS Richard Henderson
2022-05-05 18:49 ` [PATCH v5 15/24] target/arm: Implement virtual SError exceptions Richard Henderson
2022-05-05 18:49 ` [PATCH v5 16/24] target/arm: Implement ESB instruction Richard Henderson
2022-05-05 18:49 ` Richard Henderson [this message]
2022-05-05 18:50 ` [PATCH v5 18/24] target/arm: Enable FEAT_IESB for -cpu max Richard Henderson
2022-05-05 18:50 ` [PATCH v5 19/24] target/arm: Enable FEAT_CSV2 " Richard Henderson
2022-05-05 18:50 ` [PATCH v5 20/24] target/arm: Enable FEAT_CSV2_2 " Richard Henderson
2022-05-06 12:12   ` Peter Maydell
2022-05-05 18:50 ` [PATCH v5 21/24] target/arm: Enable FEAT_CSV3 " Richard Henderson
2022-05-05 18:50 ` [PATCH v5 22/24] target/arm: Enable FEAT_DGH " Richard Henderson
2022-05-05 18:50 ` [PATCH v5 23/24] target/arm: Define cortex-a76 Richard Henderson
2022-05-05 18:50 ` [PATCH v5 24/24] target/arm: Define neoverse-n1 Richard Henderson

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=20220505185006.200555-18-richard.henderson@linaro.org \
    --to=richard.henderson@linaro.org \
    --cc=peter.maydell@linaro.org \
    --cc=qemu-arm@nongnu.org \
    --cc=qemu-devel@nongnu.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body. 
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.